
ubuntu-preinstalled/find:     file format elf32-littlearm


Disassembly of section .init:

00003078 <.init>:
    3078:	push	{r3, lr}
    307c:	bl	3a68 <__assert_fail@plt+0x230>
    3080:	pop	{r3, pc}

Disassembly of section .plt:

00003084 <pthread_mutex_unlock@plt-0x14>:
    3084:	push	{lr}		; (str lr, [sp, #-4]!)
    3088:	ldr	lr, [pc, #4]	; 3094 <pthread_mutex_unlock@plt-0x4>
    308c:	add	lr, pc, lr
    3090:	ldr	pc, [lr, #8]!
    3094:	andeq	fp, r3, r0, lsl #24

00003098 <pthread_mutex_unlock@plt>:
    3098:	add	ip, pc, #0, 12
    309c:	add	ip, ip, #241664	; 0x3b000
    30a0:	ldr	pc, [ip, #3072]!	; 0xc00

000030a4 <fdopen@plt>:
    30a4:	add	ip, pc, #0, 12
    30a8:	add	ip, ip, #241664	; 0x3b000
    30ac:	ldr	pc, [ip, #3064]!	; 0xbf8

000030b0 <fstatfs64@plt>:
    30b0:	add	ip, pc, #0, 12
    30b4:	add	ip, ip, #241664	; 0x3b000
    30b8:	ldr	pc, [ip, #3056]!	; 0xbf0

000030bc <calloc@plt>:
    30bc:	add	ip, pc, #0, 12
    30c0:	add	ip, ip, #241664	; 0x3b000
    30c4:	ldr	pc, [ip, #3048]!	; 0xbe8

000030c8 <endgrent@plt>:
    30c8:	add	ip, pc, #0, 12
    30cc:	add	ip, ip, #241664	; 0x3b000
    30d0:	ldr	pc, [ip, #3040]!	; 0xbe0

000030d4 <wctype@plt>:
    30d4:	add	ip, pc, #0, 12
    30d8:	add	ip, ip, #241664	; 0x3b000
    30dc:	ldr	pc, [ip, #3032]!	; 0xbd8

000030e0 <strstr@plt>:
    30e0:	add	ip, pc, #0, 12
    30e4:	add	ip, ip, #241664	; 0x3b000
    30e8:	ldr	pc, [ip, #3024]!	; 0xbd0

000030ec <raise@plt>:
    30ec:	add	ip, pc, #0, 12
    30f0:	add	ip, ip, #241664	; 0x3b000
    30f4:	ldr	pc, [ip, #3016]!	; 0xbc8

000030f8 <wcrtomb@plt>:
    30f8:	add	ip, pc, #0, 12
    30fc:	add	ip, ip, #241664	; 0x3b000
    3100:	ldr	pc, [ip, #3008]!	; 0xbc0

00003104 <gmtime_r@plt>:
    3104:			; <UNDEFINED> instruction: 0xe7fd4778
    3108:	add	ip, pc, #0, 12
    310c:	add	ip, ip, #241664	; 0x3b000
    3110:	ldr	pc, [ip, #2996]!	; 0xbb4

00003114 <__getdelim@plt>:
    3114:	add	ip, pc, #0, 12
    3118:	add	ip, ip, #241664	; 0x3b000
    311c:	ldr	pc, [ip, #2988]!	; 0xbac

00003120 <getpwnam@plt>:
    3120:	add	ip, pc, #0, 12
    3124:	add	ip, ip, #241664	; 0x3b000
    3128:	ldr	pc, [ip, #2980]!	; 0xba4

0000312c <is_selinux_enabled@plt>:
    312c:	add	ip, pc, #0, 12
    3130:	add	ip, ip, #241664	; 0x3b000
    3134:	ldr	pc, [ip, #2972]!	; 0xb9c

00003138 <iswctype@plt>:
    3138:	add	ip, pc, #0, 12
    313c:	add	ip, ip, #241664	; 0x3b000
    3140:	ldr	pc, [ip, #2964]!	; 0xb94

00003144 <strcmp@plt>:
    3144:	add	ip, pc, #0, 12
    3148:	add	ip, ip, #241664	; 0x3b000
    314c:	ldr	pc, [ip, #2956]!	; 0xb8c

00003150 <__cxa_finalize@plt>:
    3150:	add	ip, pc, #0, 12
    3154:	add	ip, ip, #241664	; 0x3b000
    3158:	ldr	pc, [ip, #2948]!	; 0xb84

0000315c <strtol@plt>:
    315c:	add	ip, pc, #0, 12
    3160:	add	ip, ip, #241664	; 0x3b000
    3164:	ldr	pc, [ip, #2940]!	; 0xb7c

00003168 <getpwuid@plt>:
    3168:	add	ip, pc, #0, 12
    316c:	add	ip, ip, #241664	; 0x3b000
    3170:	ldr	pc, [ip, #2932]!	; 0xb74

00003174 <pthread_mutex_destroy@plt>:
    3174:	add	ip, pc, #0, 12
    3178:	add	ip, ip, #241664	; 0x3b000
    317c:	ldr	pc, [ip, #2924]!	; 0xb6c

00003180 <mktime@plt>:
    3180:	add	ip, pc, #0, 12
    3184:	add	ip, ip, #241664	; 0x3b000
    3188:	ldr	pc, [ip, #2916]!	; 0xb64

0000318c <fflush@plt>:
    318c:			; <UNDEFINED> instruction: 0xe7fd4778
    3190:	add	ip, pc, #0, 12
    3194:	add	ip, ip, #241664	; 0x3b000
    3198:	ldr	pc, [ip, #2904]!	; 0xb58

0000319c <unlinkat@plt>:
    319c:	add	ip, pc, #0, 12
    31a0:	add	ip, ip, #241664	; 0x3b000
    31a4:	ldr	pc, [ip, #2896]!	; 0xb50

000031a8 <wcwidth@plt>:
    31a8:	add	ip, pc, #0, 12
    31ac:	add	ip, ip, #241664	; 0x3b000
    31b0:	ldr	pc, [ip, #2888]!	; 0xb48

000031b4 <lsetfilecon@plt>:
    31b4:	add	ip, pc, #0, 12
    31b8:	add	ip, ip, #241664	; 0x3b000
    31bc:	ldr	pc, [ip, #2880]!	; 0xb40

000031c0 <memmove@plt>:
    31c0:	add	ip, pc, #0, 12
    31c4:	add	ip, ip, #241664	; 0x3b000
    31c8:	ldr	pc, [ip, #2872]!	; 0xb38

000031cc <free@plt>:
    31cc:			; <UNDEFINED> instruction: 0xe7fd4778
    31d0:	add	ip, pc, #0, 12
    31d4:	add	ip, ip, #241664	; 0x3b000
    31d8:	ldr	pc, [ip, #2860]!	; 0xb2c

000031dc <pthread_mutex_lock@plt>:
    31dc:	add	ip, pc, #0, 12
    31e0:	add	ip, ip, #241664	; 0x3b000
    31e4:	ldr	pc, [ip, #2852]!	; 0xb24

000031e8 <faccessat@plt>:
    31e8:	add	ip, pc, #0, 12
    31ec:	add	ip, ip, #241664	; 0x3b000
    31f0:	ldr	pc, [ip, #2844]!	; 0xb1c

000031f4 <ferror@plt>:
    31f4:	add	ip, pc, #0, 12
    31f8:	add	ip, ip, #241664	; 0x3b000
    31fc:	ldr	pc, [ip, #2836]!	; 0xb14

00003200 <strndup@plt>:
    3200:	add	ip, pc, #0, 12
    3204:	add	ip, ip, #241664	; 0x3b000
    3208:	ldr	pc, [ip, #2828]!	; 0xb0c

0000320c <clock_gettime@plt>:
    320c:			; <UNDEFINED> instruction: 0xe7fd4778
    3210:	add	ip, pc, #0, 12
    3214:	add	ip, ip, #241664	; 0x3b000
    3218:	ldr	pc, [ip, #2816]!	; 0xb00

0000321c <_exit@plt>:
    321c:	add	ip, pc, #0, 12
    3220:	add	ip, ip, #241664	; 0x3b000
    3224:	ldr	pc, [ip, #2808]!	; 0xaf8

00003228 <memcpy@plt>:
    3228:			; <UNDEFINED> instruction: 0xe7fd4778
    322c:	add	ip, pc, #0, 12
    3230:	add	ip, ip, #241664	; 0x3b000
    3234:	ldr	pc, [ip, #2796]!	; 0xaec

00003238 <execvp@plt>:
    3238:	add	ip, pc, #0, 12
    323c:	add	ip, ip, #241664	; 0x3b000
    3240:	ldr	pc, [ip, #2788]!	; 0xae4

00003244 <pthread_mutex_init@plt>:
    3244:	add	ip, pc, #0, 12
    3248:	add	ip, ip, #241664	; 0x3b000
    324c:	ldr	pc, [ip, #2780]!	; 0xadc

00003250 <__strtoull_internal@plt>:
    3250:	add	ip, pc, #0, 12
    3254:	add	ip, ip, #241664	; 0x3b000
    3258:	ldr	pc, [ip, #2772]!	; 0xad4

0000325c <towlower@plt>:
    325c:	add	ip, pc, #0, 12
    3260:	add	ip, ip, #241664	; 0x3b000
    3264:	ldr	pc, [ip, #2764]!	; 0xacc

00003268 <mbsinit@plt>:
    3268:	add	ip, pc, #0, 12
    326c:	add	ip, ip, #241664	; 0x3b000
    3270:	ldr	pc, [ip, #2756]!	; 0xac4

00003274 <signal@plt>:
    3274:	add	ip, pc, #0, 12
    3278:	add	ip, ip, #241664	; 0x3b000
    327c:	ldr	pc, [ip, #2748]!	; 0xabc

00003280 <time@plt>:
    3280:	add	ip, pc, #0, 12
    3284:	add	ip, ip, #241664	; 0x3b000
    3288:	ldr	pc, [ip, #2740]!	; 0xab4

0000328c <memcmp@plt>:
    328c:	add	ip, pc, #0, 12
    3290:	add	ip, ip, #241664	; 0x3b000
    3294:	ldr	pc, [ip, #2732]!	; 0xaac

00003298 <uname@plt>:
    3298:	add	ip, pc, #0, 12
    329c:	add	ip, ip, #241664	; 0x3b000
    32a0:	ldr	pc, [ip, #2724]!	; 0xaa4

000032a4 <ctime@plt>:
    32a4:	add	ip, pc, #0, 12
    32a8:	add	ip, ip, #241664	; 0x3b000
    32ac:	ldr	pc, [ip, #2716]!	; 0xa9c

000032b0 <dcgettext@plt>:
    32b0:			; <UNDEFINED> instruction: 0xe7fd4778
    32b4:	add	ip, pc, #0, 12
    32b8:	add	ip, ip, #241664	; 0x3b000
    32bc:	ldr	pc, [ip, #2704]!	; 0xa90

000032c0 <strdup@plt>:
    32c0:	add	ip, pc, #0, 12
    32c4:	add	ip, ip, #241664	; 0x3b000
    32c8:	ldr	pc, [ip, #2696]!	; 0xa88

000032cc <__stack_chk_fail@plt>:
    32cc:	add	ip, pc, #0, 12
    32d0:	add	ip, ip, #241664	; 0x3b000
    32d4:	ldr	pc, [ip, #2688]!	; 0xa80

000032d8 <sysconf@plt>:
    32d8:	add	ip, pc, #0, 12
    32dc:	add	ip, ip, #241664	; 0x3b000
    32e0:	ldr	pc, [ip, #2680]!	; 0xa78

000032e4 <getrlimit64@plt>:
    32e4:	add	ip, pc, #0, 12
    32e8:	add	ip, ip, #241664	; 0x3b000
    32ec:	ldr	pc, [ip, #2672]!	; 0xa70

000032f0 <realloc@plt>:
    32f0:	add	ip, pc, #0, 12
    32f4:	add	ip, ip, #241664	; 0x3b000
    32f8:	ldr	pc, [ip, #2664]!	; 0xa68

000032fc <fgetfilecon@plt>:
    32fc:	add	ip, pc, #0, 12
    3300:	add	ip, ip, #241664	; 0x3b000
    3304:	ldr	pc, [ip, #2656]!	; 0xa60

00003308 <localtime_r@plt>:
    3308:	add	ip, pc, #0, 12
    330c:	add	ip, ip, #241664	; 0x3b000
    3310:	ldr	pc, [ip, #2648]!	; 0xa58

00003314 <textdomain@plt>:
    3314:	add	ip, pc, #0, 12
    3318:	add	ip, ip, #241664	; 0x3b000
    331c:	ldr	pc, [ip, #2640]!	; 0xa50

00003320 <iswcntrl@plt>:
    3320:	add	ip, pc, #0, 12
    3324:	add	ip, ip, #241664	; 0x3b000
    3328:	ldr	pc, [ip, #2632]!	; 0xa48

0000332c <chdir@plt>:
    332c:	add	ip, pc, #0, 12
    3330:	add	ip, ip, #241664	; 0x3b000
    3334:	ldr	pc, [ip, #2624]!	; 0xa40

00003338 <__fxstatat64@plt>:
    3338:	add	ip, pc, #0, 12
    333c:	add	ip, ip, #241664	; 0x3b000
    3340:	ldr	pc, [ip, #2616]!	; 0xa38

00003344 <iswprint@plt>:
    3344:	add	ip, pc, #0, 12
    3348:	add	ip, ip, #241664	; 0x3b000
    334c:	ldr	pc, [ip, #2608]!	; 0xa30

00003350 <tzset@plt>:
    3350:	add	ip, pc, #0, 12
    3354:	add	ip, ip, #241664	; 0x3b000
    3358:	ldr	pc, [ip, #2600]!	; 0xa28

0000335c <__fxstat64@plt>:
    335c:	add	ip, pc, #0, 12
    3360:	add	ip, ip, #241664	; 0x3b000
    3364:	ldr	pc, [ip, #2592]!	; 0xa20

00003368 <__poll_chk@plt>:
    3368:	add	ip, pc, #0, 12
    336c:	add	ip, ip, #241664	; 0x3b000
    3370:	ldr	pc, [ip, #2584]!	; 0xa18

00003374 <__memcpy_chk@plt>:
    3374:	add	ip, pc, #0, 12
    3378:	add	ip, ip, #241664	; 0x3b000
    337c:	ldr	pc, [ip, #2576]!	; 0xa10

00003380 <fwrite@plt>:
    3380:			; <UNDEFINED> instruction: 0xe7fd4778
    3384:	add	ip, pc, #0, 12
    3388:	add	ip, ip, #241664	; 0x3b000
    338c:	ldr	pc, [ip, #2564]!	; 0xa04

00003390 <strcat@plt>:
    3390:	add	ip, pc, #0, 12
    3394:	add	ip, ip, #241664	; 0x3b000
    3398:	ldr	pc, [ip, #2556]!	; 0x9fc

0000339c <lseek64@plt>:
    339c:	add	ip, pc, #0, 12
    33a0:	add	ip, ip, #241664	; 0x3b000
    33a4:	ldr	pc, [ip, #2548]!	; 0x9f4

000033a8 <__stpcpy_chk@plt>:
    33a8:	add	ip, pc, #0, 12
    33ac:	add	ip, ip, #241664	; 0x3b000
    33b0:	ldr	pc, [ip, #2540]!	; 0x9ec

000033b4 <waitpid@plt>:
    33b4:	add	ip, pc, #0, 12
    33b8:	add	ip, ip, #241664	; 0x3b000
    33bc:	ldr	pc, [ip, #2532]!	; 0x9e4

000033c0 <__ctype_get_mb_cur_max@plt>:
    33c0:	add	ip, pc, #0, 12
    33c4:	add	ip, ip, #241664	; 0x3b000
    33c8:	ldr	pc, [ip, #2524]!	; 0x9dc

000033cc <hasmntopt@plt>:
    33cc:	add	ip, pc, #0, 12
    33d0:	add	ip, ip, #241664	; 0x3b000
    33d4:	ldr	pc, [ip, #2516]!	; 0x9d4

000033d8 <strcpy@plt>:
    33d8:	add	ip, pc, #0, 12
    33dc:	add	ip, ip, #241664	; 0x3b000
    33e0:	ldr	pc, [ip, #2508]!	; 0x9cc

000033e4 <gettimeofday@plt>:
    33e4:	add	ip, pc, #0, 12
    33e8:	add	ip, ip, #241664	; 0x3b000
    33ec:	ldr	pc, [ip, #2500]!	; 0x9c4

000033f0 <__fpending@plt>:
    33f0:	add	ip, pc, #0, 12
    33f4:	add	ip, ip, #241664	; 0x3b000
    33f8:	ldr	pc, [ip, #2492]!	; 0x9bc

000033fc <mbrtowc@plt>:
    33fc:	add	ip, pc, #0, 12
    3400:	add	ip, ip, #241664	; 0x3b000
    3404:	ldr	pc, [ip, #2484]!	; 0x9b4

00003408 <strtok_r@plt>:
    3408:	add	ip, pc, #0, 12
    340c:	add	ip, ip, #241664	; 0x3b000
    3410:	ldr	pc, [ip, #2476]!	; 0x9ac

00003414 <error@plt>:
    3414:	add	ip, pc, #0, 12
    3418:	add	ip, ip, #241664	; 0x3b000
    341c:	ldr	pc, [ip, #2468]!	; 0x9a4

00003420 <getmntent@plt>:
    3420:	add	ip, pc, #0, 12
    3424:	add	ip, ip, #241664	; 0x3b000
    3428:	ldr	pc, [ip, #2460]!	; 0x99c

0000342c <opendir@plt>:
    342c:	add	ip, pc, #0, 12
    3430:	add	ip, ip, #241664	; 0x3b000
    3434:	ldr	pc, [ip, #2452]!	; 0x994

00003438 <fnmatch@plt>:
    3438:	add	ip, pc, #0, 12
    343c:	add	ip, ip, #241664	; 0x3b000
    3440:	ldr	pc, [ip, #2444]!	; 0x98c

00003444 <open64@plt>:
    3444:	add	ip, pc, #0, 12
    3448:	add	ip, ip, #241664	; 0x3b000
    344c:	ldr	pc, [ip, #2436]!	; 0x984

00003450 <getenv@plt>:
    3450:	add	ip, pc, #0, 12
    3454:	add	ip, ip, #241664	; 0x3b000
    3458:	ldr	pc, [ip, #2428]!	; 0x97c

0000345c <lgetfilecon@plt>:
    345c:	add	ip, pc, #0, 12
    3460:	add	ip, ip, #241664	; 0x3b000
    3464:	ldr	pc, [ip, #2420]!	; 0x974

00003468 <malloc@plt>:
    3468:	add	ip, pc, #0, 12
    346c:	add	ip, ip, #241664	; 0x3b000
    3470:	ldr	pc, [ip, #2412]!	; 0x96c

00003474 <__libc_start_main@plt>:
    3474:	add	ip, pc, #0, 12
    3478:	add	ip, ip, #241664	; 0x3b000
    347c:	ldr	pc, [ip, #2404]!	; 0x964

00003480 <strftime@plt>:
    3480:	add	ip, pc, #0, 12
    3484:	add	ip, ip, #241664	; 0x3b000
    3488:	ldr	pc, [ip, #2396]!	; 0x95c

0000348c <__vfprintf_chk@plt>:
    348c:	add	ip, pc, #0, 12
    3490:	add	ip, ip, #241664	; 0x3b000
    3494:	ldr	pc, [ip, #2388]!	; 0x954

00003498 <__freading@plt>:
    3498:	add	ip, pc, #0, 12
    349c:	add	ip, ip, #241664	; 0x3b000
    34a0:	ldr	pc, [ip, #2380]!	; 0x94c

000034a4 <localtime@plt>:
    34a4:	add	ip, pc, #0, 12
    34a8:	add	ip, ip, #241664	; 0x3b000
    34ac:	ldr	pc, [ip, #2372]!	; 0x944

000034b0 <__ctype_tolower_loc@plt>:
    34b0:	add	ip, pc, #0, 12
    34b4:	add	ip, ip, #241664	; 0x3b000
    34b8:	ldr	pc, [ip, #2364]!	; 0x93c

000034bc <modf@plt>:
    34bc:	add	ip, pc, #0, 12
    34c0:	add	ip, ip, #241664	; 0x3b000
    34c4:	ldr	pc, [ip, #2356]!	; 0x934

000034c8 <__ctype_toupper_loc@plt>:
    34c8:	add	ip, pc, #0, 12
    34cc:	add	ip, ip, #241664	; 0x3b000
    34d0:	ldr	pc, [ip, #2348]!	; 0x92c

000034d4 <__gmon_start__@plt>:
    34d4:	add	ip, pc, #0, 12
    34d8:	add	ip, ip, #241664	; 0x3b000
    34dc:	ldr	pc, [ip, #2340]!	; 0x924

000034e0 <__ctype_b_loc@plt>:
    34e0:	add	ip, pc, #0, 12
    34e4:	add	ip, ip, #241664	; 0x3b000
    34e8:	ldr	pc, [ip, #2332]!	; 0x91c

000034ec <getcwd@plt>:
    34ec:	add	ip, pc, #0, 12
    34f0:	add	ip, ip, #241664	; 0x3b000
    34f4:	ldr	pc, [ip, #2324]!	; 0x914

000034f8 <exit@plt>:
    34f8:	add	ip, pc, #0, 12
    34fc:	add	ip, ip, #241664	; 0x3b000
    3500:	ldr	pc, [ip, #2316]!	; 0x90c

00003504 <getfilecon@plt>:
    3504:	add	ip, pc, #0, 12
    3508:	add	ip, ip, #241664	; 0x3b000
    350c:	ldr	pc, [ip, #2308]!	; 0x904

00003510 <strtoul@plt>:
    3510:	add	ip, pc, #0, 12
    3514:	add	ip, ip, #241664	; 0x3b000
    3518:	ldr	pc, [ip, #2300]!	; 0x8fc

0000351c <strlen@plt>:
    351c:	add	ip, pc, #0, 12
    3520:	add	ip, ip, #241664	; 0x3b000
    3524:	ldr	pc, [ip, #2292]!	; 0x8f4

00003528 <strchr@plt>:
    3528:	add	ip, pc, #0, 12
    352c:	add	ip, ip, #241664	; 0x3b000
    3530:	ldr	pc, [ip, #2284]!	; 0x8ec

00003534 <setenv@plt>:
    3534:			; <UNDEFINED> instruction: 0xe7fd4778
    3538:	add	ip, pc, #0, 12
    353c:	add	ip, ip, #241664	; 0x3b000
    3540:	ldr	pc, [ip, #2272]!	; 0x8e0

00003544 <openat64@plt>:
    3544:	add	ip, pc, #0, 12
    3548:	add	ip, ip, #241664	; 0x3b000
    354c:	ldr	pc, [ip, #2264]!	; 0x8d8

00003550 <memrchr@plt>:
    3550:	add	ip, pc, #0, 12
    3554:	add	ip, ip, #241664	; 0x3b000
    3558:	ldr	pc, [ip, #2256]!	; 0x8d0

0000355c <__errno_location@plt>:
    355c:	add	ip, pc, #0, 12
    3560:	add	ip, ip, #241664	; 0x3b000
    3564:	ldr	pc, [ip, #2248]!	; 0x8c8

00003568 <iswalnum@plt>:
    3568:	add	ip, pc, #0, 12
    356c:	add	ip, ip, #241664	; 0x3b000
    3570:	ldr	pc, [ip, #2240]!	; 0x8c0

00003574 <__sprintf_chk@plt>:
    3574:	add	ip, pc, #0, 12
    3578:	add	ip, ip, #241664	; 0x3b000
    357c:	ldr	pc, [ip, #2232]!	; 0x8b8

00003580 <snprintf@plt>:
    3580:	add	ip, pc, #0, 12
    3584:	add	ip, ip, #241664	; 0x3b000
    3588:	ldr	pc, [ip, #2224]!	; 0x8b0

0000358c <__cxa_atexit@plt>:
    358c:			; <UNDEFINED> instruction: 0xe7fd4778
    3590:	add	ip, pc, #0, 12
    3594:	add	ip, ip, #241664	; 0x3b000
    3598:	ldr	pc, [ip, #2212]!	; 0x8a4

0000359c <__isoc99_sscanf@plt>:
    359c:	add	ip, pc, #0, 12
    35a0:	add	ip, ip, #241664	; 0x3b000
    35a4:	ldr	pc, [ip, #2204]!	; 0x89c

000035a8 <memset@plt>:
    35a8:			; <UNDEFINED> instruction: 0xe7fd4778
    35ac:	add	ip, pc, #0, 12
    35b0:	add	ip, ip, #241664	; 0x3b000
    35b4:	ldr	pc, [ip, #2192]!	; 0x890

000035b8 <putchar@plt>:
    35b8:	add	ip, pc, #0, 12
    35bc:	add	ip, ip, #241664	; 0x3b000
    35c0:	ldr	pc, [ip, #2184]!	; 0x888

000035c4 <strncpy@plt>:
    35c4:	add	ip, pc, #0, 12
    35c8:	add	ip, ip, #241664	; 0x3b000
    35cc:	ldr	pc, [ip, #2176]!	; 0x880

000035d0 <btowc@plt>:
    35d0:	add	ip, pc, #0, 12
    35d4:	add	ip, ip, #241664	; 0x3b000
    35d8:	ldr	pc, [ip, #2168]!	; 0x878

000035dc <__printf_chk@plt>:
    35dc:	add	ip, pc, #0, 12
    35e0:	add	ip, ip, #241664	; 0x3b000
    35e4:	ldr	pc, [ip, #2160]!	; 0x870

000035e8 <strtod@plt>:
    35e8:	add	ip, pc, #0, 12
    35ec:	add	ip, ip, #241664	; 0x3b000
    35f0:	ldr	pc, [ip, #2152]!	; 0x868

000035f4 <fileno@plt>:
    35f4:	add	ip, pc, #0, 12
    35f8:	add	ip, ip, #241664	; 0x3b000
    35fc:	ldr	pc, [ip, #2144]!	; 0x860

00003600 <difftime@plt>:
    3600:	add	ip, pc, #0, 12
    3604:	add	ip, ip, #241664	; 0x3b000
    3608:	ldr	pc, [ip, #2136]!	; 0x858

0000360c <__fprintf_chk@plt>:
    360c:			; <UNDEFINED> instruction: 0xe7fd4778
    3610:	add	ip, pc, #0, 12
    3614:	add	ip, ip, #241664	; 0x3b000
    3618:	ldr	pc, [ip, #2124]!	; 0x84c

0000361c <memchr@plt>:
    361c:	add	ip, pc, #0, 12
    3620:	add	ip, ip, #241664	; 0x3b000
    3624:	ldr	pc, [ip, #2116]!	; 0x844

00003628 <setfilecon@plt>:
    3628:	add	ip, pc, #0, 12
    362c:	add	ip, ip, #241664	; 0x3b000
    3630:	ldr	pc, [ip, #2108]!	; 0x83c

00003634 <access@plt>:
    3634:	add	ip, pc, #0, 12
    3638:	add	ip, ip, #241664	; 0x3b000
    363c:	ldr	pc, [ip, #2100]!	; 0x834

00003640 <fclose@plt>:
    3640:	add	ip, pc, #0, 12
    3644:	add	ip, ip, #241664	; 0x3b000
    3648:	ldr	pc, [ip, #2092]!	; 0x82c

0000364c <strnlen@plt>:
    364c:	add	ip, pc, #0, 12
    3650:	add	ip, ip, #241664	; 0x3b000
    3654:	ldr	pc, [ip, #2084]!	; 0x824

00003658 <fseeko64@plt>:
    3658:			; <UNDEFINED> instruction: 0xe7fd4778
    365c:	add	ip, pc, #0, 12
    3660:	add	ip, ip, #241664	; 0x3b000
    3664:	ldr	pc, [ip, #2072]!	; 0x818

00003668 <endmntent@plt>:
    3668:	add	ip, pc, #0, 12
    366c:	add	ip, ip, #241664	; 0x3b000
    3670:	ldr	pc, [ip, #2064]!	; 0x810

00003674 <fcntl64@plt>:
    3674:	add	ip, pc, #0, 12
    3678:	add	ip, ip, #241664	; 0x3b000
    367c:	ldr	pc, [ip, #2056]!	; 0x808

00003680 <rpmatch@plt>:
    3680:	add	ip, pc, #0, 12
    3684:	add	ip, ip, #241664	; 0x3b000
    3688:	ldr	pc, [ip, #2048]!	; 0x800

0000368c <setlocale@plt>:
    368c:	add	ip, pc, #0, 12
    3690:	add	ip, ip, #241664	; 0x3b000
    3694:	ldr	pc, [ip, #2040]!	; 0x7f8

00003698 <fork@plt>:
    3698:	add	ip, pc, #0, 12
    369c:	add	ip, ip, #241664	; 0x3b000
    36a0:	ldr	pc, [ip, #2032]!	; 0x7f0

000036a4 <endpwent@plt>:
    36a4:	add	ip, pc, #0, 12
    36a8:	add	ip, ip, #241664	; 0x3b000
    36ac:	ldr	pc, [ip, #2024]!	; 0x7e8

000036b0 <strrchr@plt>:
    36b0:	add	ip, pc, #0, 12
    36b4:	add	ip, ip, #241664	; 0x3b000
    36b8:	ldr	pc, [ip, #2016]!	; 0x7e0

000036bc <nl_langinfo@plt>:
    36bc:	add	ip, pc, #0, 12
    36c0:	add	ip, ip, #241664	; 0x3b000
    36c4:	ldr	pc, [ip, #2008]!	; 0x7d8

000036c8 <fputc@plt>:
    36c8:			; <UNDEFINED> instruction: 0xe7fd4778
    36cc:	add	ip, pc, #0, 12
    36d0:	add	ip, ip, #241664	; 0x3b000
    36d4:	ldr	pc, [ip, #1996]!	; 0x7cc

000036d8 <localeconv@plt>:
    36d8:	add	ip, pc, #0, 12
    36dc:	add	ip, ip, #241664	; 0x3b000
    36e0:	ldr	pc, [ip, #1988]!	; 0x7c4

000036e4 <sprintf@plt>:
    36e4:	add	ip, pc, #0, 12
    36e8:	add	ip, ip, #241664	; 0x3b000
    36ec:	ldr	pc, [ip, #1980]!	; 0x7bc

000036f0 <readdir64@plt>:
    36f0:	add	ip, pc, #0, 12
    36f4:	add	ip, ip, #241664	; 0x3b000
    36f8:	ldr	pc, [ip, #1972]!	; 0x7b4

000036fc <fdopendir@plt>:
    36fc:	add	ip, pc, #0, 12
    3700:	add	ip, ip, #241664	; 0x3b000
    3704:	ldr	pc, [ip, #1964]!	; 0x7ac

00003708 <timegm@plt>:
    3708:	add	ip, pc, #0, 12
    370c:	add	ip, ip, #241664	; 0x3b000
    3710:	ldr	pc, [ip, #1956]!	; 0x7a4

00003714 <putc@plt>:
    3714:			; <UNDEFINED> instruction: 0xe7fd4778
    3718:	add	ip, pc, #0, 12
    371c:	add	ip, ip, #241664	; 0x3b000
    3720:	ldr	pc, [ip, #1944]!	; 0x798

00003724 <dirfd@plt>:
    3724:	add	ip, pc, #0, 12
    3728:	add	ip, ip, #241664	; 0x3b000
    372c:	ldr	pc, [ip, #1936]!	; 0x790

00003730 <fchdir@plt>:
    3730:			; <UNDEFINED> instruction: 0xe7fd4778
    3734:	add	ip, pc, #0, 12
    3738:	add	ip, ip, #241664	; 0x3b000
    373c:	ldr	pc, [ip, #1924]!	; 0x784

00003740 <fopen64@plt>:
    3740:	add	ip, pc, #0, 12
    3744:	add	ip, ip, #241664	; 0x3b000
    3748:	ldr	pc, [ip, #1916]!	; 0x77c

0000374c <qsort@plt>:
    374c:	add	ip, pc, #0, 12
    3750:	add	ip, ip, #241664	; 0x3b000
    3754:	ldr	pc, [ip, #1908]!	; 0x774

00003758 <freecon@plt>:
    3758:	add	ip, pc, #0, 12
    375c:	add	ip, ip, #241664	; 0x3b000
    3760:	ldr	pc, [ip, #1900]!	; 0x76c

00003764 <strpbrk@plt>:
    3764:	add	ip, pc, #0, 12
    3768:	add	ip, ip, #241664	; 0x3b000
    376c:	ldr	pc, [ip, #1892]!	; 0x764

00003770 <setmntent@plt>:
    3770:	add	ip, pc, #0, 12
    3774:	add	ip, ip, #241664	; 0x3b000
    3778:	ldr	pc, [ip, #1884]!	; 0x75c

0000377c <bindtextdomain@plt>:
    377c:	add	ip, pc, #0, 12
    3780:	add	ip, ip, #241664	; 0x3b000
    3784:	ldr	pc, [ip, #1876]!	; 0x754

00003788 <__xstat64@plt>:
    3788:	add	ip, pc, #0, 12
    378c:	add	ip, ip, #241664	; 0x3b000
    3790:	ldr	pc, [ip, #1868]!	; 0x74c

00003794 <isatty@plt>:
    3794:	add	ip, pc, #0, 12
    3798:	add	ip, ip, #241664	; 0x3b000
    379c:	ldr	pc, [ip, #1860]!	; 0x744

000037a0 <unsetenv@plt>:
    37a0:			; <UNDEFINED> instruction: 0xe7fd4778
    37a4:	add	ip, pc, #0, 12
    37a8:	add	ip, ip, #241664	; 0x3b000
    37ac:	ldr	pc, [ip, #1848]!	; 0x738

000037b0 <towupper@plt>:
    37b0:	add	ip, pc, #0, 12
    37b4:	add	ip, ip, #241664	; 0x3b000
    37b8:	ldr	pc, [ip, #1840]!	; 0x730

000037bc <fputs@plt>:
    37bc:			; <UNDEFINED> instruction: 0xe7fd4778
    37c0:	add	ip, pc, #0, 12
    37c4:	add	ip, ip, #241664	; 0x3b000
    37c8:	ldr	pc, [ip, #1828]!	; 0x724

000037cc <strncmp@plt>:
    37cc:	add	ip, pc, #0, 12
    37d0:	add	ip, ip, #241664	; 0x3b000
    37d4:	ldr	pc, [ip, #1820]!	; 0x71c

000037d8 <abort@plt>:
    37d8:	add	ip, pc, #0, 12
    37dc:	add	ip, ip, #241664	; 0x3b000
    37e0:	ldr	pc, [ip, #1812]!	; 0x714

000037e4 <close@plt>:
    37e4:	add	ip, pc, #0, 12
    37e8:	add	ip, ip, #241664	; 0x3b000
    37ec:	ldr	pc, [ip, #1804]!	; 0x70c

000037f0 <__lxstat64@plt>:
    37f0:	add	ip, pc, #0, 12
    37f4:	add	ip, ip, #241664	; 0x3b000
    37f8:	ldr	pc, [ip, #1796]!	; 0x704

000037fc <closedir@plt>:
    37fc:	add	ip, pc, #0, 12
    3800:	add	ip, ip, #241664	; 0x3b000
    3804:	ldr	pc, [ip, #1788]!	; 0x6fc

00003808 <getgrgid@plt>:
    3808:	add	ip, pc, #0, 12
    380c:	add	ip, ip, #241664	; 0x3b000
    3810:	ldr	pc, [ip, #1780]!	; 0x6f4

00003814 <getgrnam@plt>:
    3814:	add	ip, pc, #0, 12
    3818:	add	ip, ip, #241664	; 0x3b000
    381c:	ldr	pc, [ip, #1772]!	; 0x6ec

00003820 <__snprintf_chk@plt>:
    3820:	add	ip, pc, #0, 12
    3824:	add	ip, ip, #241664	; 0x3b000
    3828:	ldr	pc, [ip, #1764]!	; 0x6e4

0000382c <strspn@plt>:
    382c:	add	ip, pc, #0, 12
    3830:	add	ip, ip, #241664	; 0x3b000
    3834:	ldr	pc, [ip, #1756]!	; 0x6dc

00003838 <__assert_fail@plt>:
    3838:	add	ip, pc, #0, 12
    383c:	add	ip, ip, #241664	; 0x3b000
    3840:	ldr	pc, [ip, #1748]!	; 0x6d4

Disassembly of section .text:

00003848 <.text>:
    3848:	blmi	19561e0 <__assert_fail@plt+0x19529a8>
    384c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3850:			; <UNDEFINED> instruction: 0x468047f0
    3854:	addlt	r6, r2, r8, lsl #16
    3858:			; <UNDEFINED> instruction: 0x460d58d3
    385c:	ldmdavs	fp, {r0, r5, r6, r9, sl, fp, lr}
    3860:			; <UNDEFINED> instruction: 0xf04f9301
    3864:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    3868:			; <UNDEFINED> instruction: 0xf0002800
    386c:			; <UNDEFINED> instruction: 0xf0128093
    3870:			; <UNDEFINED> instruction: 0xf004fdeb
    3874:	bmi	1742100 <__assert_fail@plt+0x173e8c8>
    3878:			; <UNDEFINED> instruction: 0xf06f2300
    387c:	ldmpl	r4!, {r0, r1, r5, r6, r8}
    3880:			; <UNDEFINED> instruction: 0xf8846121
    3884:	mvnvs	r3, r8, lsr #32
    3888:	eorcc	pc, r0, r4, lsl #17
    388c:	blx	17bf8bc <__assert_fail@plt+0x17bc084>
    3890:	cmnle	sp, r0, lsl #16
    3894:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    3898:			; <UNDEFINED> instruction: 0xff82f004
    389c:	rsbvs	r4, r0, #7340032	; 0x700000
    38a0:			; <UNDEFINED> instruction: 0xf0002800
    38a4:	blmi	14a3ab8 <__assert_fail@plt+0x14a0280>
    38a8:			; <UNDEFINED> instruction: 0xf8564f52
    38ac:	ldrbtmi	r9, [pc], #-3	; 38b4 <__assert_fail@plt+0x7c>
    38b0:			; <UNDEFINED> instruction: 0xf0044648
    38b4:	ldmdbmi	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}^
    38b8:	ldrbtmi	r2, [r9], #-6
    38bc:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    38c0:	ldrtmi	r4, [r8], -lr, asr #18
    38c4:			; <UNDEFINED> instruction: 0xf7ff4479
    38c8:	shsaxmi	lr, r8, sl
    38cc:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    38d0:	ldmpl	r0!, {r0, r1, r3, r6, r8, r9, fp, lr}^
    38d4:	stc2l	0, cr15, [ip, #-140]	; 0xffffff74
    38d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    38dc:			; <UNDEFINED> instruction: 0x4629d176
    38e0:			; <UNDEFINED> instruction: 0xf0044640
    38e4:			; <UNDEFINED> instruction: 0xf8d9fc41
    38e8:	ldreq	r3, [sl, ip, lsr #32]
    38ec:	ldrtle	r4, [sl], #-1666	; 0xfffff97e
    38f0:	strble	r0, [r0], #-1563	; 0xfffff9e5
    38f4:	strbmi	r4, [r0], -r9, lsr #12
    38f8:	bl	fea15248 <__assert_fail@plt+0xfea11a10>
    38fc:			; <UNDEFINED> instruction: 0xf003090a
    3900:			; <UNDEFINED> instruction: 0xf1b9fbdb
    3904:	svclt	0x00c40f00
    3908:	streq	lr, [sl, #2821]	; 0xb05
    390c:	strmi	r2, [r0], r1, lsl #12
    3910:	sub	sp, r2, lr, lsl #24
    3914:	stcge	8, cr15, [r4], {85}	; 0x55
    3918:			; <UNDEFINED> instruction: 0xf7ff4650
    391c:	strmi	lr, [r3], -r0, lsl #28
    3920:	cmnvs	r3, r0, asr r6
    3924:			; <UNDEFINED> instruction: 0xf9def000
    3928:	strcc	fp, [r1, -r8, lsl #3]
    392c:			; <UNDEFINED> instruction: 0xd00945b9
    3930:	bleq	141a8c <__assert_fail@plt+0x13e254>
    3934:			; <UNDEFINED> instruction: 0xf0042101
    3938:			; <UNDEFINED> instruction: 0x4633fbf9
    393c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3940:	bllt	14f7ce8 <__assert_fail@plt+0x14f44b0>
    3944:			; <UNDEFINED> instruction: 0xf0014640
    3948:			; <UNDEFINED> instruction: 0xf004fe31
    394c:	bmi	b82118 <__assert_fail@plt+0xb7e8e0>
    3950:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    3954:	ldmpl	r3, {r5, r6, r7, r8, fp, sp, lr}^
    3958:	blls	5d9c8 <__assert_fail@plt+0x5a190>
    395c:	teqle	r3, sl, asr r0
    3960:	pop	{r1, ip, sp, pc}
    3964:	bmi	a2592c <__assert_fail@plt+0xa220f4>
    3968:			; <UNDEFINED> instruction: 0xf8c958b2
    396c:			; <UNDEFINED> instruction: 0xe7bf2034
    3970:			; <UNDEFINED> instruction: 0xf944f00a
    3974:	blmi	97d7b4 <__assert_fail@plt+0x979f7c>
    3978:	andseq	pc, ip, r9, lsl #2
    397c:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3980:	ldc	7, cr15, [r0], {255}	; 0xff
    3984:	tstcs	r1, r2, lsr #20
    3988:			; <UNDEFINED> instruction: 0x4603447a
    398c:			; <UNDEFINED> instruction: 0xf7ff4630
    3990:	str	lr, [pc, r0, asr #28]!
    3994:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    3998:	strbtmi	lr, [r8], -r9, ror #14
    399c:			; <UNDEFINED> instruction: 0xf8ad232e
    39a0:			; <UNDEFINED> instruction: 0xf0003000
    39a4:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    39a8:			; <UNDEFINED> instruction: 0xe7cbd0d1
    39ac:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    39b0:	andcs	r4, r5, #409600	; 0x64000
    39b4:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    39b8:			; <UNDEFINED> instruction: 0xf7ff4638
    39bc:			; <UNDEFINED> instruction: 0x4621ec7c
    39c0:	andcs	r4, r1, r2, lsl #12
    39c4:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    39c8:	stc	7, cr15, [r0], {255}	; 0xff
    39cc:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    39d0:	andcs	r4, r5, #294912	; 0x48000
    39d4:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    39d8:	strb	r2, [lr, r0]!
    39dc:	andeq	fp, r3, r4, asr #8
    39e0:			; <UNDEFINED> instruction: 0x000002b4
    39e4:	andeq	fp, r3, sl, lsr #8
    39e8:			; <UNDEFINED> instruction: 0x000002b8
    39ec:	andeq	r3, r2, r6, lsl #29
    39f0:	ldrdeq	r0, [r0], -r4
    39f4:	muleq	r2, lr, r6
    39f8:	ldrdeq	r7, [r2], -lr
    39fc:	andeq	r3, r2, r8, lsl #29
    3a00:	andeq	r0, r0, r8, ror #5
    3a04:	andeq	fp, r3, lr, lsr r3
    3a08:	andeq	r0, r0, r4, ror #6
    3a0c:	andeq	r0, r0, r4, ror #5
    3a10:	strdeq	r3, [r2], -ip
    3a14:	andeq	r3, r2, lr, ror sp
    3a18:	andeq	r3, r2, ip, ror #26
    3a1c:	andeq	r3, r2, ip, lsl #27
    3a20:	bleq	3fb64 <__assert_fail@plt+0x3c32c>
    3a24:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3a28:	strbtmi	fp, [sl], -r2, lsl #24
    3a2c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3a30:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3a34:	ldrmi	sl, [sl], #776	; 0x308
    3a38:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3a3c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3a40:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3a44:			; <UNDEFINED> instruction: 0xf85a4b06
    3a48:	stmdami	r6, {r0, r1, ip, sp}
    3a4c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3a50:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    3a54:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3a58:	andeq	fp, r3, ip, lsr r2
    3a5c:	andeq	r0, r0, r8, lsl #5
    3a60:	andeq	r0, r0, r0, lsl r3
    3a64:	andeq	r0, r0, r4, lsr #6
    3a68:	ldr	r3, [pc, #20]	; 3a84 <__assert_fail@plt+0x24c>
    3a6c:	ldr	r2, [pc, #20]	; 3a88 <__assert_fail@plt+0x250>
    3a70:	add	r3, pc, r3
    3a74:	ldr	r2, [r3, r2]
    3a78:	cmp	r2, #0
    3a7c:	bxeq	lr
    3a80:	b	34d4 <__gmon_start__@plt>
    3a84:	andeq	fp, r3, ip, lsl r2
    3a88:	strdeq	r0, [r0], -ip
    3a8c:	blmi	1d5aac <__assert_fail@plt+0x1d2274>
    3a90:	bmi	1d4c78 <__assert_fail@plt+0x1d1440>
    3a94:	addmi	r4, r3, #2063597568	; 0x7b000000
    3a98:	andle	r4, r3, sl, ror r4
    3a9c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3aa0:	ldrmi	fp, [r8, -r3, lsl #2]
    3aa4:	svclt	0x00004770
    3aa8:	muleq	r3, r4, sl
    3aac:	muleq	r3, r0, sl
    3ab0:	strdeq	fp, [r3], -r8
    3ab4:	muleq	r0, r8, r2
    3ab8:	stmdbmi	r9, {r3, fp, lr}
    3abc:	bmi	254ca4 <__assert_fail@plt+0x25146c>
    3ac0:	bne	254cac <__assert_fail@plt+0x251474>
    3ac4:	svceq	0x00cb447a
    3ac8:			; <UNDEFINED> instruction: 0x01a1eb03
    3acc:	andle	r1, r3, r9, asr #32
    3ad0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3ad4:	ldrmi	fp, [r8, -r3, lsl #2]
    3ad8:	svclt	0x00004770
    3adc:	andeq	fp, r3, r8, ror #20
    3ae0:	andeq	fp, r3, r4, ror #20
    3ae4:	andeq	fp, r3, ip, asr #3
    3ae8:	andeq	r0, r0, r4, asr r3
    3aec:	blmi	2b0f14 <__assert_fail@plt+0x2ad6dc>
    3af0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3af4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3af8:	blmi	2720ac <__assert_fail@plt+0x26e874>
    3afc:	ldrdlt	r5, [r3, -r3]!
    3b00:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3b04:			; <UNDEFINED> instruction: 0xf7ff6818
    3b08:			; <UNDEFINED> instruction: 0xf7ffeb24
    3b0c:	blmi	1c3a10 <__assert_fail@plt+0x1c01d8>
    3b10:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3b14:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3b18:	andeq	fp, r3, r2, lsr sl
    3b1c:	muleq	r3, ip, r1
    3b20:	muleq	r0, r4, r2
    3b24:	strdeq	fp, [r3], -lr
    3b28:	andeq	fp, r3, r2, lsl sl
    3b2c:	svclt	0x0000e7c4
    3b30:	bmi	515f84 <__assert_fail@plt+0x51274c>
    3b34:	blmi	514d20 <__assert_fail@plt+0x5114e8>
    3b38:	addslt	fp, sp, r0, lsl #10
    3b3c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    3b40:	ldmdavs	r2, {r0, r3, r5, r6, r9, sl, lr}
    3b44:			; <UNDEFINED> instruction: 0xf04f921b
    3b48:	bmi	404350 <__assert_fail@plt+0x400b18>
    3b4c:	blvs	16d9dc0 <__assert_fail@plt+0x16d6588>
    3b50:	teqlt	r8, r8	; <illegal shifter operand>
    3b54:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    3b58:			; <UNDEFINED> instruction: 0xf1a06800
    3b5c:	blx	fec03c04 <__assert_fail@plt+0xfec003cc>
    3b60:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3b64:	blmi	1d6394 <__assert_fail@plt+0x1d2b5c>
    3b68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b6c:	blls	6ddbdc <__assert_fail@plt+0x6da3a4>
    3b70:	qaddle	r4, sl, r2
    3b74:			; <UNDEFINED> instruction: 0xf85db01d
    3b78:			; <UNDEFINED> instruction: 0xf7fffb04
    3b7c:	svclt	0x0000eba8
    3b80:	andeq	fp, r3, ip, asr r1
    3b84:			; <UNDEFINED> instruction: 0x000002b4
    3b88:	andeq	fp, r3, r2, asr r1
    3b8c:	ldrdeq	r0, [r0], -r4
    3b90:	andeq	fp, r3, r8, lsr #2
    3b94:	blcs	34b4a8 <__assert_fail@plt+0x347c70>
    3b98:	ldm	pc, {r1, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3b9c:	streq	pc, [sl, -r3]
    3ba0:			; <UNDEFINED> instruction: 0x1613101c
    3ba4:	blcs	a0d010 <__assert_fail@plt+0xa097d8>
    3ba8:	stceq	15, cr1, [r2, #-184]!	; 0xffffff48
    3bac:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    3bb0:	ldmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    3bb4:			; <UNDEFINED> instruction: 0x47704478
    3bb8:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    3bbc:	ldmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
    3bc0:			; <UNDEFINED> instruction: 0x47704478
    3bc4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    3bc8:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    3bcc:			; <UNDEFINED> instruction: 0x47704478
    3bd0:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    3bd4:	ldmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    3bd8:			; <UNDEFINED> instruction: 0x47704478
    3bdc:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    3be0:	ldmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    3be4:			; <UNDEFINED> instruction: 0x47704478
    3be8:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    3bec:	ldmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    3bf0:			; <UNDEFINED> instruction: 0x47704478
    3bf4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    3bf8:	ldmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    3bfc:			; <UNDEFINED> instruction: 0x47704478
    3c00:	addlt	fp, r2, r0, lsl r5
    3c04:	andcs	r4, lr, #20, 24	; 0x1400
    3c08:	tstcs	r1, r4, lsl fp
    3c0c:	andls	r4, r0, ip, ror r4
    3c10:			; <UNDEFINED> instruction: 0x4620447b
    3c14:	stc	7, cr15, [lr], #1020	; 0x3fc
    3c18:	andlt	r4, r2, r0, lsr #12
    3c1c:	svclt	0x0000bd10
    3c20:	andeq	r3, r2, r2, asr r8
    3c24:	ldrdeq	r3, [r2], -r4
    3c28:	andeq	r3, r2, lr, lsr r8
    3c2c:	ldrdeq	r3, [r2], -ip
    3c30:	ldrdeq	r3, [r2], -lr
    3c34:	andeq	r3, r2, r0, ror #15
    3c38:	andeq	r3, r2, r2, ror #15
    3c3c:			; <UNDEFINED> instruction: 0x000237b8
    3c40:	andeq	r3, r2, r6, lsl #16
    3c44:	andeq	r3, r2, r8, lsl #16
    3c48:	ldrdeq	r3, [r2], -r2
    3c4c:	ldrdeq	r3, [r2], -r4
    3c50:	ldrdeq	r3, [r2], -sl
    3c54:	ldrdeq	r3, [r2], -ip
    3c58:	andeq	fp, r3, ip, lsl r9
    3c5c:	strdeq	r3, [r2], -r8
    3c60:	cfldr32mi	mvfx11, [r2], {56}	; 0x38
    3c64:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    3c68:	stmdavs	r1!, {r1, r3, r4, r5, r6, sl, lr}
    3c6c:	ldrle	r0, [r2, #-1419]	; 0xfffffa75
    3c70:	svceq	0x0064f110
    3c74:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3c78:	stmdbmi	lr, {r1, r2, r3, r8, r9, fp, ip, lr, pc}
    3c7c:	ldmdapl	r2, {r0, r2, r5, r6, fp, sp, lr}^
    3c80:	tstvs	r0, r0, lsl #26
    3c84:			; <UNDEFINED> instruction: 0xf110da07
    3c88:	svclt	0x00080f64
    3c8c:	andle	r6, r2, r0, rrx
    3c90:			; <UNDEFINED> instruction: 0xf82ef00b
    3c94:	ldclt	0, cr6, [r8, #-384]!	; 0xfffffe80
    3c98:	rsbcs	r4, r8, #7168	; 0x1c00
    3c9c:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    3ca0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3ca4:			; <UNDEFINED> instruction: 0xf7ff4478
    3ca8:	svclt	0x0000edc8
    3cac:	muleq	r3, lr, r3
    3cb0:	andeq	fp, r3, r8, lsr #32
    3cb4:			; <UNDEFINED> instruction: 0x000002b8
    3cb8:	strdeq	r3, [r2], -r8
    3cbc:	andeq	r3, r2, lr, ror #14
    3cc0:	andeq	r3, r2, r8, ror r7
    3cc4:	cfstr32mi	mvfx11, [r6], {16}
    3cc8:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    3ccc:	ble	dcd4 <__assert_fail@plt+0xa49c>
    3cd0:			; <UNDEFINED> instruction: 0xf7ffbd10
    3cd4:			; <UNDEFINED> instruction: 0xf04fed88
    3cd8:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    3cdc:	svclt	0x0000bd10
    3ce0:	andeq	fp, r3, ip, lsr r3
    3ce4:	svcmi	0x00f0e92d
    3ce8:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    3cec:			; <UNDEFINED> instruction: 0xf8df8b04
    3cf0:			; <UNDEFINED> instruction: 0xf8df267c
    3cf4:	ldrbtmi	r3, [sl], #-1660	; 0xfffff984
    3cf8:	ldmpl	r3, {r0, r1, r2, r3, r5, r7, ip, sp, pc}^
    3cfc:			; <UNDEFINED> instruction: 0x932d681b
    3d00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d04:			; <UNDEFINED> instruction: 0x366cf8df
    3d08:	ldrbtmi	r9, [fp], #-12
    3d0c:	ldrmi	r9, [ip], -r8, lsl #6
    3d10:	stc	7, cr15, [r4], {255}	; 0xff
    3d14:			; <UNDEFINED> instruction: 0x3660f8df
    3d18:	strmi	r5, [r2], -r5, ror #17
    3d1c:	rsbeq	pc, r3, pc, rrx
    3d20:			; <UNDEFINED> instruction: 0xf7ff616a
    3d24:			; <UNDEFINED> instruction: 0xf8dfff9d
    3d28:	andcs	r3, r0, #84, 12	; 0x5400000
    3d2c:	eorvs	lr, fp, #3358720	; 0x334000
    3d30:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    3d34:	ldrsbtcc	pc, [r0], -fp	; <UNPREDICTABLE>
    3d38:			; <UNDEFINED> instruction: 0xf0002b01
    3d3c:	blcs	a4800 <__assert_fail@plt+0xa0fc8>
    3d40:	adchi	pc, r5, #0
    3d44:			; <UNDEFINED> instruction: 0xf0002b00
    3d48:			; <UNDEFINED> instruction: 0xf8df829b
    3d4c:	ldrbtmi	r3, [fp], #-1588	; 0xfffff9cc
    3d50:			; <UNDEFINED> instruction: 0xf89b6819
    3d54:			; <UNDEFINED> instruction: 0xb12b300d
    3d58:			; <UNDEFINED> instruction: 0x3628f8df
    3d5c:	cmpeq	r0, r1, asr #32	; <UNPREDICTABLE>
    3d60:	andsvs	r4, r9, fp, ror r4
    3d64:	stmdage	fp!, {r9, sp}
    3d68:	blx	fedbfdc8 <__assert_fail@plt+0xfedbc590>
    3d6c:			; <UNDEFINED> instruction: 0xf7ff4682
    3d70:	strdls	lr, [r7], -r6
    3d74:	svceq	0x0000f1ba
    3d78:	sbchi	pc, r5, #0
    3d7c:			; <UNDEFINED> instruction: 0x3608f8df
    3d80:	stmdbmi	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3d84:	movwls	r4, #54395	; 0xd47b
    3d88:			; <UNDEFINED> instruction: 0x3600f8df
    3d8c:	mcr	4, 0, r4, cr8, cr11, {3}
    3d90:			; <UNDEFINED> instruction: 0xf8df3a10
    3d94:	ldrbtmi	r3, [fp], #-1532	; 0xfffffa04
    3d98:	bcc	fe43f5c0 <__assert_fail@plt+0xfe43bd88>
    3d9c:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3da0:	mcr	4, 0, r4, cr9, cr11, {3}
    3da4:	blls	1d25ec <__assert_fail@plt+0x1cedb4>
    3da8:	ldrbmi	r2, [r0], -r0, lsl #14
    3dac:	andsvs	r4, pc, lr, asr #12
    3db0:	stc2l	0, cr15, [r0], #-88	; 0xffffffa8
    3db4:	stmdacs	r0, {r2, r9, sl, lr}
    3db8:	cmnhi	r6, r0	; <UNPREDICTABLE>
    3dbc:	mlahi	r0, r5, r8, pc	; <UNPREDICTABLE>
    3dc0:	ldrsbtls	pc, [r0], -r4	; <UNPREDICTABLE>
    3dc4:	ldrdcs	pc, [ip], -fp	; <UNPREDICTABLE>
    3dc8:	svceq	0x0000f1b8
    3dcc:	strbmi	sp, [lr, #-10]
    3dd0:	ldreq	sp, [r0], r8
    3dd4:	bichi	pc, r7, r0, lsl #2
    3dd8:			; <UNDEFINED> instruction: 0xff58f003
    3ddc:	ldrsbtls	pc, [r0], -r4	; <UNPREDICTABLE>
    3de0:	ldrdcs	pc, [ip], -fp	; <UNPREDICTABLE>
    3de4:	andcs	r6, r0, r3, lsr #27
    3de8:	eoreq	pc, r8, r5, lsl #17
    3dec:			; <UNDEFINED> instruction: 0x71281a19
    3df0:	svclt	0x001860ab
    3df4:	cmnvc	r9, r1, lsl #2
    3df8:			; <UNDEFINED> instruction: 0xf1000751
    3dfc:	svchi	0x00a380fa
    3e00:	andle	r2, ip, r6, lsl #22
    3e04:	ldrcs	pc, [r0, #2271]	; 0x8df
    3e08:	ldrbtmi	r6, [sl], #-2849	; 0xfffff4df
    3e0c:			; <UNDEFINED> instruction: 0xf381fab1
    3e10:	ldmdbeq	fp, {r1, r4, r7, fp, sp, lr}^
    3e14:	svclt	0x00c84291
    3e18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3e1c:			; <UNDEFINED> instruction: 0xf8dfb13b
    3e20:	ldrbtmi	r3, [fp], #-1404	; 0xfffffa84
    3e24:	ldreq	r6, [sl, #2075]	; 0x81b
    3e28:			; <UNDEFINED> instruction: 0xf7ffd501
    3e2c:			; <UNDEFINED> instruction: 0xf8daff4b
    3e30:			; <UNDEFINED> instruction: 0xf7ff0020
    3e34:	svchi	0x00a1ff15
    3e38:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3e3c:	stmdbcs	r7, {r1, r2, r5, r8, r9, fp, sp, lr}
    3e40:			; <UNDEFINED> instruction: 0x232ae9d4
    3e44:	addvs	r4, r6, r8, ror r4
    3e48:			; <UNDEFINED> instruction: 0x2328e9cd
    3e4c:	tsthi	r0, r0	; <UNPREDICTABLE>
    3e50:			; <UNDEFINED> instruction: 0xf0002904
    3e54:	stmdbcs	r2, {r1, r8, pc}
    3e58:	cmphi	r5, r0	; <UNPREDICTABLE>
    3e5c:			; <UNDEFINED> instruction: 0xf000290d
    3e60:	stmdbcs	sl, {r0, r3, r4, r8, pc}
    3e64:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    3e68:	movweq	pc, #41377	; 0xa1a1	; <UNPREDICTABLE>
    3e6c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    3e70:	blge	4240b4 <__assert_fail@plt+0x42087c>
    3e74:	strne	pc, [r1], -r0, asr #4
    3e78:	cmpeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    3e7c:	ldrmi	r8, [r8], -lr, lsr #1
    3e80:			; <UNDEFINED> instruction: 0xf7ff2268
    3e84:			; <UNDEFINED> instruction: 0x9e14e9d4
    3e88:	adcvs	r9, lr, pc, lsl #12
    3e8c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx3
    3e90:	msrhi	CPSR_s, r0
    3e94:	eorvs	r6, sl, r2, lsr #22
    3e98:	stmibvs	r1!, {sp}^
    3e9c:	adcseq	pc, r0, #4, 2
    3ea0:	stmdage	pc, {ip, pc}	; <UNPREDICTABLE>
    3ea4:			; <UNDEFINED> instruction: 0xf8e8f004
    3ea8:			; <UNDEFINED> instruction: 0xf43f2800
    3eac:	blls	3efca4 <__assert_fail@plt+0x3ec46c>
    3eb0:			; <UNDEFINED> instruction: 0xf4038fa1
    3eb4:			; <UNDEFINED> instruction: 0xf5b34370
    3eb8:	cmnle	sl, r0, lsl #31
    3ebc:			; <UNDEFINED> instruction: 0xf000290b
    3ec0:			; <UNDEFINED> instruction: 0xf8db81bf
    3ec4:	strcs	r3, [r1, -r4]
    3ec8:	blle	cead0 <__assert_fail@plt+0xcb298>
    3ecc:	addsmi	r6, sl, #34816	; 0x8800
    3ed0:	addhi	pc, r1, r0, lsl #5
    3ed4:	stmdbcs	r1, {r9, sl, sp}
    3ed8:	stmdbcs	r6, {r2, r4, r6, ip, lr, pc}
    3edc:			; <UNDEFINED> instruction: 0xf89bd103
    3ee0:	blcs	fee8 <__assert_fail@plt+0xc6b0>
    3ee4:	blvs	8b8434 <__assert_fail@plt+0x8b4bfc>
    3ee8:	ldrdcc	pc, [r8], -fp
    3eec:	svclt	0x00b8429a
    3ef0:			; <UNDEFINED> instruction: 0xf8db2601
    3ef4:	ldrbeq	r3, [fp, -ip, lsr #32]
    3ef8:	cmplt	lr, #83886080	; 0x5000000
    3efc:	svclt	0x00042906
    3f00:	strtvc	r2, [fp], -r0, lsl #6
    3f04:			; <UNDEFINED> instruction: 0xf8dfe74f
    3f08:	mulcs	r0, ip, r4
    3f0c:			; <UNDEFINED> instruction: 0xf8db69e2
    3f10:	ldrmi	r1, [ip], r8, asr #32
    3f14:			; <UNDEFINED> instruction: 0xf8539b08
    3f18:			; <UNDEFINED> instruction: 0xf8d3300c
    3f1c:			; <UNDEFINED> instruction: 0xf0138000
    3f20:			; <UNDEFINED> instruction: 0x4603fd9b
    3f24:	movwls	r8, #40864	; 0x9fa0
    3f28:	mrc2	7, 1, pc, cr4, cr15, {7}
    3f2c:			; <UNDEFINED> instruction: 0xf895792a
    3f30:	blls	273f4c <__assert_fail@plt+0x270714>
    3f34:	stmib	sp, {r1, r9, sl, ip, pc}^
    3f38:			; <UNDEFINED> instruction: 0xf8df2c03
    3f3c:	strls	r2, [r1, -ip, ror #8]
    3f40:			; <UNDEFINED> instruction: 0x4601447a
    3f44:	tstls	r0, r0, asr #12
    3f48:			; <UNDEFINED> instruction: 0xf7ff2101
    3f4c:	svchi	0x00a1eb62
    3f50:	bicsle	r2, r3, r0, lsl #28
    3f54:	stmibvs	r3!, {r1, r3, r8, fp, ip, sp}
    3f58:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
    3f5c:	svclt	0x00942901
    3f60:	mrscs	r2, (UNDEF: 17)
    3f64:	andcc	lr, r3, #3227648	; 0x314000
    3f68:			; <UNDEFINED> instruction: 0xf0027129
    3f6c:	ldmdbge	r0, {r0, r2, r7, r8, fp, ip, sp, lr, pc}
    3f70:	stmibvs	r0!, {r1, r9, sl, lr}^
    3f74:	blx	16bff8e <__assert_fail@plt+0x16bc756>
    3f78:	blcs	2382c <__assert_fail@plt+0x1fff4>
    3f7c:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    3f80:	ldr	r8, [fp, r1, lsr #31]!
    3f84:	mulcc	r0, fp, r8
    3f88:			; <UNDEFINED> instruction: 0xd1ac2b00
    3f8c:	ldr	r2, [r0, r1, lsl #12]!
    3f90:	blcs	22444 <__assert_fail@plt+0x1ec0c>
    3f94:	bicshi	pc, ip, r0, asr #32
    3f98:	stmiavs	fp!, {r0, r1, r3, r8, fp, sp}
    3f9c:	blcs	37fac <__assert_fail@plt+0x34774>
    3fa0:	bichi	pc, fp, r0, asr #32
    3fa4:	blvs	8a8be8 <__assert_fail@plt+0x8a53b0>
    3fa8:	blcs	1c058 <__assert_fail@plt+0x18820>
    3fac:	bicshi	pc, fp, r0, asr #32
    3fb0:	cdpne	15, 4, cr8, cr14, cr1, {5}
    3fb4:	svclt	0x00182906
    3fb8:	svclt	0x00942e01
    3fbc:	strcs	r2, [r0], -r1, lsl #12
    3fc0:	svcge	0x007cf67f
    3fc4:	ldrdcc	pc, [r4], -fp
    3fc8:	blcs	158ac <__assert_fail@plt+0x12074>
    3fcc:	blvs	8bae00 <__assert_fail@plt+0x8b75c8>
    3fd0:			; <UNDEFINED> instruction: 0xf6ff429a
    3fd4:	qsub16mi	sl, r1, pc	; <UNPREDICTABLE>
    3fd8:	ldrbmi	r2, [r0], -r4, lsl #4
    3fdc:	ldc2	0, cr15, [r2, #88]	; 0x58
    3fe0:			; <UNDEFINED> instruction: 0xf8db6b26
    3fe4:	svchi	0x00a13004
    3fe8:	svclt	0x00d4429e
    3fec:	strcs	r2, [r1], -r0, lsl #12
    3ff0:	mcrls	7, 0, lr, cr8, cr1, {3}
    3ff4:	stmibvs	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, lr}^
    3ff8:	ldrdne	pc, [r8], #-139	; 0xffffff75
    3ffc:	ldmdavs	pc, {r0, r1, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    4000:	stc2	0, cr15, [sl, #-76]!	; 0xffffffb4
    4004:	svchi	0x00a04603
    4008:			; <UNDEFINED> instruction: 0xf7ff930b
    400c:	stmibmi	r7!, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    4010:	ldrbtmi	r6, [r9], #-2851	; 0xfffff4dd
    4014:	stmvs	r9, {r1, r5, r6, r7, r8, fp, sp, lr}
    4018:	tstls	sl, r9, lsl #6
    401c:	ldrdne	pc, [r8], #-139	; 0xffffff75
    4020:	andcs	r4, r1, r6, lsl #12
    4024:	ldc2	0, cr15, [r8, #-76]	; 0xffffffb4
    4028:	stmibvs	r2!, {r4, r5, r7, r9, sl, lr}
    402c:	ldrdne	pc, [r8], #-139	; 0xffffff75
    4030:	andcs	r4, r2, r6, lsl #12
    4034:	ldc2	0, cr15, [r0, #-76]	; 0xffffffb4
    4038:	strls	r9, [r3], -sl, lsl #18
    403c:	tstls	r2, r9, lsl #28
    4040:	blls	2cc44c <__assert_fail@plt+0x2c8c14>
    4044:	andhi	pc, r0, sp, asr #17
    4048:	strmi	r9, [r2], -r1, lsl #12
    404c:	bmi	ff628864 <__assert_fail@plt+0xff62502c>
    4050:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    4054:	b	ff742058 <__assert_fail@plt+0xff73e820>
    4058:	ldmib	r4, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
    405c:			; <UNDEFINED> instruction: 0xf0041007
    4060:			; <UNDEFINED> instruction: 0xf89bfb3b
    4064:	blcs	1006c <__assert_fail@plt+0xc834>
    4068:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {3}
    406c:	ldrbt	r8, [fp], r1, lsr #31
    4070:	ldrdne	lr, [r7], -r4
    4074:	blx	c4008e <__assert_fail@plt+0xc3c856>
    4078:	mcrcs	6, 0, lr, cr0, cr5, {4}
    407c:	stmibvs	r0!, {r3, r4, r5, r6, r7, ip, lr, pc}
    4080:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    4084:	stmdacs	r0, {r0, r5, r6, r7, r8, fp, sp, lr}
    4088:	sbcshi	pc, r0, r0, asr #32
    408c:			; <UNDEFINED> instruction: 0xf0046a20
    4090:	strb	pc, [fp, r3, lsr #22]!	; <UNPREDICTABLE>
    4094:			; <UNDEFINED> instruction: 0xf7ff69a0
    4098:	stmdacs	r0, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    409c:	stmibvs	r1!, {r1, r2, r5, r6, r7, ip, lr, pc}^
    40a0:			; <UNDEFINED> instruction: 0xf0042028
    40a4:			; <UNDEFINED> instruction: 0xe67efb19
    40a8:	ldmdavs	sp, {r0, r1, r2, r8, r9, fp, ip, pc}
    40ac:			; <UNDEFINED> instruction: 0xf0402d00
    40b0:			; <UNDEFINED> instruction: 0x465080d8
    40b4:	blx	1a40114 <__assert_fail@plt+0x1a3c8dc>
    40b8:			; <UNDEFINED> instruction: 0xf0402800
    40bc:	andcs	r8, r1, r1, lsl r1
    40c0:	blmi	fead6bb8 <__assert_fail@plt+0xfead3380>
    40c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40c8:	blls	b5e138 <__assert_fail@plt+0xb5a900>
    40cc:			; <UNDEFINED> instruction: 0xf040405a
    40d0:	eorlt	r8, pc, r2, lsr r1	; <UNPREDICTABLE>
    40d4:	blhi	13f3d0 <__assert_fail@plt+0x13bb98>
    40d8:	svchi	0x00f0e8bd
    40dc:	andcs	r4, r5, #2981888	; 0x2d8000
    40e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    40e4:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40e8:			; <UNDEFINED> instruction: 0xf8db69e2
    40ec:	strmi	r1, [r7], -r8, asr #32
    40f0:			; <UNDEFINED> instruction: 0xf0134630
    40f4:			; <UNDEFINED> instruction: 0x463afcb1
    40f8:			; <UNDEFINED> instruction: 0x46034631
    40fc:			; <UNDEFINED> instruction: 0xf7ff4630
    4100:	blls	3fe730 <__assert_fail@plt+0x3faef8>
    4104:	stcvs	7, cr14, [r3, #316]!	; 0x13c
    4108:	vst1.8	{d2-d5}, [r3], r5
    410c:			; <UNDEFINED> instruction: 0xf5b34370
    4110:			; <UNDEFINED> instruction: 0xf0004f20
    4114:	stmibmi	r9!, {r1, r3, r6, r7, pc}
    4118:	ldrbtmi	r2, [r9], #-0
    411c:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4120:	strmi	r6, [r6], -r1, ror #19
    4124:			; <UNDEFINED> instruction: 0xf0042000
    4128:	stmdavs	r2!, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    412c:	ldrdne	pc, [r8], #-139	; 0xffffff75
    4130:	mulls	r9, r4, sl
    4134:			; <UNDEFINED> instruction: 0xf0002c00
    4138:			; <UNDEFINED> instruction: 0xf8d280cc
    413c:			; <UNDEFINED> instruction: 0xf04f801c
    4140:	andcs	r0, r1, r0, lsl #24
    4144:	andvc	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
    4148:			; <UNDEFINED> instruction: 0xf8084642
    414c:			; <UNDEFINED> instruction: 0xf013c004
    4150:	blls	283364 <__assert_fail@plt+0x27fb2c>
    4154:	andvc	pc, r4, r8, lsl #16
    4158:	andls	r2, r0, r0, lsl #2
    415c:			; <UNDEFINED> instruction: 0x46084632
    4160:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4164:	bls	23c430 <__assert_fail@plt+0x238bf8>
    4168:	ldmpl	r3, {r1, r2, r3, r7, r8, r9, fp, lr}^
    416c:	ldrdls	pc, [r0], -r3
    4170:			; <UNDEFINED> instruction: 0xf882f002
    4174:	tstcs	r1, r5, lsl r2
    4178:	strmi	r4, [r6], -fp, asr #12
    417c:			; <UNDEFINED> instruction: 0xf7ff980d
    4180:	vmlacs.f16	s28, s0, s4	; <UNPREDICTABLE>
    4184:	bls	2382b4 <__assert_fail@plt+0x234a7c>
    4188:	blmi	fe355a74 <__assert_fail@plt+0xfe35223c>
    418c:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx7
    4190:	ldmpl	r3, {r4, r9, fp, pc}^
    4194:	strge	lr, [r9], #-2509	; 0xfffff633
    4198:	ldrmi	r9, [r5], -fp, lsl #10
    419c:	mul	r3, sl, r6
    41a0:			; <UNDEFINED> instruction: 0x6098f8d6
    41a4:	eorsle	r2, r3, r0, lsl #28
    41a8:	ldrbmi	r6, [r3, #-2099]	; 0xfffff7cd
    41ac:	bmi	fe1782ec <__assert_fail@plt+0xfe174ab4>
    41b0:	addsmi	r5, r3, #11141120	; 0xaa0000
    41b4:	blmi	fe13898c <__assert_fail@plt+0xfe135154>
    41b8:	mrc	4, 0, r4, cr8, cr11, {3}
    41bc:	tstcs	r1, r0, lsl sl
    41c0:			; <UNDEFINED> instruction: 0xf7ff4648
    41c4:			; <UNDEFINED> instruction: 0xf896ea26
    41c8:	blcs	10270 <__assert_fail@plt+0xca38>
    41cc:	ldfvsd	f5, [r3, #260]!	; 0x104
    41d0:	cfmuls	mvf2, mvf8, mvf0
    41d4:			; <UNDEFINED> instruction: 0x21012a90
    41d8:	strls	r4, [r1], #-1608	; 0xfffff9b8
    41dc:			; <UNDEFINED> instruction: 0xf7ff9300
    41e0:			; <UNDEFINED> instruction: 0x6db3ea18
    41e4:	ldfvsp	f3, [r3, #364]!	; 0x16c
    41e8:	strbmi	r2, [r2], -r1, lsl #2
    41ec:			; <UNDEFINED> instruction: 0xf8534648
    41f0:	strmi	r3, [ip], #-36	; 0xffffffdc
    41f4:	b	3421f8 <__assert_fail@plt+0x33e9c0>
    41f8:	addsmi	r6, ip, #11456	; 0x2cc0
    41fc:			; <UNDEFINED> instruction: 0x4649d3f3
    4200:			; <UNDEFINED> instruction: 0xf7ff200a
    4204:			; <UNDEFINED> instruction: 0xf8d6ea64
    4208:			; <UNDEFINED> instruction: 0x46396098
    420c:	bicle	r2, fp, r0, lsl #28
    4210:	strge	lr, [r9], #-2525	; 0xfffff623
    4214:	stmdbcs	r0, {r0, r1, r3, r8, sl, fp, ip, pc}
    4218:	cfldrdge	mvd15, [lr, #508]	; 0x1fc
    421c:	strbmi	r4, [fp], -fp, ror #16
    4220:	tstcs	r1, r6, lsl #4
    4224:			; <UNDEFINED> instruction: 0xf7ff4478
    4228:	ldrb	lr, [r5, #2222]	; 0x8ae
    422c:			; <UNDEFINED> instruction: 0xf0042028
    4230:	ldr	pc, [r8, #2643]!	; 0xa53
    4234:	strtmi	r2, [r1], -r4, lsl #4
    4238:			; <UNDEFINED> instruction: 0xf0164650
    423c:	ldr	pc, [pc], r3, ror #24
    4240:	andcs	r4, r1, #34603008	; 0x2100000
    4244:			; <UNDEFINED> instruction: 0xf0164650
    4248:	str	pc, [ip, #3165]!	; 0xc5d
    424c:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    4250:	stmdami	r0!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4254:	andcs	r4, r9, #78643200	; 0x4b00000
    4258:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    425c:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4260:	stmdbls	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4264:	blx	6c027c <__assert_fail@plt+0x6bca44>
    4268:			; <UNDEFINED> instruction: 0x46294a5b
    426c:			; <UNDEFINED> instruction: 0x4603447a
    4270:			; <UNDEFINED> instruction: 0xf7ff4620
    4274:	ldrdcs	lr, [r1], -r0
    4278:	blx	840290 <__assert_fail@plt+0x83ca58>
    427c:	ldr	r4, [pc, -r0, lsr #12]
    4280:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    4284:			; <UNDEFINED> instruction: 0xf0416819
    4288:	andsvs	r0, r9, r0, lsl r1
    428c:	blmi	153d818 <__assert_fail@plt+0x1539fe0>
    4290:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    4294:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    4298:	ldrb	r6, [sl, #-25]	; 0xffffffe7
    429c:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    42a0:			; <UNDEFINED> instruction: 0xf0416819
    42a4:	andsvs	r0, r9, r3, lsl #2
    42a8:	stmdbmi	pc, {r0, r1, r4, r6, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    42ac:	ldrbtmi	r2, [r9], #-0
    42b0:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42b4:	andls	r6, r9, r1, ror #19
    42b8:			; <UNDEFINED> instruction: 0xf0042000
    42bc:	smlattcs	r0, pc, r9, pc	; <UNPREDICTABLE>
    42c0:	strmi	r9, [r3], -r9, lsl #20
    42c4:			; <UNDEFINED> instruction: 0xf7ff4608
    42c8:	andcs	lr, r1, r6, lsr #17
    42cc:			; <UNDEFINED> instruction: 0xf9f6f004
    42d0:	bmi	11bd87c <__assert_fail@plt+0x11ba044>
    42d4:	ldrbtmi	r2, [sl], #-1
    42d8:	blx	fefc032e <__assert_fail@plt+0xfefbcaf6>
    42dc:	ldr	r9, [fp, -r9, lsl #22]!
    42e0:	andcs	r9, r5, #7168	; 0x1c00
    42e4:	strtmi	r4, [r8], -r2, asr #18
    42e8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    42ec:	svc	0x00e2f7fe
    42f0:	strtmi	r9, [r1], -ip, lsl #22
    42f4:	strtmi	r4, [r8], -r2, lsl #12
    42f8:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42fc:			; <UNDEFINED> instruction: 0xf0042001
    4300:			; <UNDEFINED> instruction: 0x4628f9dd
    4304:	blls	1fde7c <__assert_fail@plt+0x1fa644>
    4308:	ldmdbmi	sl!, {r0, r2, r9, sp}
    430c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4310:			; <UNDEFINED> instruction: 0xf7fe681c
    4314:	stmdbls	ip, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4318:	ldrbmi	r9, [r0], -r7
    431c:			; <UNDEFINED> instruction: 0xf9bef004
    4320:	strtmi	r9, [r1], -r7, lsl #20
    4324:	ldrbmi	r4, [r0], -r3, lsl #12
    4328:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    432c:			; <UNDEFINED> instruction: 0xf0042001
    4330:	andcs	pc, r1, r5, asr #19
    4334:			; <UNDEFINED> instruction: 0xf7fee6c4
    4338:	blmi	c00268 <__assert_fail@plt+0xbfca30>
    433c:	adcne	pc, r9, #64, 4
    4340:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
    4344:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4348:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    434c:	b	1d42350 <__assert_fail@plt+0x1d3eb18>
    4350:			; <UNDEFINED> instruction: 0xf44f4b2c
    4354:	stmdbmi	ip!, {r2, r4, r6, r7, r9, ip, sp, lr}
    4358:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
    435c:	movwcc	r4, #50297	; 0xc479
    4360:			; <UNDEFINED> instruction: 0xf7ff4478
    4364:	blge	43ed14 <__assert_fail@plt+0x43b4dc>
    4368:	svclt	0x0000e596
    436c:	muleq	r3, sl, pc	; <UNPREDICTABLE>
    4370:			; <UNDEFINED> instruction: 0x000002b4
    4374:	andeq	sl, r3, r6, lsl #31
    4378:			; <UNDEFINED> instruction: 0x000002b8
    437c:	ldrdeq	r0, [r0], -r4
    4380:			; <UNDEFINED> instruction: 0x0003b2b6
    4384:	andeq	fp, r3, r4, lsr #5
    4388:	andeq	r3, r2, r4, ror #13
    438c:	strdeq	r3, [r2], -ip
    4390:	andeq	r3, r2, r2, lsl #14
    4394:	andeq	r3, r2, r8, ror #13
    4398:	strdeq	fp, [r3], -sl
    439c:	andeq	fp, r3, r2, ror #3
    43a0:	andeq	fp, r3, r0, asr #3
    43a4:	andeq	r0, r0, r4, ror #5
    43a8:	andeq	r3, r2, r4, lsl #14
    43ac:	strdeq	sl, [r3], -r2
    43b0:	andeq	r3, r2, r2, asr r4
    43b4:	andeq	sl, r3, ip, asr #23
    43b8:	andeq	r3, r2, r6, lsr r5
    43bc:	andeq	r3, r2, lr, ror #8
    43c0:	andeq	r0, r0, r4, lsr #5
    43c4:	andeq	r0, r0, r0, lsr #5
    43c8:	muleq	r2, r4, r2
    43cc:	andeq	r3, r2, ip, asr r2
    43d0:	strdeq	r3, [r2], -r2
    43d4:	andeq	r3, r2, r2, lsr r2
    43d8:	andeq	r3, r2, r4, lsr r4
    43dc:	andeq	sl, r3, r2, lsl #27
    43e0:	andeq	sl, r3, r4, ror sp
    43e4:	andeq	sl, r3, r6, ror #26
    43e8:	andeq	r3, r2, lr, asr r2
    43ec:	andeq	r6, r2, r2, asr #31
    43f0:	strdeq	r3, [r2], -r4
    43f4:	andeq	r3, r2, r6, asr #2
    43f8:	andeq	r3, r2, r4, asr r4
    43fc:	andeq	r3, r2, sl, asr #1
    4400:	muleq	r2, lr, r2
    4404:	andeq	r3, r2, lr, lsr r4
    4408:	strheq	r3, [r2], -r4
    440c:	andeq	r3, r2, r4, ror r2
    4410:	strmi	r4, [r2], -r3, lsl #22
    4414:	ldrbtmi	r2, [fp], #-1
    4418:	andsvs	r6, r3, fp, lsl r8
    441c:	svclt	0x00004770
    4420:	andeq	sl, r3, lr, ror #23
    4424:	andeq	r0, r0, r0
    4428:	ldrbmi	r2, [r0, -r1]!
    442c:	ldrbmi	r2, [r0, -r0]!
    4430:	bvs	fe41eb64 <__assert_fail@plt+0xfe41b32c>
    4434:	blx	fec0af3c <__assert_fail@plt+0xfec07704>
    4438:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    443c:	svclt	0x00004770
    4440:			; <UNDEFINED> instruction: 0x4614b510
    4444:	ldmib	r1, {r1, r4, r6, r7, r9, fp, sp, lr}^
    4448:	ldrbne	r0, [r3, ip, lsl #2]
    444c:	cdp2	0, 5, cr15, cr0, cr2, {1}
    4450:	bvs	fe8d50a4 <__assert_fail@plt+0xfe8d186c>
    4454:	andcs	fp, r1, #20, 30	; 0x50
    4458:	stmne	r0, {r9, sp}
    445c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4460:	andle	r2, r4, r1, lsl #22
    4464:	andsle	r2, r4, r2, lsl #22
    4468:	andcs	fp, r0, r3, asr r1
    446c:	ldmib	r4, {r4, r8, sl, fp, ip, sp, pc}^
    4470:	addsmi	r2, r9, #12, 6	; 0x30000000
    4474:	addsmi	fp, r0, #8, 30
    4478:	andcs	fp, r1, r4, lsr pc
    447c:	ldclt	0, cr2, [r0, #-0]
    4480:	movwcs	lr, #51668	; 0xc9d4
    4484:	svclt	0x0008428b
    4488:	svclt	0x00344282
    448c:	andcs	r2, r0, r1
    4490:	ldmib	r4, {r4, r8, sl, fp, ip, sp, pc}^
    4494:	addmi	r2, fp, #12, 6	; 0x30000000
    4498:	addmi	fp, r2, #6, 30
    449c:	andcs	r2, r0, r1
    44a0:	svclt	0x0000bd10
    44a4:	bvs	fe41ead8 <__assert_fail@plt+0xfe41b2a0>
    44a8:	blx	fec0afb0 <__assert_fail@plt+0xfec07778>
    44ac:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    44b0:	svclt	0x00004770
    44b4:	addlt	fp, r5, r0, lsr r5
    44b8:	stmdb	r4, {r2, sl, fp, sp, pc}
    44bc:	strbtmi	r0, [r9], -r3
    44c0:	stcls	8, cr9, [r3], {2}
    44c4:	andeq	lr, ip, r1, lsl #17
    44c8:	svclt	0x00084290
    44cc:	svclt	0x000842a3
    44d0:	andsle	r2, r4, r0
    44d4:			; <UNDEFINED> instruction: 0x461d4611
    44d8:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44dc:	vldr	d1, [pc, #400]	; 4674 <__assert_fail@plt+0xe3c>
    44e0:	vmla.f64	d6, d7, d10
    44e4:			; <UNDEFINED> instruction: 0xeeb84a90
    44e8:	vmls.f64	d7, d23, d23
    44ec:	vmov.f64	d0, #86	; 0x3eb00000  0.3437500
    44f0:	vsqrt.f64	d16, d0
    44f4:	svclt	0x004cfa10
    44f8:	rscscc	pc, pc, pc, asr #32
    44fc:	andlt	r2, r5, r1
    4500:	svclt	0x0000bd30
    4504:	andhi	pc, r0, pc, lsr #7
    4508:	stmda	r6!, {r0, r2, r4, r7, r9, sl, ip, lr, pc}
    450c:	cdpcc	14, 1, cr2, cr1, cr11, {0}
    4510:			; <UNDEFINED> instruction: 0x4614b570
    4514:	ldrdlt	r6, [r2], r2
    4518:	strbtmi	r2, [sp], -r1, lsl #20
    451c:	andeq	lr, r3, r5, lsl #17
    4520:	bcs	b8554 <__assert_fail@plt+0xb4d1c>
    4524:	orrlt	sp, sl, lr, lsl r0
    4528:	sbccs	r4, lr, #35840	; 0x8c00
    452c:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    4530:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4534:			; <UNDEFINED> instruction: 0xf7ff4478
    4538:	ldmib	r4, {r7, r8, fp, sp, lr, pc}^
    453c:	ldm	r5, {r2, r3, r8, r9, sp}
    4540:			; <UNDEFINED> instruction: 0xf7ff0003
    4544:	svceq	0x00c0ffb7
    4548:	ldcllt	0, cr11, [r0, #-8]!
    454c:	movwcs	lr, #51668	; 0xc9d4
    4550:	muleq	r3, r5, r8
    4554:			; <UNDEFINED> instruction: 0xffaef7ff
    4558:	svclt	0x00d42800
    455c:	andcs	r2, r1, r0
    4560:	ldcllt	0, cr11, [r0, #-8]!
    4564:	ldrmi	r9, [lr], -r0, lsl #16
    4568:			; <UNDEFINED> instruction: 0xf7ff6b21
    456c:	blvs	18be69c <__assert_fail@plt+0x18bae64>
    4570:	vldr	d9, [pc, #4]	; 457c <__assert_fail@plt+0xd44>
    4574:	bne	fe6df1b8 <__assert_fail@plt+0xfe6db980>
    4578:	bcc	fe43fd9c <__assert_fail@plt+0xfe43c564>
    457c:	blvc	ffa00064 <__assert_fail@plt+0xff9fc82c>
    4580:	bleq	1bfda4 <__assert_fail@plt+0x1bc56c>
    4584:	bleq	ff040060 <__assert_fail@plt+0xff03c828>
    4588:	blx	440154 <__assert_fail@plt+0x43c91c>
    458c:	ldrdcs	fp, [r0], -r8
    4590:	mcr	13, 0, sp, cr7, cr10, {6}
    4594:			; <UNDEFINED> instruction: 0xeeb86a90
    4598:	vcmpe.f64	d7, d23
    459c:	vsqrt.f64	d23, d0
    45a0:	svclt	0x00acfa10
    45a4:	andcs	r2, r0, r1
    45a8:	ldcllt	0, cr11, [r0, #-8]!
    45ac:	andhi	pc, r0, pc, lsr #7
    45b0:	stmda	r6!, {r0, r2, r4, r7, r9, sl, ip, lr, pc}
    45b4:	cdpcc	14, 1, cr2, cr1, cr11, {0}
    45b8:	andeq	r3, r2, r8, lsr r8
    45bc:	andeq	r3, r2, r6, lsl #5
    45c0:	andeq	r3, r2, r4, asr #6
    45c4:	stclvs	6, cr4, [r9], {8}
    45c8:	addlt	fp, r3, r0, lsl r4
    45cc:	teqcs	ip, #128, 24	; 0x8000
    45d0:	stm	r4, {r2, r3, r5, r6, r9, sl, lr}
    45d4:	andlt	r0, r3, r3
    45d8:	blmi	142754 <__assert_fail@plt+0x13ef1c>
    45dc:	svclt	0x0000e798
    45e0:	stclvs	6, cr4, [r9], {8}
    45e4:	addlt	fp, r3, r0, lsl r4
    45e8:			; <UNDEFINED> instruction: 0xf44f6c80
    45ec:	strbtmi	r4, [ip], -r3, lsr #7
    45f0:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    45f4:	andeq	lr, r3, r4, lsl #17
    45f8:			; <UNDEFINED> instruction: 0xf85db003
    45fc:	str	r4, [r7, r4, lsl #22]
    4600:	stclvs	6, cr4, [r9, #32]
    4604:	addlt	fp, r3, r0, lsl r4
    4608:	teqcs	ip, #128, 26	; 0x2000
    460c:	stm	r4, {r2, r3, r5, r6, r9, sl, lr}
    4610:	andlt	r0, r3, r3
    4614:	blmi	142790 <__assert_fail@plt+0x13ef58>
    4618:	svclt	0x0000e77a
    461c:	stclvs	6, cr4, [r9, #32]
    4620:	addlt	fp, r3, r0, lsl r4
    4624:			; <UNDEFINED> instruction: 0xf44f6d80
    4628:	strbtmi	r4, [ip], -r3, lsr #7
    462c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    4630:	andeq	lr, r3, r4, lsl #17
    4634:			; <UNDEFINED> instruction: 0xf85db003
    4638:	strb	r4, [r9, -r4, lsl #22]!
    463c:	stclvs	6, cr4, [r9, #-32]	; 0xffffffe0
    4640:	addlt	fp, r3, r0, lsl r4
    4644:	teqcs	ip, #0, 26
    4648:	stm	r4, {r2, r3, r5, r6, r9, sl, lr}
    464c:	andlt	r0, r3, r3
    4650:	blmi	1427cc <__assert_fail@plt+0x13ef94>
    4654:	svclt	0x0000e75c
    4658:	stclvs	6, cr4, [r9, #-32]	; 0xffffffe0
    465c:	addlt	fp, r3, r0, lsl r4
    4660:			; <UNDEFINED> instruction: 0xf44f6d00
    4664:	strbtmi	r4, [ip], -r3, lsr #7
    4668:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    466c:	andeq	lr, r3, r4, lsl #17
    4670:			; <UNDEFINED> instruction: 0xf85db003
    4674:	strb	r4, [fp, -r4, lsl #22]
    4678:	addlt	fp, r2, r0, lsr r4
    467c:	stclvs	12, cr6, [ip, #812]	; 0x32c
    4680:	blne	6df8a8 <__assert_fail@plt+0x6dc070>
    4684:	svclt	0x00486d8d
    4688:	msrpl	SPSR_fsx, #-1073741824	; 0xc0000000
    468c:	bl	fe82ea9c <__assert_fail@plt+0xfe82b264>
    4690:	svclt	0x00420005
    4694:	bicsne	pc, r6, #12582912	; 0xc00000
    4698:	rscscc	pc, pc, r0, lsl #2
    469c:	msrvs	CPSR_, #12582912	; 0xc00000
    46a0:	movweq	lr, #2509	; 0x9cd
    46a4:			; <UNDEFINED> instruction: 0x43a3f44f
    46a8:	andeq	lr, r3, r1, lsl r9
    46ac:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    46b0:	ldclt	0, cr11, [r0], #-8
    46b4:	svclt	0x0000e72c
    46b8:			; <UNDEFINED> instruction: 0x4614b570
    46bc:			; <UNDEFINED> instruction: 0x209cf8d2
    46c0:	strmi	r4, [lr], -r5, lsl #12
    46c4:			; <UNDEFINED> instruction: 0xf003b10a
    46c8:			; <UNDEFINED> instruction: 0xf8d4ffb1
    46cc:	ldrtmi	r2, [r1], -r0, lsr #1
    46d0:	pop	{r3, r5, r9, sl, lr}
    46d4:			; <UNDEFINED> instruction: 0xf0034070
    46d8:	svclt	0x0000bfa9
    46dc:	ldrdcs	pc, [r0], r2	; <UNPREDICTABLE>
    46e0:			; <UNDEFINED> instruction: 0xf003b508
    46e4:			; <UNDEFINED> instruction: 0xf080ffa3
    46e8:	sbclt	r0, r0, #1
    46ec:	svclt	0x0000bd08
    46f0:	addlt	fp, r5, r0, lsr r5
    46f4:	vstrcs	s12, [r0, #-852]	; 0xfffffcac
    46f8:	strmi	sp, [fp], -r5, asr #2
    46fc:			; <UNDEFINED> instruction: 0x46046a91
    4700:	stmdale	fp, {r2, r8, fp, sp}^
    4704:			; <UNDEFINED> instruction: 0xf001e8df
    4708:			; <UNDEFINED> instruction: 0x032f1b14
    470c:	ldcvs	0, cr0, [r9, #-208]	; 0xffffff30
    4710:	ldclvs	12, cr10, [fp, #-8]
    4714:	movwls	r9, #12546	; 0x3102
    4718:	ldm	r4, {r0, r1, r4, r6, r8, r9, fp, sp, lr}
    471c:	blvs	484730 <__assert_fail@plt+0x480ef8>
    4720:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    4724:	svclt	0x00d42800
    4728:	andcs	r2, r1, r0
    472c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4730:	stcge	12, cr6, [r2], {217}	; 0xd9
    4734:			; <UNDEFINED> instruction: 0x460b6c98
    4738:	andeq	lr, r3, r4, lsl #17
    473c:	ldmdbmi	sp, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4740:	andcs	r2, r0, r5, lsl #4
    4744:			; <UNDEFINED> instruction: 0xf7fe4479
    4748:			; <UNDEFINED> instruction: 0x4621edb6
    474c:	andcs	r9, r0, r1
    4750:			; <UNDEFINED> instruction: 0xffa4f003
    4754:	bls	4cb5c <__assert_fail@plt+0x49324>
    4758:	strmi	r4, [r8], -r3, lsl #12
    475c:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    4760:	andlt	r2, r5, r0
    4764:	ldcvs	13, cr11, [r9, #192]	; 0xc0
    4768:	ldclvs	12, cr10, [fp, #8]
    476c:	ldrb	r9, [r2, r2, lsl #2]
    4770:	vpadd.i8	d20, d0, d1
    4774:	ldmdbmi	r1, {r1, r6, r7, r9, sp}
    4778:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    477c:	tstcc	r0, #2030043136	; 0x79000000
    4780:			; <UNDEFINED> instruction: 0xf7ff4478
    4784:	blmi	3fe8f4 <__assert_fail@plt+0x3fb0bc>
    4788:	adcscs	pc, sp, #64, 4
    478c:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    4790:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4794:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    4798:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    479c:	vqdmulh.s<illegal width 8>	d20, d0, d12
    47a0:	stmdbmi	ip, {r0, r5, r6, r7, r9, sp}
    47a4:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    47a8:	tstcc	r0, #2030043136	; 0x79000000
    47ac:			; <UNDEFINED> instruction: 0xf7ff4478
    47b0:	svclt	0x0000e844
    47b4:	ldrdeq	r3, [r2], -ip
    47b8:	andeq	r3, r2, lr, ror #11
    47bc:	andeq	r3, r2, ip, lsr r0
    47c0:	andeq	r3, r2, r4, ror r0
    47c4:	ldrdeq	r3, [r2], -r8
    47c8:	andeq	r3, r2, r6, lsr #32
    47cc:	andeq	r3, r2, sl, lsr #32
    47d0:	andeq	r3, r2, r2, asr #11
    47d4:	andeq	r3, r2, r0, lsl r0
    47d8:	andeq	r3, r2, ip, lsr r0
    47dc:	mvnsmi	lr, #737280	; 0xb4000
    47e0:	svcmi	0x002d460d
    47e4:	blmi	b709f8 <__assert_fail@plt+0xb6d1c0>
    47e8:	ldrbtmi	r4, [pc], #-1542	; 47f0 <__assert_fail@plt+0xfb8>
    47ec:	stmiavs	r1!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}^
    47f0:	blcs	ba2824 <__assert_fail@plt+0xb9efec>
    47f4:	stmdavc	fp, {r0, r2, r8, ip, lr, pc}^
    47f8:	andcs	fp, r1, fp, lsl r9
    47fc:	pop	{r0, r1, ip, sp, pc}
    4800:	stmdbvc	r2!, {r4, r5, r6, r7, r8, r9, pc}
    4804:			; <UNDEFINED> instruction: 0x4615bb52
    4808:	strtmi	r6, [sl], -r0, lsr #18
    480c:	stcl	7, cr15, [r6], {254}	; 0xfe
    4810:	rscsle	r2, r2, r0, lsl #16
    4814:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4818:	ldrdls	pc, [r0], -r0
    481c:			; <UNDEFINED> instruction: 0xf1b94680
    4820:	eorsle	r0, r0, r2, lsl #30
    4824:	svceq	0x0015f1b9
    4828:	stccs	15, cr11, [r0, #-32]	; 0xffffffe0
    482c:	ldmdbmi	ip, {r5, ip, lr, pc}
    4830:	andcs	r2, r0, r5, lsl #4
    4834:			; <UNDEFINED> instruction: 0xf7fe4479
    4838:			; <UNDEFINED> instruction: 0x4631ed3e
    483c:	andcs	r9, r0, r1
    4840:			; <UNDEFINED> instruction: 0xff2cf003
    4844:	strbmi	r9, [r9], -r1, lsl #20
    4848:	andcs	r4, r0, r3, lsl #12
    484c:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    4850:	movwcs	r2, #4096	; 0x1000
    4854:	andlt	r6, r3, r3, ror #3
    4858:	mvnshi	lr, #12386304	; 0xbd0000
    485c:	vst2.8	{d6,d8}, [r3 :128], fp
    4860:			; <UNDEFINED> instruction: 0xf5b34370
    4864:	svclt	0x00144f80
    4868:	vst3.8	{d18,d20,d22}, [pc], r0
    486c:	strb	r7, [fp, r0, lsl #10]
    4870:	ldrdne	lr, [r3], -r4
    4874:	andvc	pc, r0, #1325400064	; 0x4f000000
    4878:	ldc	7, cr15, [r0], {254}	; 0xfe
    487c:	adcsle	r2, ip, r0, lsl #16
    4880:	ldrdls	pc, [r0], -r8
    4884:	blmi	1fe7d8 <__assert_fail@plt+0x1fafa0>
    4888:	blvc	fe61ac7c <__assert_fail@plt+0xfe617444>
    488c:	sbcle	r2, lr, r0, lsl #16
    4890:			; <UNDEFINED> instruction: 0xf8c82300
    4894:	ldr	r3, [r1, r0]!
    4898:	andeq	sl, r3, r6, lsr #9
    489c:			; <UNDEFINED> instruction: 0x000002b8
    48a0:	andeq	r3, r2, ip, lsl r0
    48a4:	ldrdeq	r0, [r0], -r4
    48a8:	svclt	0x009af000
    48ac:	stmdami	r4, {r0, r1, r8, r9, fp, lr}
    48b0:	ldmdapl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    48b4:			; <UNDEFINED> instruction: 0xf00068d8
    48b8:	svclt	0x0000bf93
    48bc:	andeq	sl, r3, r0, ror #7
    48c0:			; <UNDEFINED> instruction: 0x000002b8
    48c4:	addlt	fp, r3, r0, lsl #10
    48c8:	andls	r4, r0, r3, lsl r6
    48cc:	bvs	ff61f738 <__assert_fail@plt+0xff61bf00>
    48d0:			; <UNDEFINED> instruction: 0xf8924b04
    48d4:	ldrbtmi	r2, [fp], #-52	; 0xffffffcc
    48d8:	cdp2	0, 9, cr15, cr4, cr9, {0}
    48dc:	andlt	r2, r3, r1
    48e0:	blx	142a5e <__assert_fail@plt+0x13f226>
    48e4:	andeq	r7, r2, lr, lsl #31
    48e8:	svclt	0x00ecf7ff
    48ec:	strlt	r6, [r0, #-2769]	; 0xfffff52f
    48f0:	smlabbls	r1, r3, r0, fp
    48f4:	svc	0x0064f7fe
    48f8:	andcs	r9, r0, r1, lsl #18
    48fc:	svc	0x000cf7fe
    4900:	andlt	r2, r3, r1
    4904:	blx	142a82 <__assert_fail@plt+0x13f24a>
    4908:	svclt	0x00f0f7ff
    490c:	strmi	r4, [r1], -fp, lsl #12
    4910:			; <UNDEFINED> instruction: 0x4618b510
    4914:			; <UNDEFINED> instruction: 0xf0054614
    4918:	bvs	fe8834e4 <__assert_fail@plt+0xfe87fcac>
    491c:	ldc	7, cr15, [r2], {254}	; 0xfe
    4920:			; <UNDEFINED> instruction: 0xf080fab0
    4924:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    4928:	bvs	fe416134 <__assert_fail@plt+0xfe4128fc>
    492c:	andscs	fp, r0, #8, 10	; 0x2000000
    4930:	stc	7, cr15, [r2, #1016]	; 0x3f8
    4934:			; <UNDEFINED> instruction: 0xf080fab0
    4938:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    493c:	bvs	fe416148 <__assert_fail@plt+0xfe412910>
    4940:	andcs	fp, r0, #8, 10	; 0x2000000
    4944:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    4948:			; <UNDEFINED> instruction: 0xf080fab0
    494c:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    4950:	bvs	fe571e38 <__assert_fail@plt+0xfe56e600>
    4954:	blx	1840984 <__assert_fail@plt+0x183d14c>
    4958:			; <UNDEFINED> instruction: 0xf00a4604
    495c:			; <UNDEFINED> instruction: 0x4621fad1
    4960:			; <UNDEFINED> instruction: 0x46282210
    4964:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    4968:	strtmi	r4, [r0], -r3, lsl #12
    496c:			; <UNDEFINED> instruction: 0xf7fe461c
    4970:	blx	fed3fa38 <__assert_fail@plt+0xfed3c200>
    4974:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    4978:	svclt	0x0000bd38
    497c:	strlt	r6, [r8, #-2504]	; 0xfffff638
    4980:	svc	0x0042f7fe
    4984:			; <UNDEFINED> instruction: 0xf080fab0
    4988:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    498c:	strlt	r6, [r8, #-2440]	; 0xfffff678
    4990:	bl	ffac2990 <__assert_fail@plt+0xffabf158>
    4994:			; <UNDEFINED> instruction: 0xf080fab0
    4998:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    499c:	bvs	fe41edc8 <__assert_fail@plt+0xfe41b590>
    49a0:	vst3.8	{d11,d13,d15}, [r1], r8
    49a4:			; <UNDEFINED> instruction: 0xf5b34370
    49a8:	svclt	0x000c4f80
    49ac:			; <UNDEFINED> instruction: 0x2328232c
    49b0:	ldrmi	r2, [sl], #-2049	; 0xfffff7ff
    49b4:	andle	r6, lr, r3, asr r8
    49b8:	tstle	r6, r2, lsl #16
    49bc:	andeq	pc, fp, r1, asr #7
    49c0:	blx	fec0b4c8 <__assert_fail@plt+0xfec07c90>
    49c4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    49c8:	ldmdblt	r8, {r3, r8, sl, fp, ip, sp, pc}^
    49cc:	svclt	0x000c438b
    49d0:	andcs	r2, r0, r1
    49d4:	blcs	33dfc <__assert_fail@plt+0x305c4>
    49d8:	andsmi	sp, r9, #246	; 0xf6
    49dc:	andcs	fp, r1, r4, lsl pc
    49e0:	stclt	0, cr2, [r8, #-0]
    49e4:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    49e8:	andcs	r4, r1, #114688	; 0x1c000
    49ec:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    49f0:	movwcs	fp, #1288	; 0x508
    49f4:	ldmib	r0, {r3, fp, ip, lr}^
    49f8:			; <UNDEFINED> instruction: 0xf7fe1003
    49fc:	blx	fec3f9dc <__assert_fail@plt+0xfec3c1a4>
    4a00:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4a04:	svclt	0x0000bd08
    4a08:	andeq	sl, r3, r2, lsr #5
    4a0c:			; <UNDEFINED> instruction: 0x000002b8
    4a10:	andcs	r4, r4, #114688	; 0x1c000
    4a14:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    4a18:	movwcs	fp, #1288	; 0x508
    4a1c:	ldmib	r0, {r3, fp, ip, lr}^
    4a20:			; <UNDEFINED> instruction: 0xf7fe1003
    4a24:	blx	fec3f9b4 <__assert_fail@plt+0xfec3c17c>
    4a28:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4a2c:	svclt	0x0000bd08
    4a30:	andeq	sl, r3, sl, ror r2
    4a34:			; <UNDEFINED> instruction: 0x000002b8
    4a38:	andcs	r4, r2, #114688	; 0x1c000
    4a3c:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    4a40:	movwcs	fp, #1288	; 0x508
    4a44:	ldmib	r0, {r3, fp, ip, lr}^
    4a48:			; <UNDEFINED> instruction: 0xf7fe1003
    4a4c:	blx	fec3f98c <__assert_fail@plt+0xfec3c154>
    4a50:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4a54:	svclt	0x0000bd08
    4a58:	andeq	sl, r3, r2, asr r2
    4a5c:			; <UNDEFINED> instruction: 0x000002b8
    4a60:			; <UNDEFINED> instruction: 0xf003b508
    4a64:	blmi	103000 <__assert_fail@plt+0xff7c8>
    4a68:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    4a6c:	ldmibvs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}^
    4a70:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    4a74:	andeq	sl, r3, r6, lsr #4
    4a78:			; <UNDEFINED> instruction: 0x000002b8
    4a7c:	addlt	fp, r5, r0, lsr r5
    4a80:	andls	r4, r3, r5, lsl r6
    4a84:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    4a88:	stmdbls	r3, {r8, r9, sp}
    4a8c:	bvs	fea162a4 <__assert_fail@plt+0xfea12a6c>
    4a90:	movwls	r4, #1570	; 0x622
    4a94:	ldc2	0, cr15, [ip], {31}
    4a98:	blx	fec0b6a0 <__assert_fail@plt+0xfec07e68>
    4a9c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4aa0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4aa4:	blcs	5f4f8 <__assert_fail@plt+0x5bcc0>
    4aa8:	blcs	b8ac0 <__assert_fail@plt+0xb5288>
    4aac:	cmnlt	fp, sl, lsl r0
    4ab0:	ldrbmi	r2, [r0, -r0]!
    4ab4:	ldmib	r2, {r0, r1, r3, r6, r7, r8, fp, sp, lr}^
    4ab8:	ldrmi	r0, [sl], -ip, lsl #2
    4abc:	addmi	r2, fp, #0, 6
    4ac0:	addmi	fp, r2, #8, 30
    4ac4:	andcs	fp, r1, r4, lsr pc
    4ac8:	ldrbmi	r2, [r0, -r0]!
    4acc:	ldmib	r2, {r0, r1, r3, r6, r7, r8, fp, sp, lr}^
    4ad0:	ldrmi	r0, [sl], -ip, lsl #2
    4ad4:	addsmi	r2, r9, #0, 6
    4ad8:	addsmi	fp, r0, #8, 30
    4adc:	andcs	fp, r1, r4, lsr pc
    4ae0:	ldrbmi	r2, [r0, -r0]!
    4ae4:	ldmib	r2, {r0, r1, r3, r6, r7, r8, fp, sp, lr}^
    4ae8:	ldrmi	r0, [sl], -ip, lsl #2
    4aec:	addsmi	r2, r9, #0, 6
    4af0:	addsmi	fp, r0, #6, 30
    4af4:	andcs	r2, r0, r1
    4af8:	svclt	0x00004770
    4afc:	blcs	5f550 <__assert_fail@plt+0x5bd18>
    4b00:	blcs	b8b18 <__assert_fail@plt+0xb52e0>
    4b04:	cmnlt	fp, sl, lsl r0
    4b08:	ldrbmi	r2, [r0, -r0]!
    4b0c:	ldmib	r2, {r0, r1, r3, r6, r8, fp, sp, lr}^
    4b10:	ldrmi	r0, [sl], -ip, lsl #2
    4b14:	addmi	r2, fp, #0, 6
    4b18:	addmi	fp, r2, #8, 30
    4b1c:	andcs	fp, r1, r4, lsr pc
    4b20:	ldrbmi	r2, [r0, -r0]!
    4b24:	ldmib	r2, {r0, r1, r3, r6, r8, fp, sp, lr}^
    4b28:	ldrmi	r0, [sl], -ip, lsl #2
    4b2c:	addsmi	r2, r9, #0, 6
    4b30:	addsmi	fp, r0, #8, 30
    4b34:	andcs	fp, r1, r4, lsr pc
    4b38:	ldrbmi	r2, [r0, -r0]!
    4b3c:	ldmib	r2, {r0, r1, r3, r6, r8, fp, sp, lr}^
    4b40:	ldrmi	r0, [sl], -ip, lsl #2
    4b44:	addsmi	r2, r9, #0, 6
    4b48:	addsmi	fp, r0, #6, 30
    4b4c:	andcs	r2, r0, r1
    4b50:	svclt	0x00004770
    4b54:	blcs	5f5a8 <__assert_fail@plt+0x5bd70>
    4b58:	blcs	b8b70 <__assert_fail@plt+0xb5338>
    4b5c:	cmnlt	fp, sl, lsl r0
    4b60:	ldrbmi	r2, [r0, -r0]!
    4b64:	ldmib	r2, {r0, r1, r3, r7, r8, fp, sp, lr}^
    4b68:	ldrmi	r0, [sl], -ip, lsl #2
    4b6c:	addmi	r2, fp, #0, 6
    4b70:	addmi	fp, r2, #8, 30
    4b74:	andcs	fp, r1, r4, lsr pc
    4b78:	ldrbmi	r2, [r0, -r0]!
    4b7c:	ldmib	r2, {r0, r1, r3, r7, r8, fp, sp, lr}^
    4b80:	ldrmi	r0, [sl], -ip, lsl #2
    4b84:	addsmi	r2, r9, #0, 6
    4b88:	addsmi	fp, r0, #8, 30
    4b8c:	andcs	fp, r1, r4, lsr pc
    4b90:	ldrbmi	r2, [r0, -r0]!
    4b94:	ldmib	r2, {r0, r1, r3, r7, r8, fp, sp, lr}^
    4b98:	ldrmi	r0, [sl], -ip, lsl #2
    4b9c:	addsmi	r2, r9, #0, 6
    4ba0:	addsmi	fp, r0, #6, 30
    4ba4:	andcs	r2, r0, r1
    4ba8:	svclt	0x00004770
    4bac:			; <UNDEFINED> instruction: 0x0118e9d1
    4bb0:	b	1431fd8 <__assert_fail@plt+0x142e7a0>
    4bb4:	eorle	r0, r1, r1, lsl #6
    4bb8:	blcs	5f60c <__assert_fail@plt+0x5bdd4>
    4bbc:	blcs	b8bd4 <__assert_fail@plt+0xb539c>
    4bc0:	cmplt	r3, r4, lsl r0
    4bc4:	stclt	0, cr2, [r8, #-0]
    4bc8:	movwcs	lr, #51666	; 0xc9d2
    4bcc:	svclt	0x00084299
    4bd0:	svclt	0x00344290
    4bd4:	andcs	r2, r0, r1
    4bd8:	ldmib	r2, {r3, r8, sl, fp, ip, sp, pc}^
    4bdc:	addmi	r2, fp, #12, 6	; 0x30000000
    4be0:	addmi	fp, r2, #8, 30
    4be4:	andcs	fp, r1, r4, lsr pc
    4be8:	stclt	0, cr2, [r8, #-0]
    4bec:	movwcs	lr, #51666	; 0xc9d2
    4bf0:	svclt	0x0006428b
    4bf4:	andcs	r4, r1, r2, lsl #5
    4bf8:	stclt	0, cr2, [r8, #-0]
    4bfc:	vqdmulh.s<illegal width 8>	d20, d0, d5
    4c00:	stmdbmi	r5, {r0, r3, r4, r5, r9, sp}
    4c04:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    4c08:			; <UNDEFINED> instruction: 0x33204479
    4c0c:			; <UNDEFINED> instruction: 0xf7fe4478
    4c10:	svclt	0x0000ee14
    4c14:	andeq	r3, r2, r2, ror #2
    4c18:			; <UNDEFINED> instruction: 0x00022bb0
    4c1c:	andeq	r2, r2, r8, asr ip
    4c20:	strlt	r4, [r8, #-2576]	; 0xfffff5f0
    4c24:	blmi	415e14 <__assert_fail@plt+0x4125dc>
    4c28:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c2c:	blmi	3f11c0 <__assert_fail@plt+0x3ed988>
    4c30:	ldmdbvc	r3, {r1, r4, r6, r7, fp, ip, lr}
    4c34:	teqlt	r9, r3, asr r1
    4c38:	vst2.8	{d6,d8}, [r3], fp
    4c3c:			; <UNDEFINED> instruction: 0xf5b34370
    4c40:	svclt	0x00044f80
    4c44:	ldrvc	r2, [r3], -r1, lsl #6
    4c48:	stclt	0, cr2, [r8, #-4]
    4c4c:	vqdmulh.s<illegal width 8>	d20, d0, d8
    4c50:	stmdbmi	r8, {r0, r1, r3, r4, r7, r9, ip, sp}
    4c54:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    4c58:			; <UNDEFINED> instruction: 0x332c4479
    4c5c:			; <UNDEFINED> instruction: 0xf7fe4478
    4c60:	svclt	0x0000edec
    4c64:	andeq	sl, r3, ip, rrx
    4c68:	ldrdeq	r0, [r0], -r4
    4c6c:			; <UNDEFINED> instruction: 0x000002b8
    4c70:	andeq	r3, r2, r2, lsl r1
    4c74:	andeq	r2, r2, r0, ror #22
    4c78:	andeq	r2, r2, r0, lsr #24
    4c7c:	blmi	8b20a4 <__assert_fail@plt+0x8ae86c>
    4c80:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
    4c84:	ldmdbvc	r8, {r0, r1, r3, r4, fp, ip, lr}^
    4c88:	ldmvs	r8, {r3, r4, r7, r8, r9, ip, sp, pc}
    4c8c:	ldmdbvc	fp, {r3, r5, r7, r8, ip, sp, pc}
    4c90:			; <UNDEFINED> instruction: 0xf400bb3b
    4c94:			; <UNDEFINED> instruction: 0xf5b04070
    4c98:	eorle	r4, r8, r0, asr #31
    4c9c:			; <UNDEFINED> instruction: 0xf5b0d80e
    4ca0:	eorle	r5, r0, r0, lsl #30
    4ca4:	svcmi	0x0080f5b0
    4ca8:	movwcs	fp, #12040	; 0x2f08
    4cac:			; <UNDEFINED> instruction: 0xf5b0d00e
    4cb0:	svclt	0x00085f80
    4cb4:	andle	r2, r9, r5, lsl #6
    4cb8:	stclt	0, cr2, [r8, #-0]
    4cbc:	svcmi	0x0020f5b0
    4cc0:			; <UNDEFINED> instruction: 0xf5b0d013
    4cc4:	svclt	0x00084f40
    4cc8:	tstle	r3, r6, lsl #6
    4ccc:			; <UNDEFINED> instruction: 0xf892441a
    4cd0:	stclt	0, cr0, [r8, #-160]	; 0xffffff60
    4cd4:	svcmi	0x0000f5b0
    4cd8:	movwcs	fp, #16136	; 0x3f08
    4cdc:	strdcs	sp, [r0], -r6
    4ce0:	stmdbvs	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4ce4:	movwcs	lr, #6101	; 0x17d5
    4ce8:	movwcs	lr, #18416	; 0x47f0
    4cec:	movwcs	lr, #2030	; 0x7ee
    4cf0:	blmi	1feca8 <__assert_fail@plt+0x1fb470>
    4cf4:	andsmi	pc, r7, #64, 4
    4cf8:	stmdami	r7, {r1, r2, r8, fp, lr}
    4cfc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4d00:	ldrbtmi	r3, [r8], #-824	; 0xfffffcc8
    4d04:	ldc	7, cr15, [r8, #1016]	; 0x3f8
    4d08:	andeq	sl, r3, lr
    4d0c:			; <UNDEFINED> instruction: 0x000002b8
    4d10:	andeq	r3, r2, ip, rrx
    4d14:			; <UNDEFINED> instruction: 0x00022aba
    4d18:	andeq	r2, r2, sl, lsl #23
    4d1c:	bvs	ff456550 <__assert_fail@plt+0xff452d18>
    4d20:	addlt	fp, r2, r0, lsl r5
    4d24:	ldmib	r3, {r0, r4, r5, r6, r8, fp, ip, sp, pc}^
    4d28:			; <UNDEFINED> instruction: 0x466c0112
    4d2c:	movwcs	lr, #51666	; 0xc9d2
    4d30:	andeq	lr, r3, r4, lsl #17
    4d34:	blx	fefc2d3a <__assert_fail@plt+0xfefbf502>
    4d38:	svclt	0x00d42800
    4d3c:	andcs	r2, r1, r0
    4d40:	ldclt	0, cr11, [r0, #-8]
    4d44:	rsccs	r4, sl, #4, 22	; 0x1000
    4d48:	stmdami	r5, {r2, r8, fp, lr}
    4d4c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4d50:	ldrbtmi	r3, [r8], #-836	; 0xfffffcbc
    4d54:	ldcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    4d58:	andeq	r3, r2, ip, lsl r0
    4d5c:	andeq	r2, r2, sl, ror #20
    4d60:	andeq	r2, r2, lr, ror #20
    4d64:	bvs	ff456598 <__assert_fail@plt+0xff452d60>
    4d68:	addlt	fp, r2, r0, lsl r5
    4d6c:	ldmib	r3, {r0, r4, r5, r6, r8, fp, ip, sp, pc}^
    4d70:			; <UNDEFINED> instruction: 0x466c0116
    4d74:	movwcs	lr, #51666	; 0xc9d2
    4d78:	andeq	lr, r3, r4, lsl #17
    4d7c:	blx	fe6c2d82 <__assert_fail@plt+0xfe6bf54a>
    4d80:	svclt	0x00d42800
    4d84:	andcs	r2, r1, r0
    4d88:	ldclt	0, cr11, [r0, #-8]
    4d8c:	vqdmulh.s<illegal width 8>	d20, d0, d5
    4d90:	stmdbmi	r5, {r0, r1, r3, r9, ip}
    4d94:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    4d98:	cmpcc	r0, #2030043136	; 0x79000000
    4d9c:			; <UNDEFINED> instruction: 0xf7fe4478
    4da0:	svclt	0x0000ed4c
    4da4:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    4da8:	andeq	r2, r2, r0, lsr #20
    4dac:	andeq	r2, r2, r4, lsr #20
    4db0:	bvs	ff4565e4 <__assert_fail@plt+0xff452dac>
    4db4:	addlt	fp, r2, r0, lsl r5
    4db8:	ldmib	r3, {r0, r4, r5, r6, r8, fp, ip, sp, pc}^
    4dbc:			; <UNDEFINED> instruction: 0x466c0114
    4dc0:	movwcs	lr, #51666	; 0xc9d2
    4dc4:	andeq	lr, r3, r4, lsl #17
    4dc8:	blx	1d42dce <__assert_fail@plt+0x1d3f596>
    4dcc:	svclt	0x00d42800
    4dd0:	andcs	r2, r1, r0
    4dd4:	ldclt	0, cr11, [r0, #-8]
    4dd8:	vqdmulh.s<illegal width 8>	d20, d0, d5
    4ddc:	stmdbmi	r5, {r0, r1, r4, r5, r7, r9, sp}
    4de0:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    4de4:	cmpcc	ip, #2030043136	; 0x79000000
    4de8:			; <UNDEFINED> instruction: 0xf7fe4478
    4dec:	svclt	0x0000ed26
    4df0:	andeq	r2, r2, r6, lsl #31
    4df4:	ldrdeq	r2, [r2], -r4
    4df8:	ldrdeq	r2, [r2], -r8
    4dfc:			; <UNDEFINED> instruction: 0x4614b570
    4e00:			; <UNDEFINED> instruction: 0x209cf8d2
    4e04:	strmi	r4, [lr], -r5, lsl #12
    4e08:			; <UNDEFINED> instruction: 0xf003b112
    4e0c:	ldmdblt	r8!, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
    4e10:	ldrdcs	pc, [r0], r4	; <UNPREDICTABLE>
    4e14:			; <UNDEFINED> instruction: 0x46284631
    4e18:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4e1c:	stclt	0, cr15, [r6], {3}
    4e20:	svclt	0x0000bd70
    4e24:	mvnsmi	lr, #737280	; 0xb4000
    4e28:	vstrmi.16	s13, [fp, #-22]	; 0xffffffea	; <UNPREDICTABLE>
    4e2c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4e30:	svcmi	0x0080f5b3
    4e34:	andsle	r4, r0, sp, ror r4
    4e38:	svcmi	0x0000f5b3
    4e3c:			; <UNDEFINED> instruction: 0xf04fbf18
    4e40:	tstle	r7, r0, lsl #16
    4e44:	movwcs	lr, #51665	; 0xc9d1
    4e48:	svclt	0x000c4313
    4e4c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e50:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e54:	pop	{r6, r9, sl, lr}
    4e58:			; <UNDEFINED> instruction: 0x460483f8
    4e5c:	bl	1fc2e5c <__assert_fail@plt+0x1fbf624>
    4e60:			; <UNDEFINED> instruction: 0xf04f4b3e
    4e64:	vst2.8	{d16,d18}, [pc], r0
    4e68:	vrshr.s64	d20, d2, #64
    4e6c:			; <UNDEFINED> instruction: 0xf8c0020a
    4e70:	strmi	r9, [r6], -r0
    4e74:	ldmib	r7, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}^
    4e78:			; <UNDEFINED> instruction: 0xf7fe1003
    4e7c:			; <UNDEFINED> instruction: 0xf1b0eb64
    4e80:	blle	c46e88 <__assert_fail@plt+0xc43650>
    4e84:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    4e88:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4e8c:			; <UNDEFINED> instruction: 0xf8c6d052
    4e90:			; <UNDEFINED> instruction: 0xf7fe9000
    4e94:	strmi	lr, [r3], -lr, lsr #24
    4e98:	eorsle	r2, r5, r0, lsl #16
    4e9c:	strtmi	r7, [r8], -r2, asr #25
    4ea0:	tstle	r5, lr, lsr #20
    4ea4:	bcs	24314 <__assert_fail@plt+0x20adc>
    4ea8:	bhi	fe6f927c <__assert_fail@plt+0xfe6f5a44>
    4eac:	rscsle	r2, r0, lr, lsr #22
    4eb0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4eb4:	ldrdls	pc, [r0], -r6
    4eb8:	svceq	0x0000f1b9
    4ebc:	strtmi	sp, [r8], -r7, lsr #2
    4ec0:	ldc	7, cr15, [ip], {254}	; 0xfe
    4ec4:	sbcle	r2, r5, r0, lsl #16
    4ec8:	strbmi	r4, [r8], -r1, lsr #12
    4ecc:			; <UNDEFINED> instruction: 0xf0036835
    4ed0:	bmi	903e6c <__assert_fail@plt+0x900634>
    4ed4:	ldrbtmi	r4, [sl], #-1736	; 0xfffff938
    4ed8:	strmi	r4, [r3], -r9, lsr #12
    4edc:			; <UNDEFINED> instruction: 0xf7fe4648
    4ee0:	movwcs	lr, #6810	; 0x1a9a
    4ee4:			; <UNDEFINED> instruction: 0xe7b561fb
    4ee8:	strbmi	r4, [r8], -r1, lsr #12
    4eec:			; <UNDEFINED> instruction: 0xf0036835
    4ef0:	bmi	743e4c <__assert_fail@plt+0x740614>
    4ef4:	ldrbtmi	r4, [sl], #-1736	; 0xfffff938
    4ef8:	strmi	r4, [r3], -r9, lsr #12
    4efc:			; <UNDEFINED> instruction: 0xf7fe4648
    4f00:	movwcs	lr, #6794	; 0x1a8a
    4f04:			; <UNDEFINED> instruction: 0xe7a561fb
    4f08:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4f0c:			; <UNDEFINED> instruction: 0x4621e7d2
    4f10:			; <UNDEFINED> instruction: 0xf0032000
    4f14:	bmi	543e28 <__assert_fail@plt+0x5405f0>
    4f18:			; <UNDEFINED> instruction: 0xf04f4649
    4f1c:	ldrbtmi	r0, [sl], #-2048	; 0xfffff800
    4f20:	andcs	r4, r0, r3, lsl #12
    4f24:	b	1dc2f24 <__assert_fail@plt+0x1dbf6ec>
    4f28:	movwcs	r4, #5672	; 0x1628
    4f2c:			; <UNDEFINED> instruction: 0xf7fe61fb
    4f30:	str	lr, [pc, r6, ror #24]
    4f34:	ldmdavs	r6!, {r0, r5, r9, sl, lr}
    4f38:	blx	fec40f4e <__assert_fail@plt+0xfec3d716>
    4f3c:	ldrtmi	r4, [r1], -fp, lsl #20
    4f40:			; <UNDEFINED> instruction: 0x4603447a
    4f44:			; <UNDEFINED> instruction: 0xf7fe4628
    4f48:	strbmi	lr, [r0], -r6, ror #20
    4f4c:	strtmi	r2, [r8], r1, lsl #6
    4f50:			; <UNDEFINED> instruction: 0xf7fe61fb
    4f54:	ldrb	lr, [sp, -r8, asr #24]!
    4f58:	andeq	r9, r3, ip, asr lr
    4f5c:			; <UNDEFINED> instruction: 0x000002b8
    4f60:	andeq	r6, r2, lr, ror #6
    4f64:	andeq	r6, r2, lr, asr #6
    4f68:	andeq	r6, r2, r6, lsr #6
    4f6c:	andeq	r6, r2, r4, lsl #6
    4f70:	push	{r3, r4, r8, r9, fp, lr}
    4f74:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    4f78:			; <UNDEFINED> instruction: 0x46074c17
    4f7c:	ldrmi	r4, [r6], -sp, lsl #12
    4f80:	andhi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    4f84:	ldrdne	lr, [r3], -r8
    4f88:	stc2l	0, cr15, [r2, #36]!	; 0x24
    4f8c:	orrlt	r4, r0, r4, lsl #12
    4f90:	strtmi	r2, [r1], -r0, lsl #28
    4f94:	svclt	0x00146828
    4f98:	andcs	r2, r0, #16, 4
    4f9c:	b	1342f9c <__assert_fail@plt+0x133f764>
    4fa0:			; <UNDEFINED> instruction: 0xf580fab0
    4fa4:			; <UNDEFINED> instruction: 0xf7fe4620
    4fa8:	stmdbeq	sp!, {r2, r4, r8, fp, sp, lr, pc}^
    4fac:	pop	{r3, r5, r9, sl, lr}
    4fb0:			; <UNDEFINED> instruction: 0xf7fe81f0
    4fb4:			; <UNDEFINED> instruction: 0x4639ead4
    4fb8:	stmdavs	r0, {r0, r2, r5, r9, sl, lr}
    4fbc:	blx	fe340fd2 <__assert_fail@plt+0xfe33d79a>
    4fc0:	movwcs	r4, #5664	; 0x1620
    4fc4:	andscc	pc, ip, r8, asr #17
    4fc8:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fcc:	pop	{r3, r5, r9, sl, lr}
    4fd0:	svclt	0x000081f0
    4fd4:	andeq	r9, r3, sl, lsl sp
    4fd8:			; <UNDEFINED> instruction: 0x000002b8
    4fdc:	vst2.8	{d6,d8}, [r3], fp
    4fe0:			; <UNDEFINED> instruction: 0xf5b34370
    4fe4:	andle	r4, r1, r0, lsr #30
    4fe8:	ldrbmi	r2, [r0, -r0]!
    4fec:	msreq	CPSR_f, r2, lsl #2
    4ff0:	ldr	r2, [sp, r1, lsl #4]!
    4ff4:	vst2.8	{d6,d8}, [r3], fp
    4ff8:			; <UNDEFINED> instruction: 0xf5b34370
    4ffc:	andle	r4, r1, r0, lsr #30
    5000:	ldrbmi	r2, [r0, -r0]!
    5004:	msreq	CPSR_f, r2, lsl #2
    5008:	ldr	r2, [r1, r0, lsl #4]!
    500c:	addlt	fp, r4, r0, ror r5
    5010:			; <UNDEFINED> instruction: 0x460d4c18
    5014:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    5018:	cdpmi	0, 1, cr9, cr8, cr3, {0}
    501c:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}
    5020:			; <UNDEFINED> instruction: 0xf9c2f014
    5024:	ldmdbmi	r6, {r2, r5, r7, r8, fp, ip, lr}
    5028:	andcs	r2, r0, r5, lsl #4
    502c:	stmdavs	r6!, {r0, r3, r4, r5, r6, sl, lr}
    5030:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5034:	tstcs	r1, r3, lsl #22
    5038:	strmi	r9, [r2], -r0, lsl #10
    503c:			; <UNDEFINED> instruction: 0xf7fe4630
    5040:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    5044:	stmdavs	r0!, {r0, r1, r2, r8, r9, fp, ip, lr, pc}
    5048:			; <UNDEFINED> instruction: 0xf9aef014
    504c:	pop	{r2, ip, sp, pc}
    5050:			; <UNDEFINED> instruction: 0xf0134070
    5054:			; <UNDEFINED> instruction: 0xf7febf6f
    5058:	stmdbmi	sl, {r1, r7, r9, fp, sp, lr, pc}
    505c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5060:	andcs	r6, r0, r4, lsl #16
    5064:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5068:	strmi	r4, [r2], -r1, lsr #12
    506c:			; <UNDEFINED> instruction: 0xf7fe2001
    5070:	svclt	0x0000e9d2
    5074:	andeq	r9, r3, sl, ror ip
    5078:	andeq	r0, r0, r0, lsr #6
    507c:	andeq	r0, r0, r4, ror #5
    5080:	andeq	r2, r2, r0, ror r8
    5084:	andeq	r2, r2, r2, asr r8
    5088:			; <UNDEFINED> instruction: 0x4615b570
    508c:	ldrdcs	pc, [r4], r2
    5090:	strmi	r4, [lr], -r4, lsl #12
    5094:	ldmdavs	r0, {r0, r9, sl, lr}
    5098:			; <UNDEFINED> instruction: 0xffb8f7ff
    509c:			; <UNDEFINED> instruction: 0xbd70b900
    50a0:	ldrtmi	r4, [r1], -sl, lsr #12
    50a4:	pop	{r5, r9, sl, lr}
    50a8:			; <UNDEFINED> instruction: 0xf0004070
    50ac:	svclt	0x0000bb99
    50b0:			; <UNDEFINED> instruction: 0x4614b570
    50b4:	ldrdcs	pc, [r4], r2
    50b8:	cfmadd32mi	mvax0, mvfx4, mvfx8, mvfx13
    50bc:	ldmdavs	r0, {r0, r9, sl, lr}
    50c0:			; <UNDEFINED> instruction: 0xf7ff447e
    50c4:	stmdblt	r0, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    50c8:	blmi	174690 <__assert_fail@plt+0x170e58>
    50cc:	strtmi	r4, [r9], -r2, lsr #12
    50d0:	pop	{r0, r1, r4, r5, r6, r7, fp, ip, lr}
    50d4:	ldmvs	r8, {r4, r5, r6, lr}^
    50d8:	bllt	fe0c10e0 <__assert_fail@plt+0xfe0bd8a8>
    50dc:	ldrdeq	r9, [r3], -r0
    50e0:			; <UNDEFINED> instruction: 0x000002b8
    50e4:	mvnsmi	lr, #737280	; 0xb4000
    50e8:	ldmib	r1, {r2, r3, r9, sl, lr}^
    50ec:			; <UNDEFINED> instruction: 0x46156718
    50f0:	b	1597548 <__assert_fail@plt+0x1593d10>
    50f4:	ldrbtmi	r0, [r9], #-775	; 0xfffffcf9
    50f8:	ldmib	r2, {r3, ip, lr, pc}^
    50fc:	addsmi	r2, pc, #671088640	; 0x28000000
    5100:	addsmi	fp, r6, #8, 30
    5104:	andcs	sp, r0, r2
    5108:	mvnshi	lr, #12386304	; 0xbd0000
    510c:	strtmi	r4, [r2], -lr, lsl #22
    5110:	ldmvs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}^
    5114:	ldc2	0, cr15, [r0], #8
    5118:	mvnsle	r2, r0, lsl #16
    511c:	ldmdbhi	r8, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    5120:			; <UNDEFINED> instruction: 0x670ae9d5
    5124:	svclt	0x000845b9
    5128:	strhle	r4, [sp, #80]!	; 0x50
    512c:	ldrdeq	lr, [r0, -r4]
    5130:	movwcs	lr, #51669	; 0xc9d5
    5134:	svclt	0x00064299
    5138:	mulcs	r1, r0, r2
    513c:	ldmfd	sp!, {sp}
    5140:	svclt	0x000083f8
    5144:	muleq	r3, sl, fp
    5148:			; <UNDEFINED> instruction: 0x000002b8
    514c:	mvnsmi	lr, #737280	; 0xb4000
    5150:	bmi	a569b0 <__assert_fail@plt+0xa53178>
    5154:	blmi	a713d0 <__assert_fail@plt+0xa6db98>
    5158:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    515c:	stcmi	6, cr4, [r8], #-544	; 0xfffffde0
    5160:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    5164:	tstls	fp, #1769472	; 0x1b0000
    5168:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    516c:			; <UNDEFINED> instruction: 0xff6cf002
    5170:	blmi	933df8 <__assert_fail@plt+0x9305c0>
    5174:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    5178:	ldrtmi	r4, [r8], -pc, ror #12
    517c:	ldc2l	0, cr15, [sl], #-8
    5180:	ldrtmi	r4, [r9], -r1, lsr #22
    5184:	stmiavs	r0!, {r2, r5, r6, r7, fp, ip, lr}^
    5188:	bicslt	r4, r8, r8, asr #15
    518c:			; <UNDEFINED> instruction: 0xff5cf002
    5190:			; <UNDEFINED> instruction: 0xf7fe4607
    5194:			; <UNDEFINED> instruction: 0xb32fe9e4
    5198:	svccs	0x00026807
    519c:	strtmi	sp, [r9], -r4, lsr #32
    51a0:			; <UNDEFINED> instruction: 0xf0032000
    51a4:	bmi	683b98 <__assert_fail@plt+0x680360>
    51a8:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    51ac:	andcs	r4, r0, r3, lsl #12
    51b0:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51b4:	andcs	r2, r0, r1, lsl #6
    51b8:	and	r6, r8, r3, ror #3
    51bc:			; <UNDEFINED> instruction: 0xf8544b14
    51c0:	ldrb	r9, [r9, r3]
    51c4:			; <UNDEFINED> instruction: 0x46394632
    51c8:			; <UNDEFINED> instruction: 0xf7ff4628
    51cc:	bmi	484730 <__assert_fail@plt+0x480ef8>
    51d0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    51d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    51d8:	subsmi	r9, sl, fp, lsl fp
    51dc:	andslt	sp, sp, sl, lsl #2
    51e0:	mvnshi	lr, #12386304	; 0xbd0000
    51e4:	ldrb	r6, [sl, r7, lsl #16]
    51e8:			; <UNDEFINED> instruction: 0x46414632
    51ec:			; <UNDEFINED> instruction: 0xf7ff4628
    51f0:	strb	pc, [ip, r5, asr #26]!	; <UNPREDICTABLE>
    51f4:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51f8:	andeq	r9, r3, r6, lsr fp
    51fc:			; <UNDEFINED> instruction: 0x000002b4
    5200:	andeq	r9, r3, lr, lsr #22
    5204:	andeq	r0, r0, r4, lsl #6
    5208:			; <UNDEFINED> instruction: 0x000002b8
    520c:	muleq	r2, sl, r0
    5210:	andeq	r0, r0, r4, lsr r3
    5214:			; <UNDEFINED> instruction: 0x00039abe
    5218:	addlt	fp, r4, r0, ror r5
    521c:	strmi	r4, [r6], -r3, lsr #24
    5220:	ldrbtmi	r4, [ip], #-2339	; 0xfffff6dd
    5224:	fstmdbxmi	r4!, {d4-d20}	;@ Deprecated
    5228:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
    522c:	stmdavs	r9, {r0, r1, r5, sl, fp, lr}
    5230:			; <UNDEFINED> instruction: 0xf04f9103
    5234:	ldrmi	r0, [r1], -r0, lsl #2
    5238:	ldmdbpl	r8, {r1, r9, fp, sp, pc}^
    523c:	ldmdbpl	ip, {r0, r2, r3, r9, sl, lr}
    5240:	stcvs	8, cr6, [r3], #-772	; 0xfffffcfc
    5244:	ldrmi	r6, [r8, r0, lsl #18]
    5248:	blle	54f250 <__assert_fail@plt+0x54ba18>
    524c:	andcs	r6, r0, #168, 20	; 0xa8000
    5250:			; <UNDEFINED> instruction: 0xf7fe9902
    5254:	blx	fec3f624 <__assert_fail@plt+0xfec3bdec>
    5258:	stmdals	r2, {r7, sl, ip, sp, lr, pc}
    525c:			; <UNDEFINED> instruction: 0xf7fe0964
    5260:	bmi	5ffc58 <__assert_fail@plt+0x5fc420>
    5264:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    5268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    526c:	subsmi	r9, sl, r3, lsl #22
    5270:			; <UNDEFINED> instruction: 0x4620d119
    5274:	ldcllt	0, cr11, [r0, #-16]!
    5278:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    527c:	andcs	r4, r5, #278528	; 0x44000
    5280:			; <UNDEFINED> instruction: 0x46034479
    5284:	ldmdavs	sp, {sp}
    5288:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    528c:	andls	r4, r1, r1, lsr r6
    5290:	strmi	r2, [r4], -r0
    5294:	blx	c12a8 <__assert_fail@plt+0xbda70>
    5298:	strtmi	r9, [r9], -r1, lsl #20
    529c:	strtmi	r4, [r0], -r3, lsl #12
    52a0:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52a4:			; <UNDEFINED> instruction: 0xf7fee7dd
    52a8:	svclt	0x0000e812
    52ac:	andeq	r9, r3, lr, ror #20
    52b0:			; <UNDEFINED> instruction: 0x000002b4
    52b4:	andeq	r9, r3, r6, ror #20
    52b8:			; <UNDEFINED> instruction: 0x000002b8
    52bc:	ldrdeq	r0, [r0], -r4
    52c0:	andeq	r9, r3, sl, lsr #20
    52c4:	andeq	r2, r2, r0, asr r6
    52c8:			; <UNDEFINED> instruction: 0x460cb570
    52cc:			; <UNDEFINED> instruction: 0xf8d1b082
    52d0:			; <UNDEFINED> instruction: 0x4605109c
    52d4:			; <UNDEFINED> instruction: 0xf886f000
    52d8:	cdpmi	12, 3, cr7, cr5, cr3, {5}
    52dc:	blcs	164dc <__assert_fail@plt+0x12ca4>
    52e0:	stfvcp	f5, [r2], #188	; 0xbc
    52e4:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    52e8:			; <UNDEFINED> instruction: 0xd12f2a00
    52ec:	bmi	ca4778 <__assert_fail@plt+0xca0f40>
    52f0:	stmdbcs	r0, {r1, r3, r4, r5, r6, sl, lr}
    52f4:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r8, ip, lr, pc}
    52f8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    52fc:	strtmi	r2, [r8], -r0, lsl #2
    5300:	tstcs	r1, pc, lsr #20
    5304:			; <UNDEFINED> instruction: 0xf7fe447a
    5308:	strtmi	lr, [r1], -r4, lsl #19
    530c:			; <UNDEFINED> instruction: 0xf0004628
    5310:	ldc	15, cr15, [r4, #628]	; 0x274
    5314:	bmi	ae3b38 <__assert_fail@plt+0xae0300>
    5318:	strtmi	r2, [r8], -r1, lsl #2
    531c:	mrc	4, 5, r4, cr7, cr10, {3}
    5320:	vstr	s14, [sp, #796]	; 0x31c
    5324:			; <UNDEFINED> instruction: 0xf7fe7b00
    5328:	blmi	9ff900 <__assert_fail@plt+0x9fc0c8>
    532c:	bvs	ff6db700 <__assert_fail@plt+0xff6d7ec8>
    5330:	ldrle	r0, [r3], #-1627	; 0xfffff9a5
    5334:	ldrdne	pc, [r0], r4	; <UNPREDICTABLE>
    5338:	andlt	r4, r2, r8, lsr #12
    533c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5340:	stclvc	0, cr14, [r2], #320	; 0x140
    5344:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    5348:	sbcle	r2, pc, r0, lsl #20
    534c:	bmi	8247d8 <__assert_fail@plt+0x820fa0>
    5350:	stmdbcs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5354:	ldmdbmi	pc, {r0, r1, r2, r3, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    5358:			; <UNDEFINED> instruction: 0xe7ce4479
    535c:	ldrdvs	pc, [r4], r4	; <UNPREDICTABLE>
    5360:	bmi	74d76c <__assert_fail@plt+0x749f34>
    5364:			; <UNDEFINED> instruction: 0xf8d44628
    5368:	ldrbtmi	r3, [sl], #-168	; 0xffffff58
    536c:			; <UNDEFINED> instruction: 0xf7fe9600
    5370:			; <UNDEFINED> instruction: 0xf8d4e950
    5374:	orrslt	r3, r3, r4, lsr #1
    5378:	bvs	ac0ad0 <__assert_fail@plt+0xabd298>
    537c:	bmi	5cd788 <__assert_fail@plt+0x5c9f50>
    5380:	cfmadd32	mvax1, mvfx4, mvfx7, mvfx8
    5384:	ldrbtmi	r3, [sl], #-2704	; 0xfffff570
    5388:	blvs	19c0e70 <__assert_fail@plt+0x19bd638>
    538c:	blvc	1a00e74 <__assert_fail@plt+0x19fd63c>
    5390:	blpl	200db0 <__assert_fail@plt+0x1fd578>
    5394:	blpl	409d0 <__assert_fail@plt+0x3d198>
    5398:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    539c:	ldmdami	r0, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    53a0:	andcs	r4, r4, #45088768	; 0x2b00000
    53a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    53a8:	svc	0x00ecf7fd
    53ac:	svclt	0x0000e7c2
    53b0:			; <UNDEFINED> instruction: 0x000399b4
    53b4:			; <UNDEFINED> instruction: 0x00025fb2
    53b8:	andeq	r5, r2, r8, lsr #31
    53bc:	andeq	r5, r2, r0, lsr #31
    53c0:	andeq	r2, r2, r4, lsl r6
    53c4:	andeq	r2, r2, r4, lsl #12
    53c8:	ldrdeq	r0, [r0], -r4
    53cc:	andeq	r2, r2, r2, lsr #11
    53d0:	andeq	r2, r2, r8, lsr #11
    53d4:			; <UNDEFINED> instruction: 0x000225b0
    53d8:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    53dc:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    53e0:			; <UNDEFINED> instruction: 0x000225ba
    53e4:	eorsle	r2, r8, r0, lsl #18
    53e8:			; <UNDEFINED> instruction: 0x4603b570
    53ec:	addlt	r4, r2, fp, lsl lr
    53f0:			; <UNDEFINED> instruction: 0x460c4d1b
    53f4:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    53f8:			; <UNDEFINED> instruction: 0xf8d4e002
    53fc:	mvnslt	r4, r0, lsr #1
    5400:			; <UNDEFINED> instruction: 0xf8d46822
    5404:	adcmi	r1, sl, #156	; 0x9c
    5408:	adcsmi	fp, r2, #24, 30	; 0x60
    540c:	stmdbcs	r0, {r0, r3, r4, r8, ip, lr, pc}
    5410:	ldmdami	r4, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    5414:	tstcs	r1, r3, lsl #4
    5418:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    541c:	svc	0x00b2f7fd
    5420:	strtmi	r9, [r1], -r1, lsl #22
    5424:			; <UNDEFINED> instruction: 0xf7ff4618
    5428:	stmdami	pc, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    542c:	andcs	r9, r3, #1024	; 0x400
    5430:	tstcs	r1, r8, ror r4
    5434:	pop	{r1, ip, sp, pc}
    5438:			; <UNDEFINED> instruction: 0xf7fd4070
    543c:	andlt	fp, r2, r1, lsr #31
    5440:	stmdbcs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5444:			; <UNDEFINED> instruction: 0xf8d4d1e5
    5448:	bcs	d6d0 <__assert_fail@plt+0x9e98>
    544c:	strtmi	sp, [r1], -r1, ror #3
    5450:	andlt	r4, r2, r8, lsl r6
    5454:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5458:			; <UNDEFINED> instruction: 0x4770e736
    545c:			; <UNDEFINED> instruction: 0xfffffa05
    5460:	andeq	r0, r0, fp, ror r0
    5464:	andeq	r2, r2, lr, asr #10
    5468:	andeq	r2, r2, ip, lsr r5
    546c:	ldrbmi	r2, [r0, -r1]!
    5470:	ldrbmi	r2, [r0, -r1]!
    5474:			; <UNDEFINED> instruction: 0x4614b570
    5478:			; <UNDEFINED> instruction: 0x209cf8d2
    547c:	strmi	r4, [lr], -r5, lsl #12
    5480:			; <UNDEFINED> instruction: 0xf003b112
    5484:	teqlt	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    5488:	ldrdcs	pc, [r0], r4	; <UNPREDICTABLE>
    548c:			; <UNDEFINED> instruction: 0x46284631
    5490:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5494:	stmialt	sl, {r0, r1, ip, sp, lr, pc}^
    5498:	svclt	0x0000bd70
    549c:	bvs	fe572984 <__assert_fail@plt+0xfe56f14c>
    54a0:	ldc2	0, cr15, [sl], #36	; 0x24
    54a4:			; <UNDEFINED> instruction: 0xf0094604
    54a8:	strtmi	pc, [r1], -fp, lsr #26
    54ac:	strtmi	r2, [r8], -r0, lsl #4
    54b0:	svc	0x00c2f7fd
    54b4:	strtmi	r4, [r0], -r3, lsl #12
    54b8:			; <UNDEFINED> instruction: 0xf7fd461c
    54bc:	blx	fed40eec <__assert_fail@plt+0xfed3d6b4>
    54c0:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    54c4:	svclt	0x0000bd38
    54c8:			; <UNDEFINED> instruction: 0x460bb5f0
    54cc:	addlt	r4, r5, fp, lsl #24
    54d0:			; <UNDEFINED> instruction: 0xf8926ad7
    54d4:	ldrbtmi	r6, [ip], #-32	; 0xffffffe0
    54d8:	vstrmi.16	s8, [sl, #-18]	; 0xffffffee	; <UNPREDICTABLE>
    54dc:	stmdbpl	r5!, {r1, r5, r9, sl, lr}^
    54e0:	strvs	lr, [r2, -sp, asr #19]
    54e4:	ldmib	r5, {r2, r5, r6, fp, ip, lr}^
    54e8:	bvs	fe94d8fc <__assert_fail@plt+0xfe94a0c4>
    54ec:	stmib	sp, {r2, r5, r6, r8, fp, sp, lr}^
    54f0:			; <UNDEFINED> instruction: 0xf0084500
    54f4:	andcs	pc, r1, r5, ror #26
    54f8:	ldcllt	0, cr11, [r0, #20]!
    54fc:			; <UNDEFINED> instruction: 0x000397ba
    5500:	ldrdeq	r0, [r0], -r4
    5504:			; <UNDEFINED> instruction: 0x000002b8
    5508:	svclt	0x00def7ff
    550c:	blmi	897d98 <__assert_fail@plt+0x894560>
    5510:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5514:	ldmpl	r3, {r0, r1, r6, r7, ip, sp, pc}^
    5518:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    551c:			; <UNDEFINED> instruction: 0xf04f9341
    5520:			; <UNDEFINED> instruction: 0xb3290300
    5524:	stcge	15, cr4, [r1, #-116]	; 0xffffff8c
    5528:	ldrbtmi	r4, [pc], #-1548	; 5530 <__assert_fail@plt+0x1cf8>
    552c:			; <UNDEFINED> instruction: 0xb1b36863
    5530:	vst1.8	{d20-d22}, [pc :64], r9
    5534:	strtmi	r7, [r8], -r0, lsl #5
    5538:	svc	0x0036f7fd
    553c:	vnmlane.f64	d17, d3, d2
    5540:	eor	fp, r3, r2, lsl r9
    5544:			; <UNDEFINED> instruction: 0xd3213b01
    5548:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
    554c:	svclt	0x00182a09
    5550:	rscsle	r2, r7, r0, lsr #20
    5554:	stmiane	sl!, {r0, r8, r9, ip, sp}^
    5558:	tstcs	r0, fp, lsr #12
    555c:			; <UNDEFINED> instruction: 0x463a7011
    5560:	ldrtmi	r2, [r0], -r1, lsl #2
    5564:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5568:			; <UNDEFINED> instruction: 0x4098f8d4
    556c:	bicsle	r2, sp, r0, lsl #24
    5570:	andcs	r4, sl, r1, lsr r6
    5574:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5578:	blmi	1d7da4 <__assert_fail@plt+0x1d456c>
    557c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5580:	blls	105f5f0 <__assert_fail@plt+0x105bdb8>
    5584:	qaddle	r4, sl, r3
    5588:	ldcllt	0, cr11, [r0, #268]!	; 0x10c
    558c:	strb	r4, [r3, sl, lsr #12]!
    5590:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    5594:	andeq	r9, r3, r0, lsl #15
    5598:			; <UNDEFINED> instruction: 0x000002b4
    559c:	andeq	r2, r2, r6, asr #8
    55a0:	andeq	r9, r3, r4, lsl r7
    55a4:	str	fp, [pc], r1, lsl #2
    55a8:	svclt	0x00004770
    55ac:	cfstr32mi	mvfx11, [pc], {56}	; 0x38
    55b0:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    55b4:	bvs	ff6db948 <__assert_fail@plt+0xff6d8110>
    55b8:	strle	r0, [r0], #-1627	; 0xfffff9a5
    55bc:	blmi	374aa4 <__assert_fail@plt+0x37126c>
    55c0:	stmdami	sp, {r0, r2, r9, sl, lr}
    55c4:	tstcs	r1, sl, lsr #4
    55c8:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    55cc:			; <UNDEFINED> instruction: 0xf7fd6823
    55d0:	stmdavs	r0!, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    55d4:			; <UNDEFINED> instruction: 0x4629b11d
    55d8:	mrc2	7, 3, pc, cr6, cr15, {7}
    55dc:	strmi	r6, [r1], -r0, lsr #16
    55e0:	pop	{r1, r3, sp}
    55e4:			; <UNDEFINED> instruction: 0xf7fe4038
    55e8:	svclt	0x0000b86f
    55ec:	ldrdeq	r9, [r3], -lr
    55f0:	ldrdeq	r0, [r0], -r4
    55f4:	andeq	r0, r0, r4, ror #5
    55f8:	andeq	r2, r2, lr, lsr #7
    55fc:	subsle	r2, lr, r0, lsl #16
    5600:	cfstr64mi	mvdx11, [fp, #-224]	; 0xffffff20
    5604:	ldrbtmi	r4, [sp], #-3147	; 0xfffff3b5
    5608:	stmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    560c:	suble	r2, fp, r0, lsl #20
    5610:	ldrdcc	pc, [ip], r0	; <UNPREDICTABLE>
    5614:	eorsle	r2, ip, r0, lsl #22
    5618:	stmdbcs	r0, {r0, r3, r4, r6, r7, fp, sp, lr}
    561c:	addmi	fp, sl, #24, 30	; 0x60
    5620:	ldmdavs	fp, {r1, r2, r3, r6, r8, ip, lr, pc}
    5624:	stmdale	fp, {r1, r2, r8, r9, fp, sp}
    5628:			; <UNDEFINED> instruction: 0xf003e8df
    562c:	streq	r0, [pc], #-1039	; 5634 <__assert_fail@plt+0x1dfc>
    5630:	andseq	r0, lr, r4, lsl #8
    5634:	blcs	24748 <__assert_fail@plt+0x20f10>
    5638:	stfvcd	f5, [r3], {110}	; 0x6e
    563c:	cmnle	r0, r0, lsl #22
    5640:			; <UNDEFINED> instruction: 0x0098f8d0
    5644:	mvnle	r2, r0, lsl #16
    5648:	blcs	34b30 <__assert_fail@plt+0x312f8>
    564c:	blcs	b9760 <__assert_fail@plt+0xb5f28>
    5650:	blmi	e79e30 <__assert_fail@plt+0xe765f8>
    5654:	rsbspl	pc, sp, #64, 4
    5658:	ldmdami	r9!, {r3, r4, r5, r8, fp, lr}
    565c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5660:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    5664:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5668:	blcs	2467c <__assert_fail@plt+0x20e44>
    566c:	adcmi	sp, sl, #62	; 0x3e
    5670:	adcmi	fp, r2, #24, 30	; 0x60
    5674:	mcrrvc	0, 14, sp, r3, cr4
    5678:	mvnle	r2, r0, lsl #22
    567c:	vpadd.i8	d20, d0, d17
    5680:	ldmdbmi	r1!, {r0, r1, r2, r7, r9, ip, lr}
    5684:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
    5688:	cmncc	r8, #2030043136	; 0x79000000
    568c:			; <UNDEFINED> instruction: 0xf7fe4478
    5690:	blmi	bff9e8 <__assert_fail@plt+0xbfc1b0>
    5694:	rsbpl	pc, r3, #64, 4
    5698:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
    569c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    56a0:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    56a4:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56a8:			; <UNDEFINED> instruction: 0xf44f4b2c
    56ac:	stmdbmi	ip!, {r2, r3, r5, r7, r9, sp, lr}
    56b0:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
    56b4:	cmncc	r8, #2030043136	; 0x79000000
    56b8:			; <UNDEFINED> instruction: 0xf7fe4478
    56bc:			; <UNDEFINED> instruction: 0x4770e8be
    56c0:	vqdmulh.s<illegal width 8>	d20, d0, d25
    56c4:	stmdbmi	r9!, {r2, r3, r5, r6, r9, ip, lr}
    56c8:	ldrbtmi	r4, [fp], #-2089	; 0xfffff7d7
    56cc:	cmncc	r8, #2030043136	; 0x79000000
    56d0:			; <UNDEFINED> instruction: 0xf7fe4478
    56d4:	blmi	9ff9a4 <__assert_fail@plt+0x9fc16c>
    56d8:	rsbspl	pc, ip, #64, 4
    56dc:	stmdami	r7!, {r1, r2, r5, r8, fp, lr}
    56e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    56e4:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    56e8:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56ec:	vqdmulh.s<illegal width 8>	d20, d0, d20
    56f0:	stmdbmi	r4!, {r0, r7, r9, ip, lr}
    56f4:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
    56f8:	cmncc	r8, #2030043136	; 0x79000000
    56fc:			; <UNDEFINED> instruction: 0xf7fe4478
    5700:	blmi	8bf978 <__assert_fail@plt+0x8bc140>
    5704:	addspl	pc, r6, #64, 4
    5708:	stmdami	r2!, {r0, r5, r8, fp, lr}
    570c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5710:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    5714:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5718:	vpadd.i8	d20, d0, d15
    571c:	ldmdbmi	pc, {r0, r2, r4, r7, r9, ip, lr}	; <UNPREDICTABLE>
    5720:	ldrbtmi	r4, [fp], #-2079	; 0xfffff7e1
    5724:	cmncc	r8, #2030043136	; 0x79000000
    5728:			; <UNDEFINED> instruction: 0xf7fe4478
    572c:	svclt	0x0000e886
    5730:			; <UNDEFINED> instruction: 0xfffff617
    5734:			; <UNDEFINED> instruction: 0xfffff455
    5738:	andeq	r2, r2, ip, lsl #14
    573c:	andeq	r2, r2, sl, asr r1
    5740:	andeq	r2, r2, r2, asr #7
    5744:	andeq	r2, r2, r2, ror #13
    5748:	andeq	r2, r2, r0, lsr r1
    574c:	ldrdeq	r2, [r2], -r8
    5750:	andeq	r2, r2, ip, asr #13
    5754:	andeq	r2, r2, sl, lsl r1
    5758:	andeq	r2, r2, sl, lsl r3
    575c:			; <UNDEFINED> instruction: 0x000226b6
    5760:	andeq	r2, r2, r4, lsl #2
    5764:	andeq	r2, r2, ip, ror #5
    5768:	muleq	r2, lr, r6
    576c:	andeq	r2, r2, ip, ror #1
    5770:	andeq	r2, r2, r4, lsl #6
    5774:	andeq	r2, r2, r8, lsl #13
    5778:	ldrdeq	r2, [r2], -r6
    577c:	andeq	r2, r2, sl, lsl r3
    5780:	andeq	r2, r2, r2, ror r6
    5784:	andeq	r2, r2, r0, asr #1
    5788:	andeq	r2, r2, r8, asr r3
    578c:	andeq	r2, r2, ip, asr r6
    5790:	andeq	r2, r2, sl, lsr #1
    5794:	andeq	r2, r2, lr, ror r3
    5798:	andeq	r2, r2, r6, asr #12
    579c:	muleq	r2, r4, r0
    57a0:	andeq	r2, r2, r0, asr r3
    57a4:	strdlt	fp, [r3], r0
    57a8:	andcs	r4, r8, r6, lsl #12
    57ac:	andls	r4, r1, #15728640	; 0xf00000
    57b0:	stc2	0, cr15, [sl, #-72]	; 0xffffffb8
    57b4:	stmdbls	r1, {r8, sl, sp}
    57b8:	strmi	r4, [r4], -sl, lsr #12
    57bc:	eorsvs	r4, r4, r8, lsr r6
    57c0:			; <UNDEFINED> instruction: 0xf7fd6065
    57c4:	ldmdavs	r3!, {r6, r7, r9, sl, fp, sp, lr, pc}
    57c8:	ldmdavs	r8, {r5, sp, lr}
    57cc:	svclt	0x00b842a8
    57d0:	blle	d7078 <__assert_fail@plt+0xd3840>
    57d4:			; <UNDEFINED> instruction: 0xf0092101
    57d8:	andcs	pc, r1, fp, ror #20
    57dc:	ldcllt	0, cr11, [r0, #12]!
    57e0:	svcmi	0x00f0e92d
    57e4:	addlt	r4, fp, r6, lsl #12
    57e8:			; <UNDEFINED> instruction: 0x46156810
    57ec:			; <UNDEFINED> instruction: 0xff42f002
    57f0:			; <UNDEFINED> instruction: 0xb1bcf8df
    57f4:	strdls	r4, [r8], -fp
    57f8:	cmnle	sp, r0, lsl #16
    57fc:			; <UNDEFINED> instruction: 0xf8d54b6d
    5800:			; <UNDEFINED> instruction: 0xf85b2090
    5804:	ldmdavs	fp, {r0, r1, ip, sp}
    5808:			; <UNDEFINED> instruction: 0xf040429a
    580c:	blls	225adc <__assert_fail@plt+0x2222a4>
    5810:			; <UNDEFINED> instruction: 0x461f4699
    5814:			; <UNDEFINED> instruction: 0xf8959309
    5818:			; <UNDEFINED> instruction: 0xf1054028
    581c:			; <UNDEFINED> instruction: 0xf105082c
    5820:			; <UNDEFINED> instruction: 0x2c000a58
    5824:			; <UNDEFINED> instruction: 0xf8d5d148
    5828:	blcs	11a50 <__assert_fail@plt+0xe218>
    582c:	strtmi	fp, [r3], r8, asr #31
    5830:			; <UNDEFINED> instruction: 0xf8d5dd1c
    5834:			; <UNDEFINED> instruction: 0xf8533084
    5838:	strcc	r2, [r1], #-36	; 0xffffffdc
    583c:	andls	r4, r7, #16, 12	; 0x1000000
    5840:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    5844:	ldrtmi	r9, [r0], -r6
    5848:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    584c:	andcc	lr, r6, #3620864	; 0x374000
    5850:			; <UNDEFINED> instruction: 0xf8cd4651
    5854:	stmib	sp, {r4, ip, sp, pc}^
    5858:	strls	r9, [r0, -r1, lsl #12]
    585c:	strbmi	r9, [r0], -r3
    5860:	ldc2	0, cr15, [r2, #-28]!	; 0xffffffe4
    5864:	ldrdcc	pc, [r8], r5
    5868:	sfmle	f4, 2, [r2], #652	; 0x28c
    586c:			; <UNDEFINED> instruction: 0x46404651
    5870:	ldc2	0, cr15, [lr, #28]!
    5874:			; <UNDEFINED> instruction: 0x3094f8d5
    5878:	andcs	pc, r7, #201326595	; 0xc000003
    587c:	cmneq	pc, #3	; <UNPREDICTABLE>
    5880:	blls	2164d4 <__assert_fail@plt+0x212c9c>
    5884:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    5888:	stmdblt	fp!, {sl, sp}
    588c:	bllt	14ec4b8 <__assert_fail@plt+0x14e8c80>
    5890:	andlt	r4, fp, r0, lsr #12
    5894:	svchi	0x00f0e8bd
    5898:			; <UNDEFINED> instruction: 0x0090f8d5
    589c:	blx	fe4418ec <__assert_fail@plt+0xfe43e0b4>
    58a0:	blcs	2c4cc <__assert_fail@plt+0x28c94>
    58a4:	strls	sp, [r8], #-244	; 0xffffff0c
    58a8:	ldrdmi	lr, [r8], -sp
    58ac:	ldc	7, cr15, [r0], {253}	; 0xfd
    58b0:	andlt	r4, fp, r0, lsr #12
    58b4:	svchi	0x00f0e8bd
    58b8:			; <UNDEFINED> instruction: 0xf7fd4630
    58bc:			; <UNDEFINED> instruction: 0x4632ee30
    58c0:			; <UNDEFINED> instruction: 0x26004651
    58c4:	andls	pc, r4, sp, asr #17
    58c8:	strls	r9, [r2], -r0, lsl #14
    58cc:	strbmi	r1, [r0], -r3, asr #24
    58d0:	stc2	0, cr15, [r8], #-28	; 0xffffffe4
    58d4:	blcs	21688 <__assert_fail@plt+0x1de50>
    58d8:	blls	279dbc <__assert_fail@plt+0x276584>
    58dc:	sbcsle	r2, r7, r0, lsl #22
    58e0:	blcs	2c508 <__assert_fail@plt+0x28cd0>
    58e4:	blmi	d3a06c <__assert_fail@plt+0xd36834>
    58e8:	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r7, r9, sp}
    58ec:	ldrbtmi	r4, [fp], #-2100	; 0xfffff7cc
    58f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    58f4:	svc	0x00a0f7fd
    58f8:	svcvs	0x006a4b32
    58fc:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5900:	stmiblt	sl!, {r2, r3, r4, r5, r6, r7, fp, sp, lr}
    5904:	strtmi	r2, [r0], -pc, lsr #2
    5908:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    590c:	beq	fe441d28 <__assert_fail@plt+0xfe43e4f0>
    5910:			; <UNDEFINED> instruction: 0x4620b338
    5914:	blx	fed41940 <__assert_fail@plt+0xfed3e108>
    5918:			; <UNDEFINED> instruction: 0x46816939
    591c:			; <UNDEFINED> instruction: 0x464a4650
    5920:			; <UNDEFINED> instruction: 0xff40f7ff
    5924:	strbmi	r4, [r8], -r4, lsl #12
    5928:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    592c:	ldmvs	ip!, {r2, r4, r6, r8, r9, ip, sp, pc}^
    5930:			; <UNDEFINED> instruction: 0xf0094620
    5934:	stmdavc	r3, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    5938:	blcs	be9964 <__assert_fail@plt+0xbe612c>
    593c:	svcmi	0x0022d00c
    5940:			; <UNDEFINED> instruction: 0xf04f4606
    5944:	ldrbtmi	r0, [pc], #-2306	; 594c <__assert_fail@plt+0x2114>
    5948:	blmi	7bf6e4 <__assert_fail@plt+0x7bbeac>
    594c:			; <UNDEFINED> instruction: 0xf85b2201
    5950:			; <UNDEFINED> instruction: 0xf8833003
    5954:	strb	r2, [r0, r0, lsr #32]
    5958:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    595c:	strbmi	r9, [pc], -r9, lsl #28
    5960:	bmi	6bf6cc <__assert_fail@plt+0x6bbe94>
    5964:	ldmdbvs	r9!, {r4, r6, r9, sl, lr}
    5968:			; <UNDEFINED> instruction: 0xf7ff447a
    596c:			; <UNDEFINED> instruction: 0x4604ff1b
    5970:	blmi	5ff8e8 <__assert_fail@plt+0x5fc0b0>
    5974:	ldmdbmi	r7, {r0, r1, r4, r7, r9, sp}
    5978:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
    597c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5980:	svc	0x005af7fd
    5984:	stcl	7, cr15, [sl, #1012]!	; 0x3f4
    5988:	andcs	r4, r5, #20, 18	; 0x50000
    598c:			; <UNDEFINED> instruction: 0x46034479
    5990:	ldmdavs	sp, {r5, r9, sl, lr}
    5994:	stc	7, cr15, [lr], {253}	; 0xfd
    5998:	andls	r4, r6, r1, lsr r6
    599c:			; <UNDEFINED> instruction: 0xf0024620
    59a0:	bls	1c539c <__assert_fail@plt+0x1c1b64>
    59a4:	strmi	r4, [r3], -r9, lsr #12
    59a8:			; <UNDEFINED> instruction: 0xf7fd2001
    59ac:	svclt	0x0000ed34
    59b0:	muleq	r3, ip, r4
    59b4:	andeq	r0, r0, r8, lsr #6
    59b8:	andeq	r2, r2, r6, lsl r6
    59bc:	andeq	r2, r2, ip, lsr r5
    59c0:	andeq	r2, r2, r6, ror #10
    59c4:			; <UNDEFINED> instruction: 0x000002b8
    59c8:	muleq	r2, lr, r4
    59cc:	andeq	r4, r2, ip, lsl fp
    59d0:	andeq	r2, r2, sl, lsl #11
    59d4:			; <UNDEFINED> instruction: 0x000224b0
    59d8:			; <UNDEFINED> instruction: 0x000224b6
    59dc:	andeq	r2, r2, ip, asr r4
    59e0:	bmi	fe757c58 <__assert_fail@plt+0xfe754420>
    59e4:	push	{r3, r4, r5, r6, sl, lr}
    59e8:	strdlt	r4, [r9], r0
    59ec:	ldrmi	r5, [r9], r2, lsl #17
    59f0:	rsbhi	pc, r8, #14614528	; 0xdf0000
    59f4:	ldmdavs	r2, {r0, r1, r2, r3, r9, sl, lr}
    59f8:			; <UNDEFINED> instruction: 0xf04f9207
    59fc:	bmi	fe606204 <__assert_fail@plt+0xfe6029cc>
    5a00:			; <UNDEFINED> instruction: 0xf85844f8
    5a04:	ldmdavs	r8, {r1, ip, sp}
    5a08:	stc2l	0, cr15, [lr], {19}
    5a0c:			; <UNDEFINED> instruction: 0xf8584b95
    5a10:	ldmdavs	r8, {r0, r1, ip, sp}
    5a14:	stc2l	0, cr15, [r8], {19}
    5a18:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    5a1c:	bcs	1fa8c <__assert_fail@plt+0x1c254>
    5a20:			; <UNDEFINED> instruction: 0xf7fdd14e
    5a24:	mcrrne	14, 3, lr, r3, cr10
    5a28:			; <UNDEFINED> instruction: 0xf0004604
    5a2c:	bllt	1625e14 <__assert_fail@plt+0x16225dc>
    5a30:	mcrcs	14, 0, r6, cr0, cr14, {5}
    5a34:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    5a38:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    5a3c:	mlscc	r4, r7, r8, pc	; <UNPREDICTABLE>
    5a40:	blcs	1725c <__assert_fail@plt+0x13a24>
    5a44:	addshi	pc, r4, r0, asr #32
    5a48:			; <UNDEFINED> instruction: 0xf0124630
    5a4c:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    5a50:	adcshi	pc, r5, r0, asr #32
    5a54:			; <UNDEFINED> instruction: 0xf97af008
    5a58:	cmple	fp, r0, lsl #16
    5a5c:			; <UNDEFINED> instruction: 0xf0074648
    5a60:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5a64:	strcs	sp, [r7], #-89	; 0xffffffa7
    5a68:			; <UNDEFINED> instruction: 0xf8d9602c
    5a6c:	andcs	r1, r0, r0
    5a70:	cdp2	0, 1, cr15, cr4, cr2, {0}
    5a74:			; <UNDEFINED> instruction: 0x46214a7d
    5a78:			; <UNDEFINED> instruction: 0x4603447a
    5a7c:			; <UNDEFINED> instruction: 0xf7fd2000
    5a80:	andcs	lr, r1, sl, asr #25
    5a84:	bl	ff2c3a80 <__assert_fail@plt+0xff2c0248>
    5a88:	strbteq	pc, [ip], -r7, lsl #2	; <UNPREDICTABLE>
    5a8c:			; <UNDEFINED> instruction: 0xf7fde004
    5a90:	stmdavs	r5, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    5a94:	tstle	r9, r4, lsl #26
    5a98:	ldrtmi	r2, [r1], -r0, lsl #4
    5a9c:			; <UNDEFINED> instruction: 0xf7fd4620
    5aa0:	andcc	lr, r1, sl, lsl #25
    5aa4:	mrcvs	0, 7, sp, cr10, cr3, {7}
    5aa8:	cmneq	pc, #2	; <UNPREDICTABLE>
    5aac:	vcgt.u8	d19, d3, d1
    5ab0:	blcs	67d0 <__assert_fail@plt+0x2f98>
    5ab4:			; <UNDEFINED> instruction: 0xf412dc38
    5ab8:	hvcle	62719	; 0xf4ff
    5abc:	ands	r2, sp, r1
    5ac0:	andscs	r2, r1, r0, lsl #2
    5ac4:			; <UNDEFINED> instruction: 0xf7fd6019
    5ac8:	sbfx	lr, r6, #23, #11
    5acc:	andcs	r4, r5, #104, 18	; 0x1a0000
    5ad0:	ldrbtmi	r2, [r9], #-0
    5ad4:	bl	ffbc3ad0 <__assert_fail@plt+0xffbc0298>
    5ad8:	ldrdne	pc, [r0], -r9
    5adc:	andcs	r9, r0, r3
    5ae0:	ldc2l	0, cr15, [ip, #8]
    5ae4:	strtmi	r9, [r9], -r3, lsl #20
    5ae8:	andcs	r4, r0, r3, lsl #12
    5aec:	ldc	7, cr15, [r2], {253}	; 0xfd
    5af0:	andcs	r4, r0, r0, ror #22
    5af4:			; <UNDEFINED> instruction: 0xf8582201
    5af8:	bicsvs	r3, sl, r3
    5afc:	blmi	159847c <__assert_fail@plt+0x1594c44>
    5b00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b04:	blls	1dfb74 <__assert_fail@plt+0x1dc33c>
    5b08:			; <UNDEFINED> instruction: 0xf040405a
    5b0c:	mullt	r9, r6, r0
    5b10:	mvnshi	lr, #12386304	; 0xbd0000
    5b14:			; <UNDEFINED> instruction: 0xf926f008
    5b18:			; <UNDEFINED> instruction: 0xf8d9e7a0
    5b1c:	strbmi	r0, [r9], -r0
    5b20:	bl	fe2c3b1c <__assert_fail@plt+0xfe2c02e4>
    5b24:	str	r6, [r0, ip, lsr #16]!
    5b28:	andcs	r4, r5, #84, 18	; 0x150000
    5b2c:	ldrbtmi	r2, [r9], #-0
    5b30:	bl	ff043b2c <__assert_fail@plt+0xff0402f4>
    5b34:			; <UNDEFINED> instruction: 0xf8d94b52
    5b38:			; <UNDEFINED> instruction: 0xf8582000
    5b3c:	ldcvs	0, cr3, [r9], {3}
    5b40:	andcs	r4, r0, r5, lsl #12
    5b44:			; <UNDEFINED> instruction: 0xff88f011
    5b48:	strdcs	r6, [r0, -ip]
    5b4c:			; <UNDEFINED> instruction: 0xf004462a
    5b50:	strls	r0, [r0], #-1151	; 0xfffffb81
    5b54:	strmi	r4, [r8], -r3, lsl #12
    5b58:	mrrc	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    5b5c:	blcs	23c50 <__assert_fail@plt+0x20418>
    5b60:	blmi	1139e18 <__assert_fail@plt+0x11365e0>
    5b64:	ldrmi	r2, [r0], -r1, lsl #4
    5b68:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5b6c:			; <UNDEFINED> instruction: 0xe7c561da
    5b70:	svcge	0x00044a44
    5b74:			; <UNDEFINED> instruction: 0x463b447a
    5b78:	movwgt	ip, #14855	; 0x3a07
    5b7c:	andshi	r4, sl, r0, lsr #12
    5b80:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    5b84:	blle	ccfb8c <__assert_fail@plt+0xccc354>
    5b88:	tstcc	r0, pc, asr #8	; <UNPREDICTABLE>
    5b8c:			; <UNDEFINED> instruction: 0xf7fd4638
    5b90:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    5b94:	svcge	0x0058f6bf
    5b98:			; <UNDEFINED> instruction: 0x46204639
    5b9c:	ldrdhi	pc, [r0], -r5
    5ba0:	ldc2l	0, cr15, [ip, #-8]!
    5ba4:			; <UNDEFINED> instruction: 0x46414a38
    5ba8:			; <UNDEFINED> instruction: 0x4603447a
    5bac:			; <UNDEFINED> instruction: 0xf7fd4620
    5bb0:			; <UNDEFINED> instruction: 0x4630ec32
    5bb4:			; <UNDEFINED> instruction: 0xf8faf012
    5bb8:			; <UNDEFINED> instruction: 0xf43f2800
    5bbc:	ldmdbmi	r3!, {r0, r1, r3, r6, r8, r9, sl, fp, sp, pc}
    5bc0:	andcs	r2, r0, r5, lsl #4
    5bc4:	ldrbtmi	r6, [r9], #-2092	; 0xfffff7d4
    5bc8:	bl	1d43bc4 <__assert_fail@plt+0x1d4038c>
    5bcc:	blcs	1fca0 <__assert_fail@plt+0x1c468>
    5bd0:	blle	2173e0 <__assert_fail@plt+0x213ba8>
    5bd4:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    5bd8:	tstls	r0, r9, lsl r6
    5bdc:	strtmi	r2, [r1], -r0
    5be0:	ldc	7, cr15, [r8], {253}	; 0xfd
    5be4:	ldmdavs	r1!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    5be8:	blmi	ab2294 <__assert_fail@plt+0xaaea5c>
    5bec:			; <UNDEFINED> instruction: 0xe7f4447b
    5bf0:	andcs	r4, r5, #671744	; 0xa4000
    5bf4:	stmdavs	pc!, {r5, r9, sl, lr}	; <UNPREDICTABLE>
    5bf8:			; <UNDEFINED> instruction: 0xf7fd4479
    5bfc:			; <UNDEFINED> instruction: 0x4639eb5c
    5c00:	strtmi	r4, [r0], -r2, lsl #12
    5c04:	stc	7, cr15, [r6], {253}	; 0xfd
    5c08:			; <UNDEFINED> instruction: 0xf0124630
    5c0c:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    5c10:	svcge	0x0037f43f
    5c14:	blmi	87fb68 <__assert_fail@plt+0x87c330>
    5c18:			; <UNDEFINED> instruction: 0x4619447b
    5c1c:			; <UNDEFINED> instruction: 0xf7fde7dd
    5c20:	ldmdbmi	pc, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5c24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5c28:	andcs	r6, r0, r4, lsl #16
    5c2c:	bl	10c3c28 <__assert_fail@plt+0x10c03f0>
    5c30:	strmi	r4, [r2], -r1, lsr #12
    5c34:			; <UNDEFINED> instruction: 0xf7fd2001
    5c38:			; <UNDEFINED> instruction: 0xf7fdebee
    5c3c:	blmi	680964 <__assert_fail@plt+0x67d12c>
    5c40:	eorsne	pc, r3, #64, 4
    5c44:	ldmdami	r9, {r3, r4, r8, fp, lr}
    5c48:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5c4c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    5c50:	ldcl	7, cr15, [r2, #1012]!	; 0x3f4
    5c54:	andeq	r9, r3, ip, lsr #5
    5c58:			; <UNDEFINED> instruction: 0x000002b4
    5c5c:	muleq	r3, r0, r2
    5c60:	andeq	r0, r0, r0, lsr #6
    5c64:	andeq	r0, r0, r4, ror #5
    5c68:	andeq	r9, r3, lr, asr #15
    5c6c:	andeq	r5, r2, ip, asr #15
    5c70:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    5c74:			; <UNDEFINED> instruction: 0x000002b8
    5c78:	muleq	r3, r0, r1
    5c7c:	andeq	r2, r2, lr, lsr #7
    5c80:	ldrdeq	r0, [r0], -r4
    5c84:	andeq	r2, r2, r4, lsl #7
    5c88:	muleq	r2, ip, r6
    5c8c:	andeq	r2, r2, r2, asr #5
    5c90:	andeq	r5, r2, r2, asr #13
    5c94:	andeq	r3, r2, r8, ror lr
    5c98:			; <UNDEFINED> instruction: 0x000222b0
    5c9c:	andeq	r5, r2, r0, lsl #13
    5ca0:	andeq	r2, r2, sl, lsr r2
    5ca4:			; <UNDEFINED> instruction: 0x000222bc
    5ca8:	andeq	r2, r2, r2, ror #3
    5cac:	andeq	r2, r2, lr, lsl r2
    5cb0:			; <UNDEFINED> instruction: 0x4604b510
    5cb4:	stfvcd	f3, [r0], #-400	; 0xfffffe70
    5cb8:	ldfltd	f3, [r0, #-0]
    5cbc:			; <UNDEFINED> instruction: 0x009cf8d4
    5cc0:			; <UNDEFINED> instruction: 0xfff6f7ff
    5cc4:	mvnsle	r2, r0, lsl #16
    5cc8:	ldrdmi	pc, [r0], r4	; <UNPREDICTABLE>
    5ccc:	mvnsle	r2, r0, lsl #24
    5cd0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5cd4:	addlt	fp, r4, r0, lsl r5
    5cd8:	ldrd	pc, [r4], #-143	; 0xffffff71
    5cdc:			; <UNDEFINED> instruction: 0xf8df2204
    5ce0:	ldrbtmi	ip, [lr], #68	; 0x44
    5ce4:	stmdavs	r4, {r0, r1, r3, fp, sp, lr}
    5ce8:			; <UNDEFINED> instruction: 0xf85ea902
    5cec:	bl	375d24 <__assert_fail@plt+0x3724ec>
    5cf0:			; <UNDEFINED> instruction: 0xf8dc0002
    5cf4:			; <UNDEFINED> instruction: 0xf8cdc000
    5cf8:			; <UNDEFINED> instruction: 0xf04fc00c
    5cfc:	stmib	sp, {sl, fp}^
    5d00:			; <UNDEFINED> instruction: 0xf7fd4301
    5d04:	bmi	24081c <__assert_fail@plt+0x23cfe4>
    5d08:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    5d0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d10:	subsmi	r9, sl, r3, lsl #22
    5d14:	andlt	sp, r4, r1, lsl #2
    5d18:			; <UNDEFINED> instruction: 0xf7fdbd10
    5d1c:	svclt	0x0000ead8
    5d20:	andeq	r8, r3, lr, lsr #31
    5d24:			; <UNDEFINED> instruction: 0x000002b4
    5d28:	andeq	r8, r3, r6, lsl #31
    5d2c:			; <UNDEFINED> instruction: 0x4605b570
    5d30:			; <UNDEFINED> instruction: 0x460c20b0
    5d34:			; <UNDEFINED> instruction: 0xf0124616
    5d38:	movwcs	pc, #2789	; 0xae5	; <UNPREDICTABLE>
    5d3c:			; <UNDEFINED> instruction: 0xf04f2c02
    5d40:	orrvs	r0, r3, r3, lsl #2
    5d44:	stmib	r0, {r1, r5, r8, r9, fp, lr}^
    5d48:	ldrbtmi	r1, [fp], #-1026	; 0xfffffbfe
    5d4c:	addmi	sp, ip, #7
    5d50:	stccs	0, cr13, [r1], {51}	; 0x33
    5d54:			; <UNDEFINED> instruction: 0xf8c0d024
    5d58:	eorsvs	r5, r0, r0, lsr #1
    5d5c:	mrc	13, 5, fp, cr7, cr0, {3}
    5d60:	bmi	724568 <__assert_fail@plt+0x720d30>
    5d64:	bvc	2014c0 <__assert_fail@plt+0x1fdc88>
    5d68:	ldrbtmi	r4, [sl], #-2331	; 0xfffff6e5
    5d6c:	stmib	r0, {r0, r3, r4, r6, fp, ip, lr}^
    5d70:	cdp	2, 15, cr1, cr4, cr0, {0}
    5d74:	vsqrt.f32	s15, s14
    5d78:	svclt	0x00c8fa10
    5d7c:	bvc	1201944 <__assert_fail@plt+0x11fe10c>
    5d80:	ldc	12, cr13, [pc, #32]	; 5da8 <__assert_fail@plt+0x2570>
    5d84:			; <UNDEFINED> instruction: 0xeef57a12
    5d88:	vneg.f32	s15, s0
    5d8c:	svclt	0x0048fa10
    5d90:	bvc	1201958 <__assert_fail@plt+0x11fe120>
    5d94:	bvc	20149c <__assert_fail@plt+0x1fdc64>
    5d98:	adcpl	pc, r0, r0, asr #17
    5d9c:	ldcllt	0, cr6, [r0, #-192]!	; 0xffffff40
    5da0:			; <UNDEFINED> instruction: 0xf04f490e
    5da4:	bmi	39afa4 <__assert_fail@plt+0x39776c>
    5da8:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    5dac:			; <UNDEFINED> instruction: 0xf8c061c4
    5db0:	stmib	r0, {r5, r7, ip, lr}^
    5db4:	eorsvs	r1, r0, r0, lsl #4
    5db8:	bmi	2b5380 <__assert_fail@plt+0x2b1b48>
    5dbc:	bvc	418a0 <__assert_fail@plt+0x3e068>
    5dc0:	bvc	20151c <__assert_fail@plt+0x1fdce4>
    5dc4:	ldrbtmi	r4, [sl], #-2312	; 0xfffff6f8
    5dc8:	svclt	0x0000e7d0
    5dcc:	andeq	r0, r0, r0
    5dd0:	andeq	r8, r3, r6, asr #30
    5dd4:			; <UNDEFINED> instruction: 0x000221b6
    5dd8:	andeq	r0, r0, r4, lsl #5
    5ddc:	strdeq	r0, [r0], -r8
    5de0:	andeq	r2, r2, r2, ror r1
    5de4:	andeq	r2, r2, lr, asr r1
    5de8:	andeq	r0, r0, r8, asr r3
    5dec:			; <UNDEFINED> instruction: 0x4604b510
    5df0:	stmvs	r3, {r0, r4, r8, ip, sp, pc}
    5df4:	tstle	r7, r3, lsl #22
    5df8:			; <UNDEFINED> instruction: 0x009cf8d4
    5dfc:	stmvs	r3, {r3, r5, r8, ip, sp, pc}
    5e00:	tstle	r7, r3, lsl #22
    5e04:			; <UNDEFINED> instruction: 0xf7ff2100
    5e08:			; <UNDEFINED> instruction: 0xf8d4fff1
    5e0c:	stccs	0, cr4, [r0], {160}	; 0xa0
    5e10:	ldfltd	f5, [r0, #-968]	; 0xfffffc38
    5e14:	vqdmulh.s<illegal width 8>	d20, d0, d9
    5e18:	stmdbmi	r9, {r0, r2, r6, r7, r9, lr}
    5e1c:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    5e20:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5e24:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    5e28:			; <UNDEFINED> instruction: 0xf44f4b07
    5e2c:	stmdbmi	r7, {r3, r4, r7, r9, sp, lr}
    5e30:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    5e34:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5e38:	ldcl	7, cr15, [lr], #1012	; 0x3f4
    5e3c:	andeq	r2, r2, r2, lsr #21
    5e40:	andeq	r2, r2, r8, lsl #2
    5e44:	andeq	r2, r2, r2, lsr #2
    5e48:	andeq	r2, r2, lr, lsl #21
    5e4c:	strdeq	r2, [r2], -r4
    5e50:	strdeq	r2, [r2], -sl
    5e54:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    5e58:			; <UNDEFINED> instruction: 0xf0002c00
    5e5c:	strmi	r8, [lr], -r4, lsr #1
    5e60:	strmi	r6, [r5], -r1, lsr #17
    5e64:	stmdbcs	r5, {r0, r1, r2, r4, r9, sl, lr}
    5e68:	adcshi	pc, r1, r0, lsl #4
    5e6c:			; <UNDEFINED> instruction: 0xf001e8df
    5e70:			; <UNDEFINED> instruction: 0x873c4993
    5e74:	ldmdavs	fp, {r1, r2, r4, r8, r9}
    5e78:	mlami	r1, r4, r8, pc	; <UNPREDICTABLE>
    5e7c:	blcs	54a8c <__assert_fail@plt+0x51254>
    5e80:			; <UNDEFINED> instruction: 0x2c00d943
    5e84:	ldmdbmi	sl, {r0, r1, r6, r8, ip, lr, pc}^
    5e88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5e8c:			; <UNDEFINED> instruction: 0xf7fd2000
    5e90:	tstcs	r0, r2, lsl sl
    5e94:	andcs	r4, r1, r2, lsl #12
    5e98:	b	fef43e94 <__assert_fail@plt+0xfef4065c>
    5e9c:			; <UNDEFINED> instruction: 0x3098f8d4
    5ea0:			; <UNDEFINED> instruction: 0xf0002b00
    5ea4:			; <UNDEFINED> instruction: 0xf8938084
    5ea8:	svccs	0x00007021
    5eac:	ldmvs	sl, {r0, r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    5eb0:	bcs	1583f8 <__assert_fail@plt+0x154bc0>
    5eb4:	ldrbtmi	r6, [r9], #-3
    5eb8:			; <UNDEFINED> instruction: 0xf104d0e8
    5ebc:	stcne	3, cr0, [r2, #-32]!	; 0xffffffe0
    5ec0:			; <UNDEFINED> instruction: 0xf7ff4639
    5ec4:	stmdavs	fp!, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5ec8:	blcs	176e0 <__assert_fail@plt+0x13ea8>
    5ecc:	ldmvs	sl, {r0, r1, r2, r5, r6, ip, lr, pc}
    5ed0:	svclt	0x00042a05
    5ed4:			; <UNDEFINED> instruction: 0x2098f8d3
    5ed8:	cmnle	r0, sl, lsr #32
    5edc:	ldmvs	r3, {r1, r4, r8, ip, sp, pc}^
    5ee0:	sfmle	f4, 4, [r0], #-716	; 0xfffffd34
    5ee4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    5ee8:			; <UNDEFINED> instruction: 0x7098f8d4
    5eec:			; <UNDEFINED> instruction: 0xf1041d22
    5ef0:	tstcs	r4, r8, lsl #6
    5ef4:			; <UNDEFINED> instruction: 0xf7ff6007
    5ef8:			; <UNDEFINED> instruction: 0xf8c4ffad
    5efc:	stmdavs	sl!, {r5, r7}
    5f00:			; <UNDEFINED> instruction: 0xf8d4e7ec
    5f04:	mulvs	r2, r8, r0
    5f08:	stccs	7, cr14, [r0], {232}	; 0xe8
    5f0c:	ldmdbmi	sl!, {r0, r1, r4, r6, ip, lr, pc}
    5f10:	andcs	r2, r0, r5, lsl #4
    5f14:			; <UNDEFINED> instruction: 0xf7fd4479
    5f18:	ldmdavs	fp!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5f1c:	strmi	r2, [r2], -r0, lsl #2
    5f20:			; <UNDEFINED> instruction: 0xf7fd2001
    5f24:	ldmvs	r3, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    5f28:	andle	r2, r8, r5, lsl #22
    5f2c:	ldmdale	r2, {r0, r2, r8, r9, fp, sp}^
    5f30:			; <UNDEFINED> instruction: 0xf003e8df
    5f34:	stmdbeq	r1!, {r0, r5, r8, sp}
    5f38:	stccs	3, cr0, [r0], {33}	; 0x21
    5f3c:	stmdbmi	pc!, {r1, r4, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    5f40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5f44:			; <UNDEFINED> instruction: 0xf8c2e7a2
    5f48:			; <UNDEFINED> instruction: 0xf102409c
    5f4c:	stmdavs	ip!, {r3, r8, r9}
    5f50:	strtmi	r3, [r8], -r4, lsl #4
    5f54:			; <UNDEFINED> instruction: 0x7098f8d4
    5f58:			; <UNDEFINED> instruction: 0x100cf9b4
    5f5c:			; <UNDEFINED> instruction: 0xf7ff602f
    5f60:			; <UNDEFINED> instruction: 0xf8c4ff79
    5f64:	stmdavs	sl!, {r5, r7}
    5f68:	adcsle	r2, fp, r0, lsl #20
    5f6c:	addsmi	r6, lr, #13828096	; 0xd30000
    5f70:	ldmvs	r3, {r3, r4, r5, r7, r9, fp, ip, lr, pc}
    5f74:	stmdbmi	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5f78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5f7c:	stmdbmi	r1!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    5f80:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5f84:			; <UNDEFINED> instruction: 0xf7fd2000
    5f88:	stmdavs	r3!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}^
    5f8c:	strmi	r2, [r2], -r0, lsl #2
    5f90:			; <UNDEFINED> instruction: 0xf7fd2001
    5f94:	ldmdbmi	ip, {r6, r9, fp, sp, lr, pc}
    5f98:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5f9c:	ldmdbmi	fp, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    5fa0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5fa4:	ldmdbmi	sl, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    5fa8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5fac:	ldmdbmi	r9, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    5fb0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5fb4:	ldmdbmi	r8, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5fb8:	strtmi	r2, [r0], -r5, lsl #4
    5fbc:			; <UNDEFINED> instruction: 0xf7fd4479
    5fc0:	ldmdavs	fp!, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    5fc4:	strmi	r4, [r2], -r1, lsr #12
    5fc8:			; <UNDEFINED> instruction: 0xf7fd2001
    5fcc:	ldmdbmi	r3, {r2, r5, r9, fp, sp, lr, pc}
    5fd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5fd4:	ldmdbmi	r2, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    5fd8:	andcs	r2, r0, r5, lsl #4
    5fdc:			; <UNDEFINED> instruction: 0xf7fd4479
    5fe0:	stmdavs	fp!, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    5fe4:	ldmvs	fp, {r8, sp}
    5fe8:	andcs	r4, r1, r2, lsl #12
    5fec:	b	4c3fe8 <__assert_fail@plt+0x4c07b0>
    5ff0:	muleq	r2, r2, r1
    5ff4:	andeq	r2, r2, r2, lsl #4
    5ff8:	andeq	r2, r2, r4, ror #1
    5ffc:	andeq	r2, r2, r2, lsr #32
    6000:	andeq	r1, r2, sl, ror #31
    6004:	strdeq	r1, [r2], -r6
    6008:	andeq	r1, r2, sl, asr #31
    600c:	andeq	r2, r2, lr, asr #2
    6010:			; <UNDEFINED> instruction: 0x00021fba
    6014:	muleq	r2, r6, r0
    6018:	andeq	r2, r2, r0, lsl r0
    601c:	andeq	r2, r2, r2, ror r1
    6020:	andeq	r2, r2, ip, lsl #3
    6024:	blmi	165898c <__assert_fail@plt+0x1655154>
    6028:	push	{r1, r3, r4, r5, r6, sl, lr}
    602c:	strdlt	r4, [r5], r0
    6030:	mrrcmi	8, 13, r5, r7, cr3
    6034:	movwls	r6, #14363	; 0x381b
    6038:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    603c:	bicslt	r4, r8, ip, ror r4
    6040:			; <UNDEFINED> instruction: 0xf8d04605
    6044:			; <UNDEFINED> instruction: 0xf7ff00a0
    6048:			; <UNDEFINED> instruction: 0xf8d5ffed
    604c:			; <UNDEFINED> instruction: 0xf7ff009c
    6050:	stcvc	15, cr15, [fp], #932	; 0x3a4
    6054:			; <UNDEFINED> instruction: 0x2703b1db
    6058:	blmi	13d8998 <__assert_fail@plt+0x13d5160>
    605c:	stmiapl	r2!, {r0, r3, r5, fp, sp, lr}
    6060:	addsmi	r5, r9, #14876672	; 0xe30000
    6064:	addsmi	fp, r1, #24, 30	; 0x60
    6068:			; <UNDEFINED> instruction: 0xf895d115
    606c:	blcs	12114 <__assert_fail@plt+0xe8dc>
    6070:	smladcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    6074:			; <UNDEFINED> instruction: 0x61af2708
    6078:	blmi	11189a0 <__assert_fail@plt+0x1115168>
    607c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6080:	blls	e00f0 <__assert_fail@plt+0xdc8b8>
    6084:	qdsuble	r4, sl, fp
    6088:	pop	{r0, r2, ip, sp, pc}
    608c:	stcvc	15, cr8, [fp, #-960]!	; 0xfffffc40
    6090:			; <UNDEFINED> instruction: 0x2701b3b3
    6094:	blmi	10c001c <__assert_fail@plt+0x10bc7e4>
    6098:	addsmi	r5, r9, #14876672	; 0xe30000
    609c:	stmibvs	fp!, {r3, r8, r9, sl, fp, ip, sp, pc}
    60a0:	blmi	103a150 <__assert_fail@plt+0x1036918>
    60a4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    60a8:			; <UNDEFINED> instruction: 0xf8dfb3c3
    60ac:			; <UNDEFINED> instruction: 0xf10d90fc
    60b0:			; <UNDEFINED> instruction: 0xf04f0804
    60b4:			; <UNDEFINED> instruction: 0x26000a3b
    60b8:	strdls	r4, [r1, -r9]
    60bc:	stmdble	lr, {r1, r4, r5, r7, r8, sl, lr}
    60c0:	streq	lr, [r6], #-2826	; 0xfffff4f6
    60c4:	stmdaeq	r4!, {r6, r9, sl, lr}^
    60c8:	bleq	ff140cf4 <__assert_fail@plt+0xff13d4bc>
    60cc:			; <UNDEFINED> instruction: 0xf7ff4659
    60d0:	stmdacs	r0, {r0, r9, sl, fp, ip, sp, lr, pc}
    60d4:	andsle	sp, fp, sl, lsl fp
    60d8:	ldrmi	r1, [r2, #3174]!	; 0xc66
    60dc:	ldmdbmi	r3!, {r4, r5, r6, r7, fp, ip, lr, pc}
    60e0:	andcs	r2, r0, r5, lsl #4
    60e4:			; <UNDEFINED> instruction: 0xf7fd4479
    60e8:	smlattcs	r0, r6, r8, lr
    60ec:	strmi	r6, [r2], -fp, ror #16
    60f0:			; <UNDEFINED> instruction: 0xf7fd4608
    60f4:	movwcs	lr, #43408	; 0xa990
    60f8:	svclt	0x0038429f
    60fc:			; <UNDEFINED> instruction: 0xe7ba461f
    6100:	blcs	254b4 <__assert_fail@plt+0x21c7c>
    6104:	smladcs	r2, r4, pc, fp	; <UNPREDICTABLE>
    6108:	str	r2, [r5, r0, lsl #14]!
    610c:	ldrb	r4, [r5, r2, lsr #13]
    6110:	ldrdcc	pc, [r4], -fp
    6114:	svclt	0x0038429f
    6118:			; <UNDEFINED> instruction: 0xe7ac461f
    611c:	andcs	r4, r8, #36, 16	; 0x240000
    6120:	teqcs	fp, r4, lsr #22
    6124:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    6128:			; <UNDEFINED> instruction: 0xf5001884
    612c:			; <UNDEFINED> instruction: 0xf7fd78ec
    6130:			; <UNDEFINED> instruction: 0xf1a4eb0e
    6134:	strtmi	r0, [r0], -r8, lsl #12
    6138:			; <UNDEFINED> instruction: 0xf7ff4631
    613c:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6140:			; <UNDEFINED> instruction: 0x4630db1b
    6144:			; <UNDEFINED> instruction: 0xf7ff4621
    6148:	stmdacs	r0, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    614c:	strcc	sp, [r8], #-3082	; 0xfffff3f6
    6150:	mvnle	r4, r0, lsr #11
    6154:	andcs	r4, r1, #24, 22	; 0x6000
    6158:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
    615c:			; <UNDEFINED> instruction: 0xe7a4601a
    6160:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6164:	vpadd.i8	d20, d0, d5
    6168:	ldmdbmi	r5, {r0, r1, r2, r5, r6, r7, r9, ip, sp}
    616c:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    6170:	tstcc	r4, #2030043136	; 0x79000000
    6174:			; <UNDEFINED> instruction: 0xf7fd4478
    6178:	bmi	500f00 <__assert_fail@plt+0x4fd6c8>
    617c:	andcs	r2, r1, r0, lsl #2
    6180:			; <UNDEFINED> instruction: 0xf7fd447a
    6184:	svclt	0x0000e948
    6188:	andeq	r8, r3, r8, ror #24
    618c:			; <UNDEFINED> instruction: 0x000002b4
    6190:	andeq	r8, r3, r4, asr ip
    6194:	ldrdeq	r0, [r0], -ip
    6198:	andeq	r0, r0, r4, lsr #5
    619c:	andeq	r8, r3, r4, lsl ip
    61a0:	andeq	r0, r0, ip, lsl #5
    61a4:	muleq	r3, r8, r4
    61a8:	andeq	r9, r3, r4, lsr r1
    61ac:	strheq	r2, [r2], -r8
    61b0:	andeq	r9, r3, r8, asr #1
    61b4:			; <UNDEFINED> instruction: 0xfffffbab
    61b8:	andeq	r9, r3, r2, ror #7
    61bc:	andeq	r2, r2, r2, asr r7
    61c0:			; <UNDEFINED> instruction: 0x00021db8
    61c4:	andeq	r2, r2, ip, lsl r0
    61c8:	andeq	r2, r2, ip, lsl #1
    61cc:			; <UNDEFINED> instruction: 0x4605b538
    61d0:			; <UNDEFINED> instruction: 0x009cf8d0
    61d4:	tstlt	r0, r4, lsl #12
    61d8:			; <UNDEFINED> instruction: 0xfff8f7ff
    61dc:			; <UNDEFINED> instruction: 0xf8d54604
    61e0:	smlatblt	r8, r0, r0, r0
    61e4:			; <UNDEFINED> instruction: 0xfff2f7ff
    61e8:	adcmi	r6, r3, #2801664	; 0x2ac000
    61ec:	qasxmi	fp, r3, r8
    61f0:	svclt	0x00384298
    61f4:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    61f8:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    61fc:	svclt	0x000c4d11
    6200:	ldrcs	r2, [r0, -r0, lsl #14]
    6204:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6208:			; <UNDEFINED> instruction: 0x4606b19b
    620c:	and	r2, r2, r0, lsl #8
    6210:	adcmi	r6, r3, #7012352	; 0x6b0000
    6214:	stmiavs	fp!, {r0, r1, r3, r8, fp, ip, lr, pc}
    6218:			; <UNDEFINED> instruction: 0x4630463a
    621c:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    6220:			; <UNDEFINED> instruction: 0xf7fd3401
    6224:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    6228:	strdcs	sp, [r1], -r2
    622c:	strdcs	fp, [r0], -r8
    6230:	stmdbmi	r5, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6234:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6238:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    623c:			; <UNDEFINED> instruction: 0xf080fab0
    6240:			; <UNDEFINED> instruction: 0xbdf80940
    6244:	andeq	r9, r3, r8, lsr r3
    6248:	andeq	r4, r2, lr, asr #4
    624c:	addlt	fp, r2, r0, lsl r5
    6250:	stmdavs	fp, {r2, r3, r6, r9, fp, sp, lr}^
    6254:	bmi	1f274c <__assert_fail@plt+0x1eef14>
    6258:	strls	r2, [r0], #-257	; 0xfffffeff
    625c:			; <UNDEFINED> instruction: 0xf7fd447a
    6260:	ldrdlt	lr, [r2], -r8
    6264:			; <UNDEFINED> instruction: 0x4601bd10
    6268:	andlt	r4, r2, r8, lsl r6
    626c:			; <UNDEFINED> instruction: 0x4010e8bd
    6270:	blt	fe94426c <__assert_fail@plt+0xfe940a34>
    6274:	ldrdeq	r1, [r2], -r4
    6278:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    627c:			; <UNDEFINED> instruction: 0x477068d8
    6280:	andeq	r9, r3, r2, asr #5
    6284:	cfstr32mi	mvfx11, [r6, #224]	; 0xe0
    6288:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    628c:	adchi	pc, sp, r0
    6290:			; <UNDEFINED> instruction: 0xf8d04604
    6294:	smlatblt	r8, r0, r0, r0
    6298:			; <UNDEFINED> instruction: 0xfff4f7ff
    629c:			; <UNDEFINED> instruction: 0x009cf8d4
    62a0:			; <UNDEFINED> instruction: 0xf7ffb108
    62a4:	stmiavs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    62a8:			; <UNDEFINED> instruction: 0xf0002b05
    62ac:	blcs	126500 <__assert_fail@plt+0x122cc8>
    62b0:	addhi	pc, r5, r0
    62b4:	vqdmulh.s<illegal width 8>	d2, d0, d3
    62b8:	ldm	pc, {r0, r2, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    62bc:	ldmdami	r3, {r0, r1, ip, sp, lr, pc}^
    62c0:	blmi	1e06b98 <__assert_fail@plt+0x1e03360>
    62c4:	stmiapl	fp!, {r1, r5, fp, sp, lr}^
    62c8:			; <UNDEFINED> instruction: 0xd05e429a
    62cc:	stmiapl	fp!, {r1, r2, r4, r5, r6, r8, r9, fp, lr}^
    62d0:	mlsle	r8, sl, r2, r4
    62d4:	stmiapl	fp!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
    62d8:			; <UNDEFINED> instruction: 0xf040429a
    62dc:			; <UNDEFINED> instruction: 0xf8d480c8
    62e0:	blcs	12568 <__assert_fail@plt+0xed30>
    62e4:	ldcl	0, cr13, [r3, #404]	; 0x194
    62e8:			; <UNDEFINED> instruction: 0xf8d47a07
    62ec:	blcs	12564 <__assert_fail@plt+0xed2c>
    62f0:	ldc	0, cr13, [r3, #368]	; 0x170
    62f4:	vadd.f32	s0, s0, s14
    62f8:			; <UNDEFINED> instruction: 0xeef70a27
    62fc:	vmov.f32	s14, #64	; 0x3e000000  0.125
    6300:	vsqrt.f32	s1, s15
    6304:	svclt	0x00c8fa10
    6308:	beq	1a01dd0 <__assert_fail@plt+0x19fe598>
    630c:	ldcl	12, cr13, [pc, #32]	; 6334 <__assert_fail@plt+0x2afc>
    6310:			; <UNDEFINED> instruction: 0xeeb57a63
    6314:	vneg.f32	s1, s0
    6318:	svclt	0x0048fa10
    631c:	beq	1a01de4 <__assert_fail@plt+0x19fe5ac>
    6320:	beq	201938 <__assert_fail@plt+0x1fe100>
    6324:	blmi	18b580c <__assert_fail@plt+0x18b1fd4>
    6328:	stmiapl	fp!, {r1, r5, fp, sp, lr}^
    632c:			; <UNDEFINED> instruction: 0xd172429a
    6330:			; <UNDEFINED> instruction: 0x309cf8d4
    6334:	cmnle	r9, r0, lsl #22
    6338:	beq	41e1c <__assert_fail@plt+0x3e5e4>
    633c:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    6340:	bvc	201a94 <__assert_fail@plt+0x1fe25c>
    6344:	beq	1a01c0c <__assert_fail@plt+0x19fe3d4>
    6348:	beq	201960 <__assert_fail@plt+0x1fe128>
    634c:			; <UNDEFINED> instruction: 0xf8d4bd38
    6350:	blcs	125d8 <__assert_fail@plt+0xeda0>
    6354:			; <UNDEFINED> instruction: 0xf8d4d175
    6358:	blcs	125d0 <__assert_fail@plt+0xed98>
    635c:	ldfd	f5, [r4, #496]	; 0x1f0
    6360:	vldmdblt	r8!, {s0-s6}
    6364:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    6368:	cmple	r9, r0, lsl #22
    636c:			; <UNDEFINED> instruction: 0x309cf8d4
    6370:	rscsle	r2, r4, r0, lsl #22
    6374:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q7.5>
    6378:	stmdbmi	pc, {r2, r7, r9, lr}^	; <UNPREDICTABLE>
    637c:	ldrbtmi	r4, [fp], #-2127	; 0xfffff7b1
    6380:			; <UNDEFINED> instruction: 0x33244479
    6384:			; <UNDEFINED> instruction: 0xf7fd4478
    6388:			; <UNDEFINED> instruction: 0xf8d4ea58
    638c:	orrslt	r3, fp, r0, lsr #1
    6390:	beq	2019e4 <__assert_fail@plt+0x1fe1ac>
    6394:			; <UNDEFINED> instruction: 0x309cf8d4
    6398:	adcle	r2, lr, r0, lsl #22
    639c:	bvc	201af0 <__assert_fail@plt+0x1fe2b8>
    63a0:	beq	a01c28 <__assert_fail@plt+0x9fe3f0>
    63a4:	cdp	7, 11, cr14, cr7, cr9, {5}
    63a8:	ldr	r0, [r9, r0, lsl #20]!
    63ac:	beq	41e90 <__assert_fail@plt+0x3e658>
    63b0:	cdp	7, 15, cr14, cr7, cr1, {5}
    63b4:	ldr	r7, [r8, r0, lsl #20]
    63b8:	beq	41e9c <__assert_fail@plt+0x3e664>
    63bc:	blmi	104036c <__assert_fail@plt+0x103cb34>
    63c0:	rsbsmi	pc, lr, #64, 4
    63c4:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    63c8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    63cc:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    63d0:	b	cc43cc <__assert_fail@plt+0xcc0b94>
    63d4:	vpadd.i8	d20, d0, d29
    63d8:	ldmdbmi	sp!, {r0, r2, r3, r4, r5, r6, r9, lr}
    63dc:	ldrbtmi	r4, [fp], #-2109	; 0xfffff7c3
    63e0:			; <UNDEFINED> instruction: 0x33244479
    63e4:			; <UNDEFINED> instruction: 0xf7fd4478
    63e8:	blmi	f00c90 <__assert_fail@plt+0xefd458>
    63ec:	rsbsmi	pc, r6, #64, 4
    63f0:	ldmdami	fp!, {r1, r3, r4, r5, r8, fp, lr}
    63f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    63f8:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    63fc:	b	7443f8 <__assert_fail@plt+0x740bc0>
    6400:	vpadd.i8	d20, d0, d24
    6404:	ldmdbmi	r8!, {r0, r1, r7, r9, lr}
    6408:	ldrbtmi	r4, [fp], #-2104	; 0xfffff7c8
    640c:			; <UNDEFINED> instruction: 0x33244479
    6410:			; <UNDEFINED> instruction: 0xf7fd4478
    6414:	blmi	dc0c64 <__assert_fail@plt+0xdbd42c>
    6418:	addmi	pc, lr, #64, 4
    641c:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    6420:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6424:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    6428:	b	1c4424 <__assert_fail@plt+0x1c0bec>
    642c:	vpadd.i8	d20, d0, d19
    6430:	ldmdbmi	r3!, {r0, r1, r2, r3, r7, r9, lr}
    6434:	ldrbtmi	r4, [fp], #-2099	; 0xfffff7cd
    6438:			; <UNDEFINED> instruction: 0x33244479
    643c:			; <UNDEFINED> instruction: 0xf7fd4478
    6440:	blmi	c80c38 <__assert_fail@plt+0xc7d400>
    6444:	addsvs	pc, r1, #1325400064	; 0x4f000000
    6448:	ldmdami	r1!, {r4, r5, r8, fp, lr}
    644c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6450:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    6454:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6458:	vqdmulh.s<illegal width 8>	d20, d0, d30
    645c:	stmdbmi	lr!, {r0, r3, r7, r9, lr}
    6460:	ldrbtmi	r4, [fp], #-2094	; 0xfffff7d2
    6464:			; <UNDEFINED> instruction: 0x33244479
    6468:			; <UNDEFINED> instruction: 0xf7fd4478
    646c:	blmi	b40c0c <__assert_fail@plt+0xb3d3d4>
    6470:	adcmi	pc, r6, #64, 4
    6474:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
    6478:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    647c:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    6480:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6484:	vqdmulh.s<illegal width 8>	d20, d0, d25
    6488:	stmdbmi	r9!, {r1, r4, r5, r7, r9, lr}
    648c:	ldrbtmi	r4, [fp], #-2089	; 0xfffff7d7
    6490:			; <UNDEFINED> instruction: 0x33244479
    6494:			; <UNDEFINED> instruction: 0xf7fd4478
    6498:	svclt	0x0000e9d0
    649c:	andeq	r0, r0, r0
    64a0:	andeq	r8, r3, r8, lsl #20
    64a4:	andeq	r0, r0, r8, asr r3
    64a8:	strdeq	r0, [r0], -r8
    64ac:	andeq	r0, r0, r4, lsl #5
    64b0:	andeq	r0, r0, ip, ror #5
    64b4:	andeq	r2, r2, r2, asr #10
    64b8:	andeq	r1, r2, r8, lsr #23
    64bc:	andeq	r1, r2, ip, lsl #30
    64c0:	strdeq	r2, [r2], -r8
    64c4:	andeq	r1, r2, lr, asr fp
    64c8:	muleq	r2, r2, lr
    64cc:	andeq	r2, r2, r2, ror #9
    64d0:	andeq	r1, r2, r8, asr #22
    64d4:	andeq	r1, r2, r0, ror #28
    64d8:	andeq	r2, r2, ip, asr #9
    64dc:	andeq	r1, r2, r2, lsr fp
    64e0:	andeq	r1, r2, lr, lsr lr
    64e4:			; <UNDEFINED> instruction: 0x000224b6
    64e8:	andeq	r1, r2, ip, lsl fp
    64ec:	andeq	r1, r2, r8, ror #28
    64f0:	andeq	r2, r2, r0, lsr #9
    64f4:	andeq	r1, r2, r6, lsl #22
    64f8:	andeq	r1, r2, r2, lsl #29
    64fc:	andeq	r2, r2, sl, lsl #9
    6500:	strdeq	r1, [r2], -r0
    6504:	andeq	r1, r2, r4, asr lr
    6508:	andeq	r2, r2, r4, ror r4
    650c:	ldrdeq	r1, [r2], -sl
    6510:	andeq	r1, r2, r6, lsr #28
    6514:	andeq	r2, r2, lr, asr r4
    6518:	andeq	r1, r2, r4, asr #21
    651c:	andeq	r1, r2, r8, lsr #28
    6520:	andeq	r2, r2, r8, asr #8
    6524:	andeq	r1, r2, lr, lsr #21
    6528:	strdeq	r1, [r2], -sl
    652c:	andeq	r2, r2, r2, lsr r4
    6530:	muleq	r2, r8, sl
    6534:	andeq	r1, r2, r4, ror #7
    6538:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    653c:	ldrbtmi	r4, [sp], #-3361	; 0xfffff2df
    6540:	eorsle	r2, r3, r0, lsl #22
    6544:	eorle	r2, r6, r2, lsl #22
    6548:	adcscs	r4, r0, r4, lsl #12
    654c:	mrc2	0, 6, pc, cr10, cr1, {0}
    6550:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    6554:	bicslt	r6, sl, sl, lsl r9
    6558:	cmpvs	r8, sl, asr r9
    655c:	addseq	pc, r8, r2, asr #17
    6560:	movwcs	r4, #2586	; 0xa1a
    6564:			; <UNDEFINED> instruction: 0xf04f491a
    6568:	stmib	r0, {r1, r2, r3, r4, r5, r6, r9, sl, ip, lr}^
    656c:	ldrbtmi	r3, [r9], #-770	; 0xfffffcfe
    6570:	adcmi	pc, ip, r0, asr #17
    6574:	vhsub.s8	q11, q0, <illegal reg q0.5>
    6578:	subhi	r1, r1, #1073741824	; 0x40000000
    657c:	orrvs	r2, r1, sl, lsl #2
    6580:	stmib	r0, {r1, r3, r5, r7, fp, ip, lr}^
    6584:	bicvs	r3, r6, r9, lsr #6
    6588:			; <UNDEFINED> instruction: 0xf8807bd3
    658c:	ldcllt	0, cr3, [r0, #-128]!	; 0xffffff80
    6590:	andeq	lr, r4, r3, asr #19
    6594:	blmi	40052c <__assert_fail@plt+0x3fccf4>
    6598:	adcsvs	pc, r8, #1325400064	; 0x4f000000
    659c:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    65a0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    65a4:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    65a8:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65ac:	vqdmulh.s<illegal width 8>	d20, d0, d12
    65b0:	stmdbmi	ip, {r0, r1, r2, r3, r4, r5, r7, r9, ip, lr}
    65b4:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    65b8:	teqcc	ip, #2030043136	; 0x79000000
    65bc:			; <UNDEFINED> instruction: 0xf7fd4478
    65c0:	svclt	0x0000e93c
    65c4:	andeq	r8, r3, r2, asr r7
    65c8:	andeq	r8, r3, sl, ror #31
    65cc:	ldrdeq	r0, [r0], -r4
    65d0:	muleq	r2, sl, sp
    65d4:	andeq	r2, r2, r0, lsr #6
    65d8:	andeq	r1, r2, r6, lsl #19
    65dc:	andeq	r1, r2, sl, lsr sp
    65e0:	andeq	r2, r2, sl, lsl #6
    65e4:	andeq	r1, r2, r0, ror r9
    65e8:	andeq	r1, r2, r8, lsl #26
    65ec:			; <UNDEFINED> instruction: 0xf7ffb508
    65f0:	smlatblt	r8, r3, pc, pc	; <UNPREDICTABLE>
    65f4:	subvs	r2, r3, #0, 6
    65f8:	svclt	0x0000bd08
    65fc:			; <UNDEFINED> instruction: 0x4604b5f8
    6600:	strmi	r4, [sp], -r6, lsr #28
    6604:	ldrbtmi	r4, [lr], #-3878	; 0xfffff0da
    6608:	ldmibvs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    660c:	blmi	973314 <__assert_fail@plt+0x96fadc>
    6610:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6614:	ldmvs	lr, {r0, r1, r4, r5, r8, ip, sp, pc}
    6618:	movweq	pc, #16422	; 0x4026	; <UNPREDICTABLE>
    661c:	andle	r2, r8, r1, lsl #22
    6620:	eorle	r2, pc, r0, lsl #28
    6624:			; <UNDEFINED> instruction: 0xf7ff4620
    6628:	subvs	pc, r5, #540	; 0x21c
    662c:	adcmi	pc, ip, r0, asr #17
    6630:			; <UNDEFINED> instruction: 0xf7ffbdf8
    6634:	ldmdbmi	ip, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6638:	movwcs	r4, #2588	; 0xa1c
    663c:	ldrbtmi	r5, [sl], #-2169	; 0xfffff787
    6640:	subvs	r6, r2, r3, asr #4
    6644:	andvs	r2, r1, r3, lsl #4
    6648:	smlabbvs	r3, r3, r2, r6
    664c:	stmib	r0, {r0, r1, r8, sl, ip, sp, lr}^
    6650:	strtmi	r2, [r0], -r2, lsl #4
    6654:			; <UNDEFINED> instruction: 0xff70f7ff
    6658:			; <UNDEFINED> instruction: 0xf8c06245
    665c:	ldcllt	0, cr4, [r8, #688]!	; 0x2b0
    6660:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    6664:	ldc2	0, cr15, [sl], {6}
    6668:	stmdacs	r0, {r4, r5, r7, r8, sp, lr}
    666c:	blmi	47adb0 <__assert_fail@plt+0x477578>
    6670:	rscpl	pc, sl, #64, 4
    6674:	ldmdami	r1, {r4, r8, fp, lr}
    6678:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    667c:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
    6680:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6684:	andcs	r4, r5, #229376	; 0x38000
    6688:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    668c:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    6690:			; <UNDEFINED> instruction: 0x46024631
    6694:			; <UNDEFINED> instruction: 0xf7fc2001
    6698:	svclt	0x0000eebe
    669c:	andeq	r8, r3, r6, lsr pc
    66a0:	andeq	r8, r3, r8, lsl #13
    66a4:	andeq	r8, r3, ip, lsr #30
    66a8:	andeq	r0, r0, r8, asr r3
    66ac:	andeq	r1, r2, r6, ror #17
    66b0:	andeq	r1, r2, r6, asr #25
    66b4:	andeq	r2, r2, r8, asr #4
    66b8:	andeq	r1, r2, lr, lsr #17
    66bc:	andeq	r1, r2, lr, lsr #25
    66c0:			; <UNDEFINED> instruction: 0x00021cb6
    66c4:			; <UNDEFINED> instruction: 0xf0002900
    66c8:	push	{r0, r2, r3, r5, r8, pc}
    66cc:	strdlt	r4, [r4], r0
    66d0:			; <UNDEFINED> instruction: 0x46044f95
    66d4:	subshi	pc, r4, #14614528	; 0xdf0000
    66d8:	ldrbtmi	r4, [pc], #-1550	; 66e0 <__assert_fail@plt+0x2ea8>
    66dc:	ldrbtmi	r4, [r8], #1557	; 0x615
    66e0:	stccs	7, cr3, [r0, #-224]	; 0xffffff20
    66e4:			; <UNDEFINED> instruction: 0xf8dfdd0e
    66e8:			; <UNDEFINED> instruction: 0xf04fa248
    66ec:	ldrbtmi	r0, [sl], #2304	; 0x900
    66f0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    66f4:	andcs	r4, r4, #36700160	; 0x2300000
    66f8:	ldrbmi	r2, [r0], -r1, lsl #2
    66fc:	mcr	7, 2, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    6700:	mvnsle	r4, r9, lsr #11
    6704:	strtmi	r4, [r3], -fp, lsl #17
    6708:	tstcs	r1, r6, lsl #4
    670c:			; <UNDEFINED> instruction: 0xf7fc4478
    6710:			; <UNDEFINED> instruction: 0x4631ee3a
    6714:			; <UNDEFINED> instruction: 0xf7ff4620
    6718:			; <UNDEFINED> instruction: 0xf9b6fd99
    671c:	stmdbcs	r0, {r3, ip}
    6720:	rschi	pc, r9, r0
    6724:	movwcs	r2, #513	; 0x201
    6728:			; <UNDEFINED> instruction: 0xf9b2e001
    672c:	movwcc	r2, #4104	; 0x1008
    6730:	svccc	0x00fff1b2
    6734:	addsmi	fp, r1, #24, 30	; 0x60
    6738:	sbceq	lr, r3, #8, 22	; 0x2000
    673c:	bmi	1fbaf18 <__assert_fail@plt+0x1fb76e0>
    6740:	bl	97930 <__assert_fail@plt+0x940f8>
    6744:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    6748:			; <UNDEFINED> instruction: 0x000cf9b6
    674c:			; <UNDEFINED> instruction: 0xf0002800
    6750:	smlabtcs	r1, pc, r0, r8	; <UNPREDICTABLE>
    6754:	and	r2, r1, r0, lsl #4
    6758:			; <UNDEFINED> instruction: 0x1008f9b1
    675c:			; <UNDEFINED> instruction: 0xf1b13201
    6760:	svclt	0x00183fff
    6764:	bl	1d718c <__assert_fail@plt+0x1d3954>
    6768:	mvnsle	r0, r2, asr #3
    676c:	ldrbtmi	r4, [r9], #-2419	; 0xfffff68d
    6770:	sbceq	lr, r2, #1024	; 0x400
    6774:	andls	r6, r0, #215040	; 0x34800
    6778:	bmi	1c4eb84 <__assert_fail@plt+0x1c4b34c>
    677c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6780:	svc	0x0046f7fc
    6784:	ldmibvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp, lr}
    6788:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    678c:	eorscs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    6790:			; <UNDEFINED> instruction: 0xf0004290
    6794:	movwcc	r8, #4232	; 0x1088
    6798:	mvnsle	r2, fp, lsl #22
    679c:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    67a0:	bvc	201e00 <__assert_fail@plt+0x1fe5c8>
    67a4:	mrc	12, 5, r7, cr7, cr2, {1}
    67a8:	bcs	252cc <__assert_fail@plt+0x21a94>
    67ac:	bmi	19fad94 <__assert_fail@plt+0x19f755c>
    67b0:	andls	r4, r2, #2046820352	; 0x7a000000
    67b4:	bmi	198ebc0 <__assert_fail@plt+0x198b388>
    67b8:	stc	6, cr4, [sp, #128]	; 0x80
    67bc:	ldrbtmi	r7, [sl], #-2816	; 0xfffff500
    67c0:	svc	0x0026f7fc
    67c4:	stmdblt	fp, {r0, r1, r4, r5, r6, r9, fp, pc}
    67c8:	mvnslt	r7, r3, lsr sp
    67cc:	strtmi	r4, [r3], -r1, ror #16
    67d0:	tstcs	r1, r6, lsl #4
    67d4:			; <UNDEFINED> instruction: 0xf7fc4478
    67d8:	ldcvc	13, cr14, [r3], #856	; 0x358
    67dc:	cmnle	r7, r0, lsl #22
    67e0:	blcs	25cb4 <__assert_fail@plt+0x2247c>
    67e4:	blmi	173a9a4 <__assert_fail@plt+0x173716c>
    67e8:	bmi	17179dc <__assert_fail@plt+0x17141a4>
    67ec:	strtmi	r2, [r0], -r1, lsl #2
    67f0:			; <UNDEFINED> instruction: 0xf7fc447a
    67f4:	ldclvc	15, cr14, [r3], #56	; 0x38
    67f8:	blmi	1672cec <__assert_fail@plt+0x166f4b4>
    67fc:	bmi	16579f0 <__assert_fail@plt+0x16541b8>
    6800:	strtmi	r2, [r0], -r1, lsl #2
    6804:			; <UNDEFINED> instruction: 0xf7fc447a
    6808:	strtmi	lr, [r1], -r4, lsl #30
    680c:			; <UNDEFINED> instruction: 0xf7fc200a
    6810:	stccs	15, cr14, [r0, #-376]	; 0xfffffe88
    6814:			; <UNDEFINED> instruction: 0xf8dfdd0e
    6818:			; <UNDEFINED> instruction: 0xf04fa150
    681c:	ldrbtmi	r0, [sl], #2304	; 0x900
    6820:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    6824:	andcs	r4, r4, #36700160	; 0x2300000
    6828:	ldrbmi	r2, [r0], -r1, lsl #2
    682c:	stc	7, cr15, [sl, #1008]!	; 0x3f0
    6830:	mvnsle	r4, r9, lsr #11
    6834:			; <UNDEFINED> instruction: 0x309cf8d6
    6838:	eorsle	r2, r8, r0, lsl #22
    683c:	andcs	r4, r6, #4915200	; 0x4b0000
    6840:	strtmi	r2, [r3], -r1, lsl #2
    6844:			; <UNDEFINED> instruction: 0xf7fc4478
    6848:			; <UNDEFINED> instruction: 0xf8d6ed9e
    684c:	stclne	0, cr1, [sl], #-624	; 0xfffffd90
    6850:			; <UNDEFINED> instruction: 0xf7ff4620
    6854:	stccs	15, cr15, [r0, #-220]	; 0xffffff24
    6858:			; <UNDEFINED> instruction: 0xf8dfdd0e
    685c:			; <UNDEFINED> instruction: 0xf04fa114
    6860:	ldrbtmi	r0, [sl], #2304	; 0x900
    6864:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    6868:	andcs	r4, r4, #36700160	; 0x2300000
    686c:	ldrbmi	r2, [r0], -r1, lsl #2
    6870:	stc	7, cr15, [r8, #1008]	; 0x3f0
    6874:	mvnsle	r4, r9, lsr #11
    6878:	ldrdcc	pc, [r0], r6	; <UNPREDICTABLE>
    687c:	eorsle	r2, sp, r0, lsl #22
    6880:			; <UNDEFINED> instruction: 0x4623483c
    6884:	tstcs	r1, r7, lsl #4
    6888:	strcc	r4, [r1, #-1144]	; 0xfffffb88
    688c:	ldcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    6890:	ldrdvs	pc, [r0], r6	; <UNPREDICTABLE>
    6894:			; <UNDEFINED> instruction: 0xf47f2e00
    6898:	andlt	sl, r4, r4, lsr #30
    689c:			; <UNDEFINED> instruction: 0x87f0e8bd
    68a0:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
    68a4:	bl	806c0 <__assert_fail@plt+0x7ce88>
    68a8:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    68ac:			; <UNDEFINED> instruction: 0xf8d6e778
    68b0:	cmnlt	fp, #160	; 0xa0
    68b4:			; <UNDEFINED> instruction: 0x46234831
    68b8:	tstcs	r1, r9, lsl #4
    68bc:			; <UNDEFINED> instruction: 0xf7fc4478
    68c0:	strb	lr, [r8, r2, ror #26]
    68c4:	blcs	25c98 <__assert_fail@plt+0x22460>
    68c8:	blmi	b7ab4c <__assert_fail@plt+0xb77314>
    68cc:			; <UNDEFINED> instruction: 0xe796447b
    68d0:	strtmi	r4, [r3], -ip, lsr #16
    68d4:	tstcs	r1, r4, lsl #4
    68d8:			; <UNDEFINED> instruction: 0xf7fc4478
    68dc:	ldcvc	13, cr14, [r3, #-336]!	; 0xfffffeb0
    68e0:			; <UNDEFINED> instruction: 0x7cf3b91b
    68e4:	addsle	r2, r0, r0, lsl #22
    68e8:	blmi	a0070c <__assert_fail@plt+0x9fced4>
    68ec:			; <UNDEFINED> instruction: 0xe77c447b
    68f0:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
    68f4:	blmi	9c05f8 <__assert_fail@plt+0x9bcdc0>
    68f8:			; <UNDEFINED> instruction: 0xe725447b
    68fc:	strtmi	r4, [r3], -r5, lsr #16
    6900:	tstcs	r1, sl, lsl #4
    6904:	andlt	r4, r4, r8, ror r4
    6908:			; <UNDEFINED> instruction: 0x47f0e8bd
    690c:	ldclt	7, cr15, [r8, #-1008]!	; 0xfffffc10
    6910:	strtmi	r4, [r3], -r1, lsr #16
    6914:	tstcs	r1, sp, lsl #4
    6918:	andlt	r4, r4, r8, ror r4
    691c:			; <UNDEFINED> instruction: 0x47f0e8bd
    6920:	stclt	7, cr15, [lr, #-1008]!	; 0xfffffc10
    6924:	svclt	0x00004770
    6928:	andeq	r7, r3, r6, lsr r7
    692c:	andeq	r7, r3, r2, lsr r7
    6930:	andeq	r1, r2, r2, lsl #11
    6934:	andeq	r1, r2, r0, ror ip
    6938:	ldrdeq	r7, [r3], -r0
    693c:	andeq	r7, r3, r2, lsr #13
    6940:	andeq	r1, r2, r6, lsl #24
    6944:	andeq	r8, r3, sl, lsr ip
    6948:	ldrdeq	r1, [r2], -r2
    694c:	andeq	r1, r2, r8, asr #23
    6950:	ldrdeq	r1, [r2], -sl
    6954:	strdeq	r1, [r2], -r4
    6958:			; <UNDEFINED> instruction: 0x00024ab0
    695c:	andeq	r1, r2, r0, ror #23
    6960:	andeq	r1, r2, r0, lsr #14
    6964:	ldrdeq	r1, [r2], -r4
    6968:	andeq	r1, r2, r2, asr r4
    696c:	andeq	r1, r2, ip, lsr #23
    6970:	andeq	r1, r2, lr, lsl #8
    6974:	andeq	r1, r2, ip, ror fp
    6978:	strdeq	r4, [r2], -r6
    697c:	andeq	r1, r2, ip, lsr fp
    6980:	andeq	r4, r2, ip, asr #19
    6984:	andeq	r0, r2, r8, lsl #26
    6988:	andeq	r1, r2, r0, lsr r6
    698c:	andeq	r1, r2, sl, ror sl
    6990:	andeq	r1, r2, r4, ror sl
    6994:	andeq	r1, r2, r8, lsl #22
    6998:	andeq	r1, r2, r8, asr #21
    699c:	svcmi	0x00f0e92d
    69a0:	stmdavs	r0, {r1, r2, r9, sl, lr}
    69a4:			; <UNDEFINED> instruction: 0xf8dfb083
    69a8:	tstls	r1, r0, lsr #2
    69ac:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
    69b0:	blmi	11baadc <__assert_fail@plt+0x11b72a4>
    69b4:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    69b8:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
    69bc:	ldrble	r0, [sl], #-1818	; 0xfffff8e6
    69c0:	stc2l	7, cr15, [r0], #-1020	; 0xfffffc04
    69c4:	stmdbcs	r0, {r0, r4, r5, fp, sp, lr}
    69c8:	strcs	sp, [r0, #-122]	; 0xffffff86
    69cc:	strtmi	r4, [fp], ip, lsr #12
    69d0:			; <UNDEFINED> instruction: 0xf8d1460a
    69d4:			; <UNDEFINED> instruction: 0xf8c2109c
    69d8:			; <UNDEFINED> instruction: 0xb1f4b09c
    69dc:	ldrd	pc, [r0], r2	; <UNPREDICTABLE>
    69e0:			; <UNDEFINED> instruction: 0xf8de4623
    69e4:			; <UNDEFINED> instruction: 0xf8d3a018
    69e8:	stmibvs	r7, {r5, r7}
    69ec:	teqle	r1, r7, asr r5
    69f0:	bvc	202038 <__assert_fail@plt+0x1fe800>
    69f4:	ldcl	8, cr6, [lr, #864]	; 0x360
    69f8:	vmov.f32	s14, #71	; 0x3e380000  0.1796875
    69fc:	vneg.f32	s15, s15
    6a00:	eorle	pc, r8, r0, lsl sl	; <UNPREDICTABLE>
    6a04:	cdp	8, 11, cr2, cr4, cr2, {0}
    6a08:	eorsle	r7, r0, r7, ror #21
    6a0c:	blx	4425d8 <__assert_fail@plt+0x43eda0>
    6a10:			; <UNDEFINED> instruction: 0xf8d3d521
    6a14:	blcs	12c8c <__assert_fail@plt+0xf454>
    6a18:			; <UNDEFINED> instruction: 0xf8c2d1e5
    6a1c:			; <UNDEFINED> instruction: 0x4614409c
    6a20:	stmdbcs	r0, {r0, r2, r5, r7, r8, ip, sp, pc}
    6a24:	ldrsbtvs	sp, [r1], -r4
    6a28:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
    6a2c:	ldrtle	r0, [r4], #-1819	; 0xfffff8e5
    6a30:			; <UNDEFINED> instruction: 0xf7ff4620
    6a34:	stmdbls	r1, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
    6a38:	stmdavs	sl, {r8, r9, sp}
    6a3c:	addscs	pc, ip, r5, asr #17
    6a40:	stmib	r6, {r2, r3, sp, lr}^
    6a44:	andlt	r3, r3, r0, lsl #6
    6a48:	svchi	0x00f0e8bd
    6a4c:	stmdbcs	r0, {r0, r2, r4, r9, sl, lr}
    6a50:			; <UNDEFINED> instruction: 0xe7e8d1be
    6a54:			; <UNDEFINED> instruction: 0xf8d3d3dd
    6a58:	stmdacs	r0, {r2, r3, r4, r7}
    6a5c:	ldrmi	fp, [r5], -r8, lsl #30
    6a60:	addseq	pc, ip, r2, asr #17
    6a64:	addscs	pc, ip, r3, asr #17
    6a68:			; <UNDEFINED> instruction: 0xd1b12900
    6a6c:	mrc	7, 7, lr, cr1, cr11, {6}
    6a70:	ldrbtle	pc, [r0], #2576	; 0xa10	; <UNPREDICTABLE>
    6a74:	ldmdami	r6, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6a78:	blmi	58ee84 <__assert_fail@plt+0x58b64c>
    6a7c:			; <UNDEFINED> instruction: 0xf8584a16
    6a80:	ldrbtmi	r4, [fp], #-0
    6a84:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    6a88:	stcl	7, cr15, [r2, #1008]	; 0x3f0
    6a8c:	ldmdavs	r1!, {r5, fp, sp, lr}
    6a90:			; <UNDEFINED> instruction: 0xf7ff2202
    6a94:	ldmdavs	r0!, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
    6a98:	stmdami	sp, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    6a9c:	blmi	3ceea8 <__assert_fail@plt+0x3cb670>
    6aa0:			; <UNDEFINED> instruction: 0xf8584a0f
    6aa4:	ldrbtmi	r8, [fp], #-0
    6aa8:			; <UNDEFINED> instruction: 0xf8d8447a
    6aac:			; <UNDEFINED> instruction: 0xf7fc0000
    6ab0:			; <UNDEFINED> instruction: 0xf8d8edb0
    6ab4:	andcs	r0, r2, #0
    6ab8:			; <UNDEFINED> instruction: 0xf7ff4621
    6abc:	ldr	pc, [r7, r3, lsl #28]!
    6ac0:	strmi	r4, [ip], -sp, lsl #12
    6ac4:	svclt	0x0000e7b0
    6ac8:	andeq	r8, r3, r4, ror #5
    6acc:	ldrdeq	r0, [r0], -r4
    6ad0:	andeq	r0, r0, r4, ror #5
    6ad4:	muleq	r2, r6, r9
    6ad8:			; <UNDEFINED> instruction: 0x000219b0
    6adc:	muleq	r2, r6, r9
    6ae0:	andeq	r1, r2, ip, lsl #19
    6ae4:			; <UNDEFINED> instruction: 0x461eb5f8
    6ae8:	strmi	r4, [fp], -sp, lsl #26
    6aec:	ldrsbtgt	pc, [r4], -pc	; <UNPREDICTABLE>
    6af0:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
    6af4:	ldrtmi	r4, [r1], -r4, lsl #12
    6af8:	ldrbtmi	r4, [ip], #1560	; 0x618
    6afc:	andsgt	pc, ip, r5, asr #17
    6b00:			; <UNDEFINED> instruction: 0xff4cf7ff
    6b04:	stmibvs	fp!, {r3, r4, r5, r9, sl, lr}^
    6b08:			; <UNDEFINED> instruction: 0x47984631
    6b0c:	ldrbeq	pc, [r8, -r4, lsl #2]	; <UNPREDICTABLE>
    6b10:	stmibvs	sl!, {r5, r9, sl, lr}^
    6b14:	ldrtmi	r3, [r1], -r8, lsl #8
    6b18:	adcsmi	r4, ip, #144, 14	; 0x2400000
    6b1c:	ldfltp	f5, [r8, #992]!	; 0x3e0
    6b20:	andeq	r8, r3, sl, asr #20
    6b24:			; <UNDEFINED> instruction: 0xfffffe9f
    6b28:	ldrdcs	r4, [r0, -r0]
    6b2c:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    6b30:	svcmi	0x00f0e92d
    6b34:	stmdavs	r4, {r0, r5, r7, ip, sp, pc}
    6b38:	svcmi	0x00ce58d3
    6b3c:	tstls	pc, #1769472	; 0x1b0000
    6b40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b44:	smlabtne	r5, sp, r9, lr
    6b48:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6b4c:	stfcss	f1, [r0], {7}
    6b50:	teqhi	ip, r0	; <UNPREDICTABLE>
    6b54:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6b58:	ldfeqp	f7, [ip], #-52	; 0xffffffcc
    6b5c:	strtmi	r4, [r2], -r5, lsl #12
    6b60:	subsvs	r4, r9, fp, asr #12
    6b64:	blne	244c78 <__assert_fail@plt+0x241440>
    6b68:	mvnsle	r4, r3, ror #10
    6b6c:			; <UNDEFINED> instruction: 0x009cf8d4
    6b70:	teq	r1, r0, lsl r9
    6b74:	ldrmi	r4, [r8], -r2, lsl #12
    6b78:			; <UNDEFINED> instruction: 0x309cf8d0
    6b7c:	blcs	20ec8 <__assert_fail@plt+0x1d690>
    6b80:	addscc	sp, ip, #248, 2	; 0x3e
    6b84:	blcs	e0d98 <__assert_fail@plt+0xdd560>
    6b88:	blmi	feefb0f0 <__assert_fail@plt+0xfeef78b8>
    6b8c:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    6b90:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    6b94:	svceq	0x0009f013
    6b98:	rschi	pc, pc, r0, asr #32
    6b9c:	blcs	e0e30 <__assert_fail@plt+0xdd5f8>
    6ba0:			; <UNDEFINED> instruction: 0xf8d4bf08
    6ba4:	andle	r8, r1, ip
    6ba8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6bac:	blcs	d9680 <__assert_fail@plt+0xd5e48>
    6bb0:	streq	pc, [r0], -pc, asr #32
    6bb4:	ldrbtmi	r4, [sl], #-1723	; 0xfffff945
    6bb8:	bmi	fec6b3c4 <__assert_fail@plt+0xfec67b8c>
    6bbc:	andls	r4, r2, #2046820352	; 0x7a000000
    6bc0:	ldrbtmi	r4, [sl], #-2736	; 0xfffff550
    6bc4:	rsble	r9, pc, r3, lsl #4
    6bc8:	ldrdvc	pc, [r0], r4	; <UNPREDICTABLE>
    6bcc:	blcs	a0ec0 <__assert_fail@plt+0x9d688>
    6bd0:	ldmdale	r5, {r3, r4, r5, r6, ip, lr, pc}^
    6bd4:	svceq	0x0001f1b8
    6bd8:	subsle	r7, ip, fp, lsr ip
    6bdc:	cmnle	fp, r0, lsl #22
    6be0:	stmibmi	sl!, {r0, r3, r5, r7, r8, r9, fp, lr}
    6be4:			; <UNDEFINED> instruction: 0xf85b4aaa
    6be8:	ldmdavs	r8!, {r0, r1, ip, sp}
    6bec:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    6bf0:	adcgt	pc, r0, #14614528	; 0xdf0000
    6bf4:	svclt	0x00184288
    6bf8:			; <UNDEFINED> instruction: 0xf85b4298
    6bfc:			; <UNDEFINED> instruction: 0xf85b2002
    6c00:	svclt	0x000c100c
    6c04:	movwcs	r2, #769	; 0x301
    6c08:	svclt	0x00084290
    6c0c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6c10:	svclt	0x00084288
    6c14:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6c18:	rsble	r2, r5, r0, lsl #22
    6c1c:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    6c20:			; <UNDEFINED> instruction: 0xf1000719
    6c24:			; <UNDEFINED> instruction: 0xf8d480bd
    6c28:	mlavs	fp, ip, r0, r3
    6c2c:	movwcs	lr, #31197	; 0x79dd
    6c30:			; <UNDEFINED> instruction: 0xf8c49407
    6c34:	bllt	fe2ceeac <__assert_fail@plt+0xfe2cb674>
    6c38:	eor	r9, pc, r8, lsl #8
    6c3c:			; <UNDEFINED> instruction: 0xf876f7ff
    6c40:			; <UNDEFINED> instruction: 0xf8574b8d
    6c44:			; <UNDEFINED> instruction: 0xf8daa003
    6c48:			; <UNDEFINED> instruction: 0xf013302c
    6c4c:			; <UNDEFINED> instruction: 0xf0400f09
    6c50:	stmdavs	ip!, {r2, r4, r7, pc}
    6c54:			; <UNDEFINED> instruction: 0xd1a12c00
    6c58:	bge	1584f8 <__assert_fail@plt+0x154cc0>
    6c5c:	strtmi	sl, [fp], -r7, lsl #18
    6c60:			; <UNDEFINED> instruction: 0xf7ff4648
    6c64:	bmi	fe346968 <__assert_fail@plt+0xfe343130>
    6c68:	ldrbtmi	r4, [sl], #-2945	; 0xfffff47f
    6c6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c70:	subsmi	r9, sl, pc, lsl fp
    6c74:	rscshi	pc, r7, r0, asr #32
    6c78:	eorlt	r4, r1, r0, lsr r6
    6c7c:	svchi	0x00f0e8bd
    6c80:			; <UNDEFINED> instruction: 0xf0402b03
    6c84:			; <UNDEFINED> instruction: 0xf10480e5
    6c88:			; <UNDEFINED> instruction: 0xf7ff00a0
    6c8c:			; <UNDEFINED> instruction: 0xf8d4ff4d
    6c90:	ldrtvc	r3, [r8], #-160	; 0xffffff60
    6c94:	ldmiblt	fp!, {r0, r1, r3, r4, sl, fp, ip, sp, lr}^
    6c98:	ldreq	pc, [ip, #260]	; 0x104
    6c9c:	stccs	8, cr6, [r0], {44}	; 0x2c
    6ca0:	stmiavs	r3!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    6ca4:	orrle	r2, pc, r3, lsl #22
    6ca8:	strbmi	r6, [r3, #-2275]	; 0xfffff71d
    6cac:	strtmi	sp, [r0], -ip, lsl #1
    6cb0:	strbmi	r4, [r1], -sl, lsr #12
    6cb4:			; <UNDEFINED> instruction: 0xf83af7ff
    6cb8:			; <UNDEFINED> instruction: 0xf8d44604
    6cbc:	ldmvs	fp!, {r5, r7, ip, sp, lr}
    6cc0:	orrle	r2, r6, r2, lsl #22
    6cc4:	adceq	pc, r0, r7, lsl #2
    6cc8:			; <UNDEFINED> instruction: 0xff2ef7ff
    6ccc:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    6cd0:	cfldrsvc	mvf7, [fp], {56}	; 0x38
    6cd4:	sbcsle	r2, pc, r0, lsl #22
    6cd8:	stmdbge	r7, {r0, r2, r9, fp, sp, pc}
    6cdc:	strbmi	r4, [r8], -fp, lsr #12
    6ce0:			; <UNDEFINED> instruction: 0xff00f7ff
    6ce4:	ldrb	r2, [r7, r1, lsl #12]
    6ce8:	blmi	1b596a0 <__assert_fail@plt+0x1b55e68>
    6cec:			; <UNDEFINED> instruction: 0xe1b4f8df
    6cf0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6cf4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6cf8:	addsmi	r4, r8, #1753088	; 0x1ac000
    6cfc:	addsmi	fp, r0, #24, 30	; 0x60
    6d00:	strhgt	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    6d04:	andcc	pc, lr, fp, asr r8	; <UNPREDICTABLE>
    6d08:	andcs	fp, r1, #12, 30	; 0x30
    6d0c:			; <UNDEFINED> instruction: 0xf85b2200
    6d10:			; <UNDEFINED> instruction: 0xf1bc1001
    6d14:	svclt	0x00080f00
    6d18:	addsmi	r2, r8, #268435456	; 0x10000000
    6d1c:			; <UNDEFINED> instruction: 0xf042bf08
    6d20:	addmi	r0, r8, #268435456	; 0x10000000
    6d24:			; <UNDEFINED> instruction: 0xf042bf08
    6d28:	bcs	7534 <__assert_fail@plt+0x3cfc>
    6d2c:	blmi	17fae04 <__assert_fail@plt+0x17f75cc>
    6d30:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6d34:			; <UNDEFINED> instruction: 0xd0534298
    6d38:	svceq	0x0001f1bc
    6d3c:	ldmibvs	fp!, {r2, r3, r5, r7, r8, fp, ip, lr, pc}
    6d40:	bcs	4e6b0 <__assert_fail@plt+0x4ae78>
    6d44:			; <UNDEFINED> instruction: 0xf1bcd944
    6d48:	adcle	r0, r5, r2, lsl #30
    6d4c:	ldrdcs	pc, [ip], -sl	; <UNPREDICTABLE>
    6d50:	ldrble	r0, [r2], #-1810	; 0xfffff8ee
    6d54:			; <UNDEFINED> instruction: 0x109cf8d4
    6d58:	bl	b15e0 <__assert_fail@plt+0xadda8>
    6d5c:	eorvs	r0, r9, r3, asr #5
    6d60:	eorsne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6d64:	addsne	pc, ip, r4, asr #17
    6d68:	eorsmi	pc, r3, r9, asr #16
    6d6c:	mrrccc	8, 5, pc, r8, cr2	; <UNPREDICTABLE>
    6d70:	orrsle	r2, r3, r0, lsl #22
    6d74:	mrrcmi	8, 4, pc, r8, cr2	; <UNPREDICTABLE>
    6d78:	blmi	1380bc0 <__assert_fail@plt+0x137d388>
    6d7c:	stmdami	sp, {r1, r2, r4, r9, sp}^
    6d80:	ldmpl	ip!, {r0, r8, sp}^
    6d84:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    6d88:	b	fff44d80 <__assert_fail@plt+0xfff41548>
    6d8c:	stmdavs	r9!, {r5, fp, sp, lr}
    6d90:			; <UNDEFINED> instruction: 0xf7ff2200
    6d94:			; <UNDEFINED> instruction: 0xe75cfc97
    6d98:	blcs	2148c <__assert_fail@plt+0x1dc54>
    6d9c:	ldr	sp, [sp, -r7, asr #3]!
    6da0:	tstcs	r1, r3, asr #16
    6da4:			; <UNDEFINED> instruction: 0xf8ba9a01
    6da8:			; <UNDEFINED> instruction: 0xf85b3044
    6dac:	ldmdavs	r8!, {ip, sp, lr}
    6db0:	stc	7, cr15, [lr], #-1008	; 0xfffffc10
    6db4:			; <UNDEFINED> instruction: 0xf8d46838
    6db8:			; <UNDEFINED> instruction: 0xf7ff10a0
    6dbc:	ldmdavs	fp!, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    6dc0:	andscs	r9, r0, #131072	; 0x20000
    6dc4:			; <UNDEFINED> instruction: 0xf7fc2101
    6dc8:			; <UNDEFINED> instruction: 0xe72ceade
    6dcc:	strb	r4, [sl, -r6, lsr #12]
    6dd0:	bcs	260c0 <__assert_fail@plt+0x22888>
    6dd4:			; <UNDEFINED> instruction: 0xe7b6d0ba
    6dd8:	strtmi	r4, [r0], -sl, lsr #12
    6ddc:	ldrb	r2, [r1], r3, lsl #2
    6de0:			; <UNDEFINED> instruction: 0x309cf8d4
    6de4:	ldmib	sp, {r0, r1, r3, r5, sp, lr}^
    6de8:	strls	r2, [r5], #-773	; 0xfffffcfb
    6dec:	addscs	pc, ip, r4, asr #17
    6df0:			; <UNDEFINED> instruction: 0xf47f2b00
    6df4:	strls	sl, [r6], #-3923	; 0xfffff0ad
    6df8:	stmdami	sp!, {r4, r6, r8, r9, sl, sp, lr, pc}
    6dfc:	bls	d8790 <__assert_fail@plt+0xd4f58>
    6e00:			; <UNDEFINED> instruction: 0xf85b2101
    6e04:	ldmdavs	r8!, {ip, sp, lr}
    6e08:	stc	7, cr15, [r2], {252}	; 0xfc
    6e0c:			; <UNDEFINED> instruction: 0xf8d46838
    6e10:			; <UNDEFINED> instruction: 0xf7ff10a0
    6e14:			; <UNDEFINED> instruction: 0xf8d4fa1b
    6e18:	stmdbmi	r7!, {r5, r7, sp}
    6e1c:	ldmdavs	r8!, {r8, r9, sp}
    6e20:	ldrbtmi	r6, [r9], #-2455	; 0xfffff669
    6e24:	eorscs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    6e28:	mulle	sp, r7, r2
    6e2c:	blcs	2d3a38 <__assert_fail@plt+0x2d0200>
    6e30:	blmi	8bb618 <__assert_fail@plt+0x8b7de0>
    6e34:	bmi	898028 <__assert_fail@plt+0x8947f0>
    6e38:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6e3c:	bl	ffa44e34 <__assert_fail@plt+0xffa415fc>
    6e40:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    6e44:			; <UNDEFINED> instruction: 0xe785699b
    6e48:	biceq	lr, r3, #1024	; 0x400
    6e4c:	ubfx	r6, fp, #16, #19
    6e50:	andcs	r4, r5, #28, 18	; 0x70000
    6e54:	ldrbtmi	r2, [r9], #-0
    6e58:	b	b44e50 <__assert_fail@plt+0xb41618>
    6e5c:	strmi	r2, [r2], -r0, lsl #2
    6e60:			; <UNDEFINED> instruction: 0xf7fc2001
    6e64:			; <UNDEFINED> instruction: 0xf7fcead8
    6e68:	svclt	0x0000ea32
    6e6c:	andeq	r8, r3, r2, ror #2
    6e70:			; <UNDEFINED> instruction: 0x000002b4
    6e74:	andeq	r8, r3, r8, asr #2
    6e78:	ldrdeq	r0, [r0], -r4
    6e7c:			; <UNDEFINED> instruction: 0x000218ba
    6e80:	ldrdeq	r1, [r2], -r8
    6e84:	andeq	r1, r2, r6, ror #17
    6e88:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6e8c:	andeq	r0, r0, r0, asr #6
    6e90:	andeq	r0, r0, r8, asr #5
    6e94:	muleq	r0, r0, r2
    6e98:	andeq	r8, r3, r6, lsr #32
    6e9c:	andeq	r0, r0, ip, ror #5
    6ea0:	andeq	r0, r0, r8, asr r3
    6ea4:	strdeq	r0, [r0], -r8
    6ea8:	andeq	r0, r0, r4, lsl #5
    6eac:	andeq	r0, r0, r8, lsl #6
    6eb0:	andeq	r0, r0, r4, ror #5
    6eb4:	ldrdeq	r1, [r2], -r4
    6eb8:	andeq	r8, r3, r2, lsr #11
    6ebc:	andeq	r1, r2, ip, lsr r5
    6ec0:	andeq	r1, r2, lr, lsl #13
    6ec4:	andeq	r1, r2, lr, ror #5
    6ec8:	svcmi	0x00f0e92d
    6ecc:	blhi	c2388 <__assert_fail@plt+0xbeb50>
    6ed0:	ldrbtmi	r4, [sp], #-3430	; 0xfffff29a
    6ed4:	tstlt	r8, #135	; 0x87
    6ed8:	strmi	r4, [r4], -r5, ror #22
    6edc:			; <UNDEFINED> instruction: 0xf8df4a65
    6ee0:			; <UNDEFINED> instruction: 0xf8df9198
    6ee4:	ldrbtmi	r8, [sl], #-408	; 0xfffffe68
    6ee8:	andls	r4, r5, #-117440512	; 0xf9000000
    6eec:	stmiapl	lr!, {r3, r4, r5, r6, r7, sl, lr}^
    6ef0:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
    6ef4:	stmiavs	r3!, {r2, r8, r9, ip, pc}
    6ef8:	blcs	e1ac8 <__assert_fail@plt+0xde290>
    6efc:			; <UNDEFINED> instruction: 0xf002bf1c
    6f00:	blls	147728 <__assert_fail@plt+0x143ef0>
    6f04:	bllt	10baf54 <__assert_fail@plt+0x10b771c>
    6f08:			; <UNDEFINED> instruction: 0x009cf8d4
    6f0c:			; <UNDEFINED> instruction: 0xffdcf7ff
    6f10:	mvnsle	r2, r0, lsl #16
    6f14:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    6f18:			; <UNDEFINED> instruction: 0xffd6f7ff
    6f1c:	mvnle	r2, r0, lsl #16
    6f20:	andlt	r2, r7, r0
    6f24:	blhi	c2220 <__assert_fail@plt+0xbe9e8>
    6f28:	svchi	0x00f0e8bd
    6f2c:			; <UNDEFINED> instruction: 0x309cf8d4
    6f30:	beq	242f40 <__assert_fail@plt+0x23f708>
    6f34:	blcs	18884 <__assert_fail@plt+0x1504c>
    6f38:			; <UNDEFINED> instruction: 0xf8d4d055
    6f3c:	svccs	0x000070a0
    6f40:			; <UNDEFINED> instruction: 0xf8d3d056
    6f44:	stmdbcs	r0, {r5, r7, ip}
    6f48:	strmi	sp, [r8], -pc, asr #32
    6f4c:	mrc2	7, 5, pc, cr0, cr14, {7}
    6f50:	blmi	1333578 <__assert_fail@plt+0x132fd40>
    6f54:	bcs	18148 <__assert_fail@plt+0x14910>
    6f58:	stmdami	fp, {r1, r2, r4, r6, r7, ip, lr, pc}^
    6f5c:	bmi	12cf368 <__assert_fail@plt+0x12cbb30>
    6f60:	ldrbtmi	r5, [sl], #-2095	; 0xfffff7d1
    6f64:			; <UNDEFINED> instruction: 0xf7fc6838
    6f68:	ldmdavs	r8!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    6f6c:	strtmi	r2, [r1], -r0, lsl #4
    6f70:	blx	fea44f76 <__assert_fail@plt+0xfea4173e>
    6f74:	ldrtmi	lr, [r8], -r8, asr #15
    6f78:	mrc2	7, 4, pc, cr10, cr14, {7}
    6f7c:	blmi	11333c4 <__assert_fail@plt+0x112fb8c>
    6f80:			; <UNDEFINED> instruction: 0xe7c0447b
    6f84:			; <UNDEFINED> instruction: 0xf7ff4608
    6f88:	strmi	pc, [r3], r1, lsr #18
    6f8c:			; <UNDEFINED> instruction: 0xf7ff4638
    6f90:	strmi	pc, [r3, #2333]	; 0x91d
    6f94:	blmi	ffd7a4 <__assert_fail@plt+0xff9f6c>
    6f98:			; <UNDEFINED> instruction: 0xe7b4447b
    6f9c:			; <UNDEFINED> instruction: 0xf1bad010
    6fa0:			; <UNDEFINED> instruction: 0xd1280f00
    6fa4:			; <UNDEFINED> instruction: 0x3727e9d4
    6fa8:			; <UNDEFINED> instruction: 0xf8d368a1
    6fac:	stmdbcs	r3, {r5, r7}
    6fb0:	adcvc	pc, r0, r3, asr #17
    6fb4:	adceq	pc, r0, r4, asr #17
    6fb8:	blmi	dfb2b0 <__assert_fail@plt+0xdf7a78>
    6fbc:			; <UNDEFINED> instruction: 0xe7a2447b
    6fc0:	bhi	20270c <__assert_fail@plt+0x1feed4>
    6fc4:	bhi	202628 <__assert_fail@plt+0x1fedf0>
    6fc8:	svceq	0x0000f1ba
    6fcc:	blmi	cfb468 <__assert_fail@plt+0xcf7c30>
    6fd0:	stmiapl	fp!, {r0, r5, fp, sp, lr}^
    6fd4:	mlasle	r8, r9, r2, r4
    6fd8:	stmiapl	fp!, {r0, r4, r5, r8, r9, fp, lr}^
    6fdc:	mlasle	ip, r9, r2, r4
    6fe0:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    6fe4:	blls	140e28 <__assert_fail@plt+0x13d5f0>
    6fe8:	blmi	c00e24 <__assert_fail@plt+0xbfd5ec>
    6fec:			; <UNDEFINED> instruction: 0xe78a447b
    6ff0:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    6ff4:	blmi	940e18 <__assert_fail@plt+0x93d5e0>
    6ff8:	tstcs	r1, r8, lsl r2
    6ffc:	stmiapl	pc!, {r6, r9, sl, lr}^	; <UNPREDICTABLE>
    7000:			; <UNDEFINED> instruction: 0xf7fc683b
    7004:	andcs	lr, r0, #192, 18	; 0x300000
    7008:			; <UNDEFINED> instruction: 0x46216838
    700c:	blx	16c5012 <__assert_fail@plt+0x16c17da>
    7010:			; <UNDEFINED> instruction: 0xf0036af3
    7014:	ldrbmi	r0, [r2], -r8, lsl #20
    7018:	cdp	7, 11, cr14, cr7, cr4, {6}
    701c:	blmi	6a5b44 <__assert_fail@plt+0x6a230c>
    7020:	tstcs	r1, sl, asr #12
    7024:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7028:	bvs	ffa42b0c <__assert_fail@plt+0xffa3f2d4>
    702c:	blvc	c2668 <__assert_fail@plt+0xbee30>
    7030:	blvs	4266c <__assert_fail@plt+0x3ee34>
    7034:	b	ffb4502c <__assert_fail@plt+0xffb417f4>
    7038:	stmdavs	r1!, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr}
    703c:	beq	243050 <__assert_fail@plt+0x23f818>
    7040:			; <UNDEFINED> instruction: 0x46524b16
    7044:	addsmi	r5, r9, #15400960	; 0xeb0000
    7048:	nrmdm	f5, f6
    704c:	vsqrt.f32	s17, s16
    7050:	vstmiale	r4!, {s30-s45}
    7054:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    7058:	mrc	7, 7, lr, cr4, cr5, {2}
    705c:	vsqrt.f32	s17, s16
    7060:	ldrle	pc, [ip], #2576	; 0xa10
    7064:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    7068:	svclt	0x0000e74d
    706c:			; <UNDEFINED> instruction: 0x00037dbe
    7070:	ldrdeq	r0, [r0], -r4
    7074:	andeq	r1, r2, sl, lsr #12
    7078:	andeq	r1, r2, r0, lsl #14
    707c:	andeq	r1, r2, r8, lsl r7
    7080:	andeq	r1, r2, r6, lsl #12
    7084:	strdeq	r1, [r2], -r4
    7088:	andeq	r0, r0, r4, ror #5
    708c:			; <UNDEFINED> instruction: 0x000216be
    7090:	andeq	r1, r2, r8, lsr #11
    7094:	ldrdeq	r1, [r2], -r0
    7098:	andeq	r1, r2, r4, asr r5
    709c:	andeq	r0, r0, r4, lsl #5
    70a0:	andeq	r0, r0, r8, asr r3
    70a4:	muleq	r2, r6, r5
    70a8:	andeq	r1, r2, ip, ror #9
    70ac:	andeq	r1, r2, r6, lsl #10
    70b0:	andeq	r1, r2, r6, lsr r5
    70b4:	andeq	r1, r2, r2, asr r5
    70b8:	svcmi	0x00f0e92d
    70bc:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    70c0:	addmi	r8, r2, #2048	; 0x800
    70c4:	ldrbtmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    70c8:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    70cc:			; <UNDEFINED> instruction: 0xf8df447c
    70d0:	addlt	r3, sp, r8, ror r4
    70d4:	andls	r4, sl, #2063597568	; 0x7b000000
    70d8:	stmdapl	r1!, {r0, r1, r2, ip, pc}^
    70dc:	tstls	fp, r9, lsl #16
    70e0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    70e4:	orreq	lr, r2, r6, lsl #22
    70e8:			; <UNDEFINED> instruction: 0xf04f6099
    70ec:	tstvs	r9, r0, lsl #2
    70f0:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    70f4:	movwls	r4, #13435	; 0x347b
    70f8:			; <UNDEFINED> instruction: 0xf8dfda14
    70fc:	ldrbtmi	r4, [ip], #-1108	; 0xfffffbac
    7100:	bls	2bf12c <__assert_fail@plt+0x2bb8f4>
    7104:	andcc	r9, r1, #114688	; 0x1c000
    7108:	addmi	r6, sl, #6488064	; 0x630000
    710c:			; <UNDEFINED> instruction: 0xf103920a
    7110:	rsbvs	r0, r3, r1, lsl #6
    7114:			; <UNDEFINED> instruction: 0xf856da06
    7118:	tstcs	r1, r2, lsr #32
    711c:			; <UNDEFINED> instruction: 0xf806f001
    7120:	rscle	r2, lr, r0, lsl #16
    7124:	strtpl	pc, [ip], #-2271	; 0xfffff721
    7128:			; <UNDEFINED> instruction: 0x4628447d
    712c:	cdp2	0, 11, cr15, cr6, cr5, {0}
    7130:			; <UNDEFINED> instruction: 0xf8df4603
    7134:	movwls	r0, #17444	; 0x4424
    7138:			; <UNDEFINED> instruction: 0xf0054478
    713c:	strmi	pc, [r3], -pc, lsr #29
    7140:	ldreq	pc, [r8], #-2271	; 0xfffff721
    7144:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    7148:	cdp2	0, 10, cr15, cr8, cr5, {0}
    714c:	andls	r9, r5, r4, lsl #22
    7150:			; <UNDEFINED> instruction: 0xf0002b00
    7154:	blls	1a78d4 <__assert_fail@plt+0x1a409c>
    7158:			; <UNDEFINED> instruction: 0xf0002b00
    715c:	blls	1678a0 <__assert_fail@plt+0x164068>
    7160:			; <UNDEFINED> instruction: 0xf0002b00
    7164:	ldfmip	f0, [lr], #768	; 0x300
    7168:	ldrtmi	sl, [r1], -r7, lsl #22
    716c:	ldrbtmi	r9, [ip], #-2052	; 0xfffff7fc
    7170:	mcr	6, 0, r4, cr8, cr10, {0}
    7174:			; <UNDEFINED> instruction: 0xf0043a10
    7178:	ldmib	r4, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    717c:	andcs	r3, r1, r4, lsl #4
    7180:	subsvs	r9, r5, r7, lsl #18
    7184:	eoreq	pc, r1, r3, lsl #17
    7188:			; <UNDEFINED> instruction: 0xf0054630
    718c:	stmdbvs	r0!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    7190:	blx	d45190 <__assert_fail@plt+0xd41958>
    7194:	stmdbls	r7, {r1, r3, r8, r9, fp, ip, pc}
    7198:	ble	18d7bcc <__assert_fail@plt+0x18d4394>
    719c:			; <UNDEFINED> instruction: 0xf04f4af1
    71a0:	stmdbls	r3, {r8, fp}
    71a4:	bicge	pc, r0, #14614528	; 0xdf0000
    71a8:			; <UNDEFINED> instruction: 0xf8514df0
    71ac:	ldrbtmi	r8, [sl], #2
    71b0:	ands	r4, r2, sp, ror r4
    71b4:			; <UNDEFINED> instruction: 0xf8da9b0a
    71b8:	ldrbmi	r0, [fp, #-20]	; 0xffffffec
    71bc:	svclt	0x000c6047
    71c0:			; <UNDEFINED> instruction: 0xf8562300
    71c4:	subvs	r3, r3, #43	; 0x2b
    71c8:	blx	6451c8 <__assert_fail@plt+0x641990>
    71cc:			; <UNDEFINED> instruction: 0xf7fe6928
    71d0:	blls	2c5a2c <__assert_fail@plt+0x2c21f4>
    71d4:	addmi	r9, fp, #114688	; 0x1c000
    71d8:			; <UNDEFINED> instruction: 0xf856da44
    71dc:	tstcs	r0, r3, lsr #32
    71e0:	eorls	pc, r8, r8, lsl #17
    71e4:			; <UNDEFINED> instruction: 0xffa2f000
    71e8:	stmdacs	r0, {r2, r9, sl, lr}
    71ec:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    71f0:			; <UNDEFINED> instruction: 0xf8569b0a
    71f4:	ldrtmi	r7, [r8], -r3, lsr #32
    71f8:	cdp2	0, 5, cr15, cr0, cr5, {0}
    71fc:	stmdacs	r0, {r2, r9, sl, lr}
    7200:	teqhi	r9, r0	; <UNPREDICTABLE>
    7204:	bge	2a1218 <__assert_fail@plt+0x29d9e0>
    7208:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    720c:	blcs	118ad8 <__assert_fail@plt+0x1152a0>
    7210:	svclt	0x001c6883
    7214:	bleq	83648 <__assert_fail@plt+0x7fe10>
    7218:	eorlt	pc, r8, sp, asr #17
    721c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    7220:	bls	2bb948 <__assert_fail@plt+0x2b8110>
    7224:	pkhtbmi	r4, r3, sp, asr #12
    7228:	eorhi	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    722c:	svceq	0x0000f1b8
    7230:	cmnhi	sl, r0	; <UNPREDICTABLE>
    7234:	blcs	1212c8 <__assert_fail@plt+0x11da90>
    7238:	adcmi	fp, sl, #8, 30
    723c:	andeq	pc, r5, #79	; 0x4f
    7240:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    7244:			; <UNDEFINED> instruction: 0xf0002500
    7248:	stmibmi	r9, {r2, r3, r4, r6, r7, pc}^
    724c:			; <UNDEFINED> instruction: 0xf7fc4479
    7250:	blls	2c1320 <__assert_fail@plt+0x2bdae8>
    7254:	strtmi	r9, [r9], -r0, lsl #14
    7258:	eorcc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    725c:	andcs	r4, r1, r2, lsl #12
    7260:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7264:	ldrtmi	r4, [r0], -r3, asr #25
    7268:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    726c:			; <UNDEFINED> instruction: 0xf0053204
    7270:	stmdbvs	r0!, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
    7274:			; <UNDEFINED> instruction: 0x3098f8d0
    7278:			; <UNDEFINED> instruction: 0xf0002b00
    727c:	ldrmi	r8, [r8], -r3, lsr #1
    7280:			; <UNDEFINED> instruction: 0xff48f000
    7284:	subsle	r2, r3, r0, lsl #16
    7288:	bcs	442af0 <__assert_fail@plt+0x43f2b8>
    728c:	stmdals	r6, {r0, r4, r5, r9, sl, lr}
    7290:			; <UNDEFINED> instruction: 0xf0042501
    7294:	stmdbvs	r0!, {r0, r6, r9, fp, ip, sp, lr, pc}^
    7298:			; <UNDEFINED> instruction: 0xf8804bb7
    729c:	ldrbtmi	r5, [fp], #-33	; 0xffffffdf
    72a0:			; <UNDEFINED> instruction: 0xf7fe6043
    72a4:	vnmls.f16	s30, s17, s23
    72a8:			; <UNDEFINED> instruction: 0x46312a10
    72ac:			; <UNDEFINED> instruction: 0xf0039805
    72b0:	stmdbvs	r0!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}^
    72b4:			; <UNDEFINED> instruction: 0xf8804bb1
    72b8:	ldrbtmi	r5, [fp], #-33	; 0xffffffdf
    72bc:			; <UNDEFINED> instruction: 0xf7fe6043
    72c0:	stmdbvs	r0!, {r0, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    72c4:			; <UNDEFINED> instruction: 0xf99af7fe
    72c8:	bls	da184 <__assert_fail@plt+0xd694c>
    72cc:	bvs	ffcdd62c <__assert_fail@plt+0xffcd9df4>
    72d0:	svceq	0x0009f013
    72d4:	stfmid	f5, [fp], #220	; 0xdc
    72d8:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    72dc:	ldc2l	0, cr15, [r8, #-20]	; 0xffffffec
    72e0:			; <UNDEFINED> instruction: 0xf7fe6920
    72e4:	stmdbvs	r5!, {r0, r1, r3, r7, r8, fp, ip, sp, lr, pc}
    72e8:	andcs	r2, r4, #8, 6	; 0x20000000
    72ec:	stmdage	r9, {r8, sp}
    72f0:			; <UNDEFINED> instruction: 0xf7fe9509
    72f4:	rscvs	pc, r0, pc, lsr #27
    72f8:			; <UNDEFINED> instruction: 0xffc4f7fe
    72fc:	stccs	13, cr9, [r0, #-36]	; 0xffffffdc
    7300:	blmi	fe87b3d0 <__assert_fail@plt+0xfe877b98>
    7304:	stmdavs	sl!, {r0, r1, r8, fp, ip, pc}
    7308:	addsmi	r5, sl, #13303808	; 0xcb0000
    730c:	rschi	pc, r5, r0
    7310:	andcs	r6, r5, #108, 16	; 0x6c0000
    7314:	rsble	r2, sl, r0, lsl #24
    7318:	mulcs	r0, ip, r9
    731c:			; <UNDEFINED> instruction: 0xf7fb4479
    7320:	blls	283250 <__assert_fail@plt+0x27fa18>
    7324:	ldmdavs	fp, {r8, sp}^
    7328:	andcs	r4, r1, r2, lsl #12
    732c:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7330:			; <UNDEFINED> instruction: 0xf8d36923
    7334:	movwls	r0, #37016	; 0x9098
    7338:			; <UNDEFINED> instruction: 0xf7fe6120
    733c:	stmdals	r9, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    7340:	svc	0x0046f7fb
    7344:	stcls	7, cr14, [r3], {192}	; 0xc0
    7348:	blmi	fe44fb90 <__assert_fail@plt+0xfe44c358>
    734c:	ldmmi	r1, {r0, r8, sp}
    7350:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    7354:			; <UNDEFINED> instruction: 0xf7fc6823
    7358:	blmi	fe4013b8 <__assert_fail@plt+0xfe3fdb80>
    735c:	ldrbtmi	r6, [fp], #-2080	; 0xfffff7e0
    7360:			; <UNDEFINED> instruction: 0xf7fe6919
    7364:	sbfx	pc, r3, #17, #23
    7368:			; <UNDEFINED> instruction: 0xf0136af3
    736c:	cmple	r2, r9, lsl #30
    7370:	ldrbtmi	r4, [ip], #-3210	; 0xfffff376
    7374:			; <UNDEFINED> instruction: 0xf8554625
    7378:			; <UNDEFINED> instruction: 0xf7fe0f0c
    737c:			; <UNDEFINED> instruction: 0x4628fe53
    7380:	blx	ff4c5386 <__assert_fail@plt+0xff4c1b4e>
    7384:	smlattcs	r1, r0, r8, r6
    7388:			; <UNDEFINED> instruction: 0xf7fe9004
    738c:	stmdals	r4, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    7390:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    7394:	smlattcs	r1, r0, r8, r6
    7398:			; <UNDEFINED> instruction: 0xf7fe9004
    739c:	bvs	ffd06840 <__assert_fail@plt+0xffd03008>
    73a0:			; <UNDEFINED> instruction: 0xf0139804
    73a4:	cmple	r6, r9, lsl #30
    73a8:	blmi	1999da4 <__assert_fail@plt+0x199656c>
    73ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    73b0:	blls	2e1420 <__assert_fail@plt+0x2ddbe8>
    73b4:			; <UNDEFINED> instruction: 0xf040405a
    73b8:	mullt	sp, r4, r0
    73bc:	blhi	c26b8 <__assert_fail@plt+0xbee80>
    73c0:	svchi	0x00f0e8bd
    73c4:	movwcc	lr, #18884	; 0x49c4
    73c8:			; <UNDEFINED> instruction: 0xf7fb9009
    73cc:	cdp	15, 1, cr14, cr8, cr2, {0}
    73d0:			; <UNDEFINED> instruction: 0x46312a10
    73d4:			; <UNDEFINED> instruction: 0xf0039805
    73d8:	stmdbvs	r0!, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    73dc:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    73e0:			; <UNDEFINED> instruction: 0xf7fe6043
    73e4:	stmdbvs	r0!, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
    73e8:			; <UNDEFINED> instruction: 0xf908f7fe
    73ec:	stmdbmi	lr!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    73f0:	andcs	r4, r0, r9, ror r4
    73f4:	svc	0x005ef7fb
    73f8:	strmi	r2, [r2], -r0, lsl #2
    73fc:			; <UNDEFINED> instruction: 0xf7fc2001
    7400:	stmdbmi	sl!, {r1, r3, fp, sp, lr, pc}^
    7404:			; <UNDEFINED> instruction: 0xf7fb4479
    7408:	shsaxmi	lr, fp, r6
    740c:			; <UNDEFINED> instruction: 0x46024659
    7410:			; <UNDEFINED> instruction: 0xf7fc2001
    7414:	svcls	0x0003e800
    7418:	blmi	174fc4c <__assert_fail@plt+0x174c414>
    741c:	stmdami	r4!, {r0, r8, sp}^
    7420:	ldrbtmi	r5, [r8], #-2303	; 0xfffff701
    7424:			; <UNDEFINED> instruction: 0xf7fb683b
    7428:	ldmdavs	r8!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    742c:	strtmi	r6, [sl], -r1, ror #17
    7430:			; <UNDEFINED> instruction: 0xf948f7ff
    7434:	blmi	15c12ac <__assert_fail@plt+0x15bda74>
    7438:	sfmls	f2, 4, [r3, #-84]	; 0xffffffac
    743c:	ldmdami	sp, {r0, r8, sp}^
    7440:	ldrbtmi	r5, [r8], #-2285	; 0xfffff713
    7444:			; <UNDEFINED> instruction: 0xf7fb682b
    7448:	stmdavs	r8!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    744c:	andcs	r6, r0, #14745600	; 0xe10000
    7450:			; <UNDEFINED> instruction: 0xf938f7ff
    7454:	stmdavs	fp!, {r3, r4, r6, fp, lr}
    7458:	tstcs	r1, r8, lsl r2
    745c:			; <UNDEFINED> instruction: 0xf7fb4478
    7460:	stmdavs	r8!, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    7464:			; <UNDEFINED> instruction: 0xf7fe68e1
    7468:	stmdavs	r9!, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    746c:			; <UNDEFINED> instruction: 0xf7fc200a
    7470:	stmiavs	r0!, {r1, r2, r3, r5, r8, fp, sp, lr, pc}^
    7474:	ldmdbmi	r1, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    7478:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    747c:	svc	0x001af7fb
    7480:			; <UNDEFINED> instruction: 0x4621463b
    7484:	andcs	r4, r1, r2, lsl #12
    7488:	svc	0x00c4f7fb
    748c:	andcs	r4, r5, #76, 18	; 0x130000
    7490:			; <UNDEFINED> instruction: 0xf7fb4479
    7494:	blls	2c30dc <__assert_fail@plt+0x2bf8a4>
    7498:			; <UNDEFINED> instruction: 0xf8564621
    749c:	strmi	r3, [r2], -r3, lsr #32
    74a0:			; <UNDEFINED> instruction: 0xf7fb4620
    74a4:	blls	2c338c <__assert_fail@plt+0x2bfb54>
    74a8:			; <UNDEFINED> instruction: 0xf8564621
    74ac:			; <UNDEFINED> instruction: 0xf7fc0023
    74b0:	strmi	lr, [r4], -r2, asr #17
    74b4:	andcs	fp, r1, r0, lsl r1
    74b8:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74bc:	andcs	r4, r5, #1064960	; 0x104000
    74c0:			; <UNDEFINED> instruction: 0xf7fb4479
    74c4:	blmi	10430ac <__assert_fail@plt+0x103f874>
    74c8:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    74cc:	ldmdavs	fp, {r0, r1, r3, r4, r6, r8, fp, sp, lr}^
    74d0:	strtmi	r4, [r0], -r2, lsl #12
    74d4:	svc	0x009ef7fb
    74d8:	ldmdbmi	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    74dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    74e0:			; <UNDEFINED> instruction: 0xf7fbe787
    74e4:	blmi	ec30bc <__assert_fail@plt+0xebf884>
    74e8:	rscmi	pc, sl, #64, 4
    74ec:	ldmdami	sl!, {r0, r3, r4, r5, r8, fp, lr}
    74f0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    74f4:	ldrbtmi	r3, [r8], #-864	; 0xfffffca0
    74f8:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74fc:	vpadd.i8	d20, d0, d23
    7500:	ldmdbmi	r7!, {r0, r3, r5, r6, r7, r9, lr}
    7504:	ldrbtmi	r4, [fp], #-2103	; 0xfffff7c9
    7508:	cmncc	r0, #2030043136	; 0x79000000
    750c:			; <UNDEFINED> instruction: 0xf7fc4478
    7510:	blmi	d81b68 <__assert_fail@plt+0xd7e330>
    7514:	addsvs	pc, sp, #1325400064	; 0x4f000000
    7518:	ldmdami	r5!, {r2, r4, r5, r8, fp, lr}
    751c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7520:	ldrbtmi	r3, [r8], #-864	; 0xfffffca0
    7524:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7528:	andcs	r4, r5, #819200	; 0xc8000
    752c:			; <UNDEFINED> instruction: 0xf7fb4479
    7530:	ldrtmi	lr, [fp], -r2, asr #29
    7534:	strmi	r4, [r2], -r1, asr #12
    7538:			; <UNDEFINED> instruction: 0xf7fb2001
    753c:	svclt	0x0000ef6c
    7540:	andeq	r7, r3, r4, asr #23
    7544:			; <UNDEFINED> instruction: 0x000002b4
    7548:	andeq	r8, r3, r8, ror #8
    754c:	muleq	r3, ip, fp
    7550:	andeq	r8, r3, lr, lsr r4
    7554:	andeq	r1, r2, ip, lsl r5
    7558:			; <UNDEFINED> instruction: 0x000223b8
    755c:	andeq	r1, r2, r2, lsl #10
    7560:	andeq	r8, r3, lr, asr #7
    7564:			; <UNDEFINED> instruction: 0x000002b8
    7568:	andeq	r8, r3, lr, lsl #7
    756c:	andeq	r8, r3, ip, lsl #7
    7570:	andeq	r1, r2, r4, asr #9
    7574:	ldrdeq	r8, [r3], -r4
    7578:	andeq	r2, r2, r2, asr r2
    757c:	muleq	r2, r2, r4
    7580:	ldrdeq	r0, [r0], -r4
    7584:	andeq	r8, r3, r4, ror #4
    7588:	strdeq	r0, [r0], -r4
    758c:	andeq	r1, r2, ip, asr #8
    7590:	andeq	r0, r0, r4, ror #5
    7594:	andeq	r1, r2, r2, lsl #8
    7598:	ldrdeq	r8, [r3], -lr
    759c:	andeq	r8, r3, sl, asr #3
    75a0:	andeq	r7, r3, r4, ror #17
    75a4:	andeq	r1, r2, lr, ror #6
    75a8:	muleq	r2, r8, r3
    75ac:	strdeq	r1, [r2], -r4
    75b0:	andeq	r1, r2, r2, lsl #7
    75b4:	andeq	r1, r2, lr, ror #6
    75b8:	andeq	r1, r2, ip, ror #6
    75bc:	andeq	r1, r2, r6, ror #4
    75c0:	strdeq	r1, [r2], -ip
    75c4:	strdeq	r1, [r2], -r0
    75c8:	andeq	r8, r3, r2, ror r0
    75cc:	andeq	r0, r2, r2, asr fp
    75d0:	ldrdeq	r1, [r2], -r0
    75d4:	andeq	r0, r2, r6, lsr sl
    75d8:	andeq	r1, r2, r2, lsl #3
    75dc:			; <UNDEFINED> instruction: 0x000213ba
    75e0:	andeq	r0, r2, r0, lsr #20
    75e4:	andeq	r1, r2, r8, asr r1
    75e8:	andeq	r1, r2, r4, lsr #7
    75ec:	andeq	r0, r2, sl, lsl #20
    75f0:	andeq	r1, r2, lr, lsr #2
    75f4:	andeq	r1, r2, r4, lsl #4
    75f8:			; <UNDEFINED> instruction: 0x4604b538
    75fc:			; <UNDEFINED> instruction: 0xf8d4460d
    7600:			; <UNDEFINED> instruction: 0x4629009c
    7604:			; <UNDEFINED> instruction: 0xf7ffb108
    7608:	qsub8mi	pc, r0, r7	; <UNPREDICTABLE>
    760c:			; <UNDEFINED> instruction: 0xf8d447a8
    7610:	stccs	0, cr4, [r0], {160}	; 0xa0
    7614:	ldfltd	f5, [r8, #-972]!	; 0xfffffc34
    7618:	ldrbtlt	r4, [r0], #-2575	; 0xfffff5f1
    761c:	cfstrsmi	mvf4, [pc], {122}	; 0x7a
    7620:	vldrmi	d4, [r0, #-60]	; 0xffffffc4
    7624:	ldmpl	r3, {r0, fp, sp, lr}^
    7628:			; <UNDEFINED> instruction: 0x4c0f5916
    762c:	svclt	0x001842b1
    7630:	ldmdbpl	r5, {r0, r3, r4, r7, r9, lr}^
    7634:	svclt	0x000c5912
    7638:	movwcs	r2, #769	; 0x301
    763c:	svclt	0x000842a9
    7640:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7644:	svclt	0x00084291
    7648:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    764c:	movwcs	fp, #267	; 0x10b
    7650:	lfmlt	f6, 2, [r0], #-780	; 0xfffffcf4
    7654:	svclt	0x00004770
    7658:	andeq	r7, r3, r4, ror r6
    765c:	andeq	r0, r0, ip, lsl #5
    7660:	andeq	r0, r0, ip, lsr r3
    7664:	ldrdeq	r0, [r0], -r8
    7668:			; <UNDEFINED> instruction: 0x000002b0
    766c:	strdlt	fp, [r3], r0
    7670:			; <UNDEFINED> instruction: 0x46054c1d
    7674:	smlabteq	r0, sp, r9, lr
    7678:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
    767c:	bmi	6f3e0c <__assert_fail@plt+0x6f05d4>
    7680:			; <UNDEFINED> instruction: 0xf89758a7
    7684:			; <UNDEFINED> instruction: 0xb1200028
    7688:			; <UNDEFINED> instruction: 0xf8872301
    768c:	andlt	r3, r3, r8, lsr #32
    7690:	ldmdbmi	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7694:	stmdapl	r3!, {r1, r3, r4, r9, sl, lr}^
    7698:			; <UNDEFINED> instruction: 0xf0106c99
    769c:	bmi	585e18 <__assert_fail@plt+0x5825e0>
    76a0:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    76a4:	strtmi	r4, [r8], -r3, lsl #12
    76a8:	mrc	7, 5, APSR_nzcv, cr4, cr11, {7}
    76ac:	blcs	21ea0 <__assert_fail@plt+0x1e668>
    76b0:	movwcs	fp, #8156	; 0x1fdc
    76b4:			; <UNDEFINED> instruction: 0xe7e761fb
    76b8:	ldrmi	r4, [r0], -sp, lsl #18
    76bc:	stmdapl	r3!, {r1, r3, r4, r9, sl, lr}^
    76c0:			; <UNDEFINED> instruction: 0xf0106c99
    76c4:	bmi	345df0 <__assert_fail@plt+0x3425b8>
    76c8:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    76cc:	strtmi	r4, [r8], -r3, lsl #12
    76d0:	mcr	7, 5, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    76d4:	stmiapl	r3!, {r0, r2, r8, r9, fp, lr}^
    76d8:	bcs	21e48 <__assert_fail@plt+0x1e610>
    76dc:	andcs	sp, r1, #55040	; 0xd700
    76e0:	ldrdlt	r6, [r3], -sl
    76e4:	svclt	0x0000bdf0
    76e8:	andeq	r7, r3, r6, lsl r6
    76ec:			; <UNDEFINED> instruction: 0x000002b8
    76f0:	ldrdeq	r0, [r0], -r4
    76f4:	andeq	r3, r2, r2, lsr #23
    76f8:	andeq	r3, r2, sl, ror fp
    76fc:	mvnsmi	lr, sp, lsr #18
    7700:			; <UNDEFINED> instruction: 0x8090f8df
    7704:	movwlt	r4, #34040	; 0x84f8
    7708:	strmi	r4, [r4], -r3, lsr #22
    770c:	strcs	r4, [r0, -r3, lsr #28]
    7710:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7714:			; <UNDEFINED> instruction: 0xf895447e
    7718:	orrlt	r3, fp, #32
    771c:			; <UNDEFINED> instruction: 0x009cf8d4
    7720:			; <UNDEFINED> instruction: 0xffecf7ff
    7724:	blmi	7d9fa4 <__assert_fail@plt+0x7d676c>
    7728:			; <UNDEFINED> instruction: 0xf8586821
    772c:			; <UNDEFINED> instruction: 0xf8582002
    7730:	addsmi	r3, r9, #3
    7734:	addsmi	fp, r1, #24, 30	; 0x60
    7738:			; <UNDEFINED> instruction: 0xf894d104
    773c:	tstlt	fp, r8, lsr #32
    7740:	stmdblt	fp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, lr}
    7744:	ldrdmi	pc, [r0], r4	; <UNPREDICTABLE>
    7748:	mvnle	r2, r0, lsl #24
    774c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7750:			; <UNDEFINED> instruction: 0x0090f8d4
    7754:	eoreq	pc, r8, #4, 2
    7758:			; <UNDEFINED> instruction: 0xf0064631
    775c:	blmi	4c57f0 <__assert_fail@plt+0x4c1fb8>
    7760:			; <UNDEFINED> instruction: 0x0090f8d4
    7764:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7768:	addsmi	r6, r8, #1769472	; 0x1b0000
    776c:			; <UNDEFINED> instruction: 0xf010d0ea
    7770:			; <UNDEFINED> instruction: 0xf8d4fb27
    7774:			; <UNDEFINED> instruction: 0xf7fb0090
    7778:			; <UNDEFINED> instruction: 0xf8c4ed2c
    777c:			; <UNDEFINED> instruction: 0xe7e17090
    7780:			; <UNDEFINED> instruction: 0xf44f4b0a
    7784:	stmdbmi	sl, {r1, r2, r3, r6, r7, r9, ip, sp, lr}
    7788:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    778c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7790:	ldmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7794:	andeq	r7, r3, ip, lsl #11
    7798:			; <UNDEFINED> instruction: 0x000002b8
    779c:	andeq	r0, r0, r1, lsr #1
    77a0:	andeq	r0, r0, r4, lsr #5
    77a4:	andeq	r0, r0, r0, lsr #5
    77a8:	andeq	r0, r0, r8, lsr #6
    77ac:	muleq	r2, r2, sp
    77b0:	andeq	r1, r2, ip, lsr #3
    77b4:			; <UNDEFINED> instruction: 0x000211b2
    77b8:	teqeq	r0, r0, lsl #2	; <UNPREDICTABLE>
    77bc:	strlt	r3, [r8, #-4]
    77c0:	cdp2	0, 1, cr15, cr6, cr5, {0}
    77c4:	stclt	0, cr2, [r8, #-0]
    77c8:	blmi	434cb0 <__assert_fail@plt+0x431478>
    77cc:	smclt	33867	; 0x844b
    77d0:	strmi	r4, [r4], -pc, lsl #20
    77d4:			; <UNDEFINED> instruction: 0xf8d4589d
    77d8:			; <UNDEFINED> instruction: 0xf7ff009c
    77dc:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    77e0:	andle	r4, r4, fp, lsr #5
    77e4:	ldrdmi	pc, [r0], r4	; <UNPREDICTABLE>
    77e8:	mvnsle	r2, r0, lsl #24
    77ec:			; <UNDEFINED> instruction: 0xf894bd38
    77f0:	blcs	13898 <__assert_fail@plt+0x10060>
    77f4:	svcvs	0x0063d0f6
    77f8:	rscsle	r2, r3, r0, lsl #22
    77fc:	cmpeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    7800:	eoreq	pc, ip, r4, lsl #2
    7804:	ldc2l	0, cr15, [r4, #20]!
    7808:	svclt	0x0000e7ec
    780c:	andeq	r7, r3, r4, asr #9
    7810:	ldrdeq	r0, [r0], -ip
    7814:			; <UNDEFINED> instruction: 0x4605b5f0
    7818:	addlt	r4, r3, pc, lsl #24
    781c:	strmi	r4, [pc], -pc, lsl #22
    7820:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    7824:			; <UNDEFINED> instruction: 0x079b6adb
    7828:	cdpmi	4, 0, cr13, cr13, cr12, {0}
    782c:	ldrtmi	r4, [fp], -sl, lsr #12
    7830:	strvc	pc, [r0, #1103]	; 0x44f
    7834:	stmibpl	r1!, {r0, r1, sp}
    7838:	stmdbvs	r9, {r8, sl, ip, pc}
    783c:	ldcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    7840:	ldcllt	0, cr11, [r0, #12]!
    7844:	strtmi	r4, [fp], -r7, lsl #16
    7848:	tstcs	r1, r7, lsl #20
    784c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    7850:			; <UNDEFINED> instruction: 0xf7fb6800
    7854:	ubfx	lr, lr, #29, #9
    7858:	andeq	r7, r3, r0, ror r4
    785c:	ldrdeq	r0, [r0], -r4
    7860:			; <UNDEFINED> instruction: 0x000002b8
    7864:	andeq	r0, r0, r4, ror #5
    7868:	andeq	r1, r2, lr, lsl #2
    786c:			; <UNDEFINED> instruction: 0x460cb538
    7870:			; <UNDEFINED> instruction: 0x46054611
    7874:	mcr2	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    7878:	andcs	r6, r0, #6881280	; 0x690000
    787c:	strcs	r6, [r1], #-4
    7880:	stmib	r0, {r1, r7, r9, sp, lr}^
    7884:	sbcvs	r1, r2, r1, lsl #8
    7888:	svclt	0x0000bd38
    788c:	stmiavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}^
    7890:			; <UNDEFINED> instruction: 0x4604b15d
    7894:	mrc2	7, 5, pc, cr2, cr14, {7}
    7898:	andcs	r6, r0, #6356992	; 0x610000
    789c:	andvs	r2, r5, r1, lsl #8
    78a0:	strne	lr, [r1], #-2496	; 0xfffff640
    78a4:	sbcvs	r6, r2, r2, lsl #5
    78a8:	blmi	176d90 <__assert_fail@plt+0x173558>
    78ac:	stmdbmi	r5, {r0, r1, r3, r4, r5, r6, r9, sp}
    78b0:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    78b4:			; <UNDEFINED> instruction: 0x33204479
    78b8:			; <UNDEFINED> instruction: 0xf7fb4478
    78bc:	svclt	0x0000efbe
    78c0:	andeq	r1, r2, sl, ror #24
    78c4:	andeq	r1, r2, r4, lsl #1
    78c8:	andeq	r1, r2, r0, ror #1
    78cc:			; <UNDEFINED> instruction: 0xf7ff2100
    78d0:	svclt	0x0000bfdd
    78d4:			; <UNDEFINED> instruction: 0x46044e53
    78d8:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    78dc:	addlt	r4, r3, lr, ror r4
    78e0:	blmi	1473f48 <__assert_fail@plt+0x1470710>
    78e4:	ldmdbmi	r1, {r0, r2, r9, sp}^
    78e8:	ldmpl	r3!, {sp}^
    78ec:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    78f0:	stcl	7, cr15, [r0], #1004	; 0x3ec
    78f4:	tstcs	r1, lr, asr #22
    78f8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    78fc:	strtmi	r4, [r8], -r2, lsl #12
    7900:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    7904:			; <UNDEFINED> instruction: 0xf7fb4620
    7908:	blmi	12c30f0 <__assert_fail@plt+0x12bf8b8>
    790c:	stmdbmi	sl, {r0, r2, r9, sp}^
    7910:	ldmpl	r5!, {r1, r3, r6, r8, r9, sl, fp, lr}^
    7914:			; <UNDEFINED> instruction: 0xf8df4479
    7918:	ldrbtmi	r9, [pc], #-296	; 7920 <__assert_fail@plt+0x40e8>
    791c:	ldrdge	pc, [r4, -pc]!	; <UNPREDICTABLE>
    7920:	ldrdhi	pc, [r0], -r5
    7924:	stcl	7, cr15, [r6], {251}	; 0xfb
    7928:	tstcs	r1, r1, asr #22
    792c:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    7930:	ldmdavs	r3!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
    7934:	strbmi	r4, [r0], -r2, lsl #12
    7938:	mcr	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    793c:	andcs	r4, r5, #1081344	; 0x108000
    7940:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7944:	ldrdhi	pc, [r4, -pc]
    7948:	ldc	7, cr15, [r4], #1004	; 0x3ec
    794c:			; <UNDEFINED> instruction: 0xf7fb6829
    7950:	ldmdbmi	pc!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7954:	strtmi	r2, [r0], -r5, lsl #4
    7958:	ldrbtmi	r4, [r8], #1145	; 0x479
    795c:	stc	7, cr15, [sl], #1004	; 0x3ec
    7960:			; <UNDEFINED> instruction: 0xf7fb6829
    7964:	ldmdbmi	fp!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    7968:	strtmi	r2, [r0], -r5, lsl #4
    796c:			; <UNDEFINED> instruction: 0xf7fb4479
    7970:	stmdavs	r9!, {r1, r5, r7, sl, fp, sp, lr, pc}
    7974:	svc	0x0024f7fb
    7978:	andcs	r4, r5, #901120	; 0xdc000
    797c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7980:	ldc	7, cr15, [r8], {251}	; 0xfb
    7984:			; <UNDEFINED> instruction: 0xf7fb6829
    7988:	ldmdbmi	r4!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    798c:	strtmi	r2, [r0], -r5, lsl #4
    7990:			; <UNDEFINED> instruction: 0xf7fb4479
    7994:	stmdavs	r9!, {r4, r7, sl, fp, sp, lr, pc}
    7998:	svc	0x0012f7fb
    799c:	andcs	r4, r5, #48, 18	; 0xc0000
    79a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    79a4:	stc	7, cr15, [r6], {251}	; 0xfb
    79a8:			; <UNDEFINED> instruction: 0xf7fb6829
    79ac:	pushmi	{r1, r3, r8, r9, sl, fp, sp, lr, pc}
    79b0:	strtmi	r2, [r0], -r5, lsl #4
    79b4:			; <UNDEFINED> instruction: 0xf7fb4479
    79b8:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    79bc:	svc	0x0000f7fb
    79c0:	andcs	r4, r5, #671744	; 0xa4000
    79c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    79c8:	ldcl	7, cr15, [r4], #-1004	; 0xfffffc14
    79cc:			; <UNDEFINED> instruction: 0xf7fb6829
    79d0:	strd	lr, [sl], -r8
    79d4:	strbmi	r4, [r3], -r5, lsr #20
    79d8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    79dc:	mrc	7, 0, APSR_nzcv, cr8, cr11, {7}
    79e0:	svceq	0x0009f1bb
    79e4:	strcc	sp, [ip, -lr]
    79e8:	ldmdavs	fp!, {r2, r3, r4, r6, r9, sl, lr}
    79ec:	bleq	83e04 <__assert_fail@plt+0x805cc>
    79f0:	movwls	r6, #2088	; 0x828
    79f4:	mvnle	r2, r0, lsl #24
    79f8:	ldrbmi	r4, [r2], -fp, asr #12
    79fc:			; <UNDEFINED> instruction: 0xf7fb2101
    7a00:	ldrb	lr, [r0, r8, lsl #28]!
    7a04:	andcs	r4, r5, #425984	; 0x68000
    7a08:	ldrbtmi	r2, [r9], #-0
    7a0c:	mrrc	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    7a10:			; <UNDEFINED> instruction: 0xf7fb6829
    7a14:	ldmdavs	r1!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    7a18:			; <UNDEFINED> instruction: 0xf0076828
    7a1c:	andcs	pc, r0, r1, ror r8	; <UNPREDICTABLE>
    7a20:	stcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    7a24:			; <UNDEFINED> instruction: 0x000373b4
    7a28:	andeq	r0, r0, r4, ror #5
    7a2c:	andeq	r1, r2, r8, asr #1
    7a30:	andeq	r0, r0, r4, asr #6
    7a34:	andeq	r0, r0, r0, lsr #6
    7a38:	andeq	r1, r2, r8, asr #1
    7a3c:	andeq	r6, r3, r6, ror #10
    7a40:	andeq	r3, r2, ip, ror #18
    7a44:	andeq	r1, r2, r6, lsr #14
    7a48:	andeq	r1, r2, r6, ror #1
    7a4c:	andeq	r1, r2, lr, ror #12
    7a50:	andeq	r1, r2, ip, asr r1
    7a54:	andeq	r1, r2, r8, lsl r2
    7a58:	andeq	r1, r2, r2, lsl r3
    7a5c:	andeq	r1, r2, ip, lsr #8
    7a60:	strdeq	r1, [r2], -r6
    7a64:	strdeq	r1, [r2], -ip
    7a68:	andeq	r1, r2, r6, ror #11
    7a6c:	andeq	r1, r2, sl, ror r6
    7a70:	andeq	r1, r2, r2, asr #11
    7a74:	svclt	0x00004770
    7a78:	mvnsmi	lr, #737280	; 0xb4000
    7a7c:	svcmi	0x00234614
    7a80:	ldrbtmi	r4, [pc], #-3363	; 7a88 <__assert_fail@plt+0x4250>
    7a84:	stmdbvc	fp!, {r0, r2, r3, r4, r5, r6, r8, fp, ip, lr}
    7a88:	blmi	8b673c <__assert_fail@plt+0x8b2f04>
    7a8c:	strmi	r4, [r0], lr, lsl #12
    7a90:			; <UNDEFINED> instruction: 0x46304611
    7a94:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    7a98:	ldrsbtcc	pc, [r4], -r9	; <UNPREDICTABLE>
    7a9c:	bllt	419904 <__assert_fail@plt+0x4160cc>
    7aa0:	stmiblt	pc, {r0, r1, r2, r5, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    7aa4:	andcs	r4, r5, #28, 18	; 0x70000
    7aa8:			; <UNDEFINED> instruction: 0xf7fb4479
    7aac:			; <UNDEFINED> instruction: 0xf8d9ec04
    7ab0:	ldrtmi	r1, [r2], -r8, asr #32
    7ab4:	ldrtmi	r4, [r8], -r0, lsl #13
    7ab8:			; <UNDEFINED> instruction: 0xffcef00f
    7abc:			; <UNDEFINED> instruction: 0x46424639
    7ac0:	ldrtmi	r4, [r8], -r3, lsl #12
    7ac4:	stc	7, cr15, [r6], #1004	; 0x3ec
    7ac8:	stmdbvs	r7!, {r0, r1, r3, r5, r6, r7, r8, fp, sp, lr}
    7acc:	svclt	0x00dc2b00
    7ad0:	mvnvs	r2, r1, lsl #6
    7ad4:	ldmdbvs	r7, {sp, lr, pc}
    7ad8:	vhadd.s8	d18, d0, d0
    7adc:	adcvs	r1, pc, r1, lsl #6
    7ae0:	pop	{r0, r1, r3, r5, r7, pc}
    7ae4:			; <UNDEFINED> instruction: 0xf7fb83f8
    7ae8:			; <UNDEFINED> instruction: 0xf899ed3a
    7aec:	stmdavs	r1, {r1, r2, r3, lr}
    7af0:	stmdbcs	r2, {r2, r5, r8, ip, sp, pc}
    7af4:			; <UNDEFINED> instruction: 0xf04fbf08
    7af8:	ldrshtle	r3, [r2], #15
    7afc:	strbmi	r2, [r3], -r0
    7b00:			; <UNDEFINED> instruction: 0xf7ff2201
    7b04:			; <UNDEFINED> instruction: 0xf04ffdb3
    7b08:			; <UNDEFINED> instruction: 0xe7ea30ff
    7b0c:	andeq	r7, r3, lr, lsl #4
    7b10:			; <UNDEFINED> instruction: 0x000002b8
    7b14:	ldrdeq	r0, [r0], -r4
    7b18:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
    7b1c:	ldrblt	r7, [r0, #-3219]!	; 0xfffff36d
    7b20:	stmdbmi	r5!, {r0, r2, r3, r9, sl, lr}
    7b24:	ldrbtmi	r4, [r9], #-1556	; 0xfffff9ec
    7b28:	fldmiaxvc	r3, {d27-d63}	;@ Deprecated
    7b2c:	blmi	8f41c0 <__assert_fail@plt+0x8f0988>
    7b30:	ldmdbvc	r3!, {r1, r2, r3, r6, r7, fp, ip, lr}^
    7b34:	ldmvs	r1!, {r0, r1, r7, r8, fp, ip, sp, pc}^
    7b38:			; <UNDEFINED> instruction: 0xf7ff462a
    7b3c:	bllt	18479b8 <__assert_fail@plt+0x1844180>
    7b40:	smlattlt	fp, r3, ip, r7
    7b44:	cmplt	fp, #1884160	; 0x1cc000
    7b48:	tstlt	fp, r3, lsr #26
    7b4c:	tstcs	r8, #3489792	; 0x354000
    7b50:	andsle	r4, r7, r3, lsl r3
    7b54:	ldcllt	0, cr2, [r0, #-0]
    7b58:	blcs	26fec <__assert_fail@plt+0x237b4>
    7b5c:	ldmib	r5, {r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    7b60:	tstmi	r3, #24, 6	; 0x60000000
    7b64:	stmiapl	lr, {r0, r2, r4, r8, r9, fp, lr}^
    7b68:	ldmdbvc	r3!, {r0, r2, r5, r6, r7, ip, lr, pc}^
    7b6c:	rscle	r2, r2, r0, lsl #22
    7b70:	vst2.8	{d6,d8}, [r3 :128], fp
    7b74:			; <UNDEFINED> instruction: 0xf5b34370
    7b78:	mvnle	r4, r0, lsl #31
    7b7c:	blmi	401af0 <__assert_fail@plt+0x3fe2b8>
    7b80:	ldrb	r5, [r8, lr, asr #17]
    7b84:			; <UNDEFINED> instruction: 0xf44f4b0e
    7b88:	stmdbmi	lr, {r0, r2, r5, r7, r9, ip, sp, lr}
    7b8c:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    7b90:	teqcc	r0, #2030043136	; 0x79000000
    7b94:			; <UNDEFINED> instruction: 0xf7fb4478
    7b98:			; <UNDEFINED> instruction: 0xf04fee50
    7b9c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    7ba0:			; <UNDEFINED> instruction: 0xf44f4b0a
    7ba4:	stmdbmi	sl, {r0, r1, r5, r7, r9, ip, sp, lr}
    7ba8:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    7bac:	teqcc	r0, #2030043136	; 0x79000000
    7bb0:			; <UNDEFINED> instruction: 0xf7fb4478
    7bb4:	svclt	0x0000ee42
    7bb8:	andeq	r7, r3, sl, ror #2
    7bbc:			; <UNDEFINED> instruction: 0x000002b8
    7bc0:	andeq	r1, r2, lr, lsl #19
    7bc4:	andeq	r0, r2, r8, lsr #27
    7bc8:	andeq	r1, r2, ip, ror r4
    7bcc:	andeq	r1, r2, r2, ror r9
    7bd0:	andeq	r0, r2, ip, lsl #27
    7bd4:	ldrdeq	pc, [r1], -ip
    7bd8:	blmi	a9a484 <__assert_fail@plt+0xa96c4c>
    7bdc:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    7be0:	stcge	0, cr11, [r1], {228}	; 0xe4
    7be4:			; <UNDEFINED> instruction: 0x462058d3
    7be8:	cmnls	r3, #1769472	; 0x1b0000
    7bec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7bf0:	bl	14c5be4 <__assert_fail@plt+0x14c23ac>
    7bf4:	strmi	fp, [r1], -r0, lsr #19
    7bf8:	addeq	pc, r6, sp, lsl #2
    7bfc:	ldcl	7, cr15, [r4], #1004	; 0x3ec
    7c00:			; <UNDEFINED> instruction: 0xf6466822
    7c04:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d7, d0[3]
    7c08:	addsmi	r5, sl, #-1207959551	; 0xb8000001
    7c0c:	bleq	ff0436f0 <__assert_fail@plt+0xff03feb8>
    7c10:	stmdavs	r2!, {r0, r4, ip, lr, pc}
    7c14:	movtcs	pc, #25159	; 0x6247	; <UNPREDICTABLE>
    7c18:	msrpl	SPSR_sc, #1610612748	; 0x6000000c
    7c1c:	mulsle	r7, sl, r2
    7c20:	bmi	64fc2c <__assert_fail@plt+0x64c3f4>
    7c24:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    7c28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c2c:	subsmi	r9, sl, r3, ror #22
    7c30:	rsblt	sp, r4, pc, lsl r1
    7c34:	stmiahi	r3!, {r4, r8, sl, fp, ip, sp, pc}
    7c38:	mvnle	r2, r8, ror fp
    7c3c:	bvc	3c33c0 <__assert_fail@plt+0x3bfb88>
    7c40:	beq	ffa03718 <__assert_fail@plt+0xff9ffee0>
    7c44:	blx	443810 <__assert_fail@plt+0x43ffd8>
    7c48:	andcs	fp, r1, ip, lsr #31
    7c4c:	strb	r2, [r8, r0]!
    7c50:	vadd.i8	q11, <illegal reg q2.5>, q9
    7c54:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d0, d2[0]
    7c58:	addsmi	r0, sl, #68, 6	; 0x10000001
    7c5c:	ldfp	f5, [pc, #896]	; 7fe4 <__assert_fail@plt+0x47ac>
    7c60:	vmov.f32	s14, #71	; 0x3e380000  0.1796875
    7c64:	vsqrt.f32	s1, s15
    7c68:	svclt	0x00acfa10
    7c6c:	andcs	r2, r0, r1
    7c70:			; <UNDEFINED> instruction: 0xf7fbe7d7
    7c74:	svclt	0x0000eb2c
    7c78:	andmi	ip, ip, sp, asr #25
    7c7c:	submi	r6, r6, r6, ror #12
    7c80:	strheq	r7, [r3], -r2
    7c84:			; <UNDEFINED> instruction: 0x000002b4
    7c88:	andeq	r7, r3, sl, rrx
    7c8c:	bmi	25a8b4 <__assert_fail@plt+0x25707c>
    7c90:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    7c94:			; <UNDEFINED> instruction: 0xf894589c
    7c98:	stmdblt	r3, {r5, ip, sp}
    7c9c:			; <UNDEFINED> instruction: 0xf7febd10
    7ca0:			; <UNDEFINED> instruction: 0xf7fffaeb
    7ca4:	movwcs	pc, #3371	; 0xd2b	; <UNPREDICTABLE>
    7ca8:	eorcc	pc, r0, r4, lsl #17
    7cac:	svclt	0x0000bd10
    7cb0:	andeq	r7, r3, r0
    7cb4:			; <UNDEFINED> instruction: 0x000002b8
    7cb8:	andcs	fp, r8, r0, lsr r5
    7cbc:	ldcmi	0, cr11, [r6], {131}	; 0x83
    7cc0:	blx	fe0c3d08 <__assert_fail@plt+0xfe0c04d0>
    7cc4:	ldrbtmi	r4, [ip], #-2581	; 0xfffff5eb
    7cc8:	stmiapl	r4!, {r0, r1, r5, r9, sl, lr}
    7ccc:			; <UNDEFINED> instruction: 0xf0106020
    7cd0:	stmdblt	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    7cd4:	ldclt	0, cr11, [r0, #-12]!
    7cd8:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    7cdc:	andcs	r4, r5, #16, 18	; 0x40000
    7ce0:			; <UNDEFINED> instruction: 0x46034479
    7ce4:	ldmdavs	sp, {sp}
    7ce8:	b	ff945cdc <__assert_fail@plt+0xff9424a4>
    7cec:	ldmdavs	r9, {r0, r1, r5, fp, sp, lr}
    7cf0:	strmi	r2, [r2], -r0, lsl #18
    7cf4:	blmi	2fe918 <__assert_fail@plt+0x2fb0e0>
    7cf8:			; <UNDEFINED> instruction: 0x4619447b
    7cfc:	andcs	r9, r1, r0, lsl #2
    7d00:			; <UNDEFINED> instruction: 0xf7fb4629
    7d04:	ldmdavs	r9, {r3, r7, r8, r9, fp, sp, lr, pc}^
    7d08:	blmi	1f4154 <__assert_fail@plt+0x1f091c>
    7d0c:			; <UNDEFINED> instruction: 0xe7f5447b
    7d10:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    7d14:			; <UNDEFINED> instruction: 0xe7f14619
    7d18:	andeq	r6, r3, sl, asr #31
    7d1c:	andeq	r0, r0, r8, lsr #6
    7d20:	andeq	r1, r2, ip, asr #6
    7d24:	andeq	r3, r2, r0, lsr #11
    7d28:	andeq	r1, r2, r8, asr sp
    7d2c:	andeq	r3, r2, r6, lsl #11
    7d30:	addlt	fp, r2, r0, ror r5
    7d34:	blx	fe845d34 <__assert_fail@plt+0xfe8424fc>
    7d38:	ldrbtmi	r4, [sp], #-3384	; 0xfffff2c8
    7d3c:	ldmdbmi	r8!, {r5, r6, r8, r9, ip, sp, pc}
    7d40:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    7d44:	mrrc2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    7d48:	stmiapl	lr!, {r1, r2, r4, r5, r8, r9, fp, lr}^
    7d4c:	mlacc	r0, r6, r8, pc	; <UNPREDICTABLE>
    7d50:	teqle	r7, r0, lsl #22
    7d54:			; <UNDEFINED> instruction: 0xf0006a70
    7d58:	ldmdbmi	r3!, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    7d5c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7d60:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    7d64:	stmiapl	lr!, {r0, r4, r5, r8, r9, fp, lr}^
    7d68:			; <UNDEFINED> instruction: 0xf0106830
    7d6c:			; <UNDEFINED> instruction: 0x4604f81f
    7d70:	ldmdavs	r0!, {r7, r8, r9, fp, ip, sp, pc}
    7d74:			; <UNDEFINED> instruction: 0xf824f010
    7d78:			; <UNDEFINED> instruction: 0xf7fb6830
    7d7c:	eorsvs	lr, r4, sl, lsr #20
    7d80:			; <UNDEFINED> instruction: 0xffe4f005
    7d84:	blmi	ab634c <__assert_fail@plt+0xab2b14>
    7d88:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7d8c:	blx	343dda <__assert_fail@plt+0x3405a2>
    7d90:	andle	r3, ip, r1
    7d94:	ldcllt	0, cr11, [r0, #-8]!
    7d98:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    7d9c:			; <UNDEFINED> instruction: 0xf0006a58
    7da0:			; <UNDEFINED> instruction: 0xe7dffd33
    7da4:			; <UNDEFINED> instruction: 0xffdef005
    7da8:			; <UNDEFINED> instruction: 0xffc4f005
    7dac:			; <UNDEFINED> instruction: 0xf7fbe7eb
    7db0:	blmi	842d10 <__assert_fail@plt+0x83f4d8>
    7db4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    7db8:	ldrmi	r6, [r0], -r1, lsl #16
    7dbc:	pop	{r1, ip, sp, pc}
    7dc0:	ldrb	r4, [r3], #-112	; 0xffffff90
    7dc4:	blx	1645dc4 <__assert_fail@plt+0x164258c>
    7dc8:	ldc2	7, cr15, [r8], {255}	; 0xff
    7dcc:			; <UNDEFINED> instruction: 0xf8862300
    7dd0:	ldr	r3, [pc, r0, lsr #32]!
    7dd4:	bl	ff0c5dc8 <__assert_fail@plt+0xff0c2590>
    7dd8:	andcs	r4, r5, #376832	; 0x5c000
    7ddc:			; <UNDEFINED> instruction: 0x46034479
    7de0:	ldmdavs	ip, {sp}
    7de4:	b	19c5dd8 <__assert_fail@plt+0x19c25a0>
    7de8:	ldmdavs	r9, {r0, r1, r4, r5, fp, sp, lr}
    7dec:	strmi	r2, [r2], -r0, lsl #18
    7df0:	blmi	4bea20 <__assert_fail@plt+0x4bb1e8>
    7df4:			; <UNDEFINED> instruction: 0x4619447b
    7df8:	mrsls	r2, (UNDEF: 0)
    7dfc:			; <UNDEFINED> instruction: 0xf7fb4621
    7e00:	andcs	lr, r1, sl, lsl #22
    7e04:	b	2c5df8 <__assert_fail@plt+0x2c25c0>
    7e08:	tstlt	r1, r9, asr r8
    7e0c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    7e10:	blmi	341de0 <__assert_fail@plt+0x33e5a8>
    7e14:			; <UNDEFINED> instruction: 0x4619447b
    7e18:	svclt	0x0000e7ee
    7e1c:	andeq	r6, r3, r6, asr pc
    7e20:			; <UNDEFINED> instruction: 0xfffffa83
    7e24:			; <UNDEFINED> instruction: 0x000002b8
    7e28:			; <UNDEFINED> instruction: 0xfffff8b7
    7e2c:	andeq	r0, r0, r8, lsr #6
    7e30:	andeq	r0, r0, r0, lsr #6
    7e34:	ldrdeq	r1, [r2], -r6
    7e38:	andeq	r1, r2, r0, lsl #5
    7e3c:	andeq	r3, r2, r4, lsr #9
    7e40:	andeq	r1, r2, r6, asr ip
    7e44:	andeq	r3, r2, r4, lsl #9
    7e48:			; <UNDEFINED> instruction: 0x4602b530
    7e4c:			; <UNDEFINED> instruction: 0x460b4c1e
    7e50:	addlt	r4, r5, lr, lsl sp
    7e54:	stmdbpl	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    7e58:			; <UNDEFINED> instruction: 0xf1116901
    7e5c:	svclt	0x00180f64
    7e60:	blle	952268 <__assert_fail@plt+0x94ea30>
    7e64:	stmiblt	r8, {fp, sp, lr}^
    7e68:	andcs	r9, r3, r0
    7e6c:	movwcs	lr, #10701	; 0x29cd
    7e70:	b	18c5e64 <__assert_fail@plt+0x18c262c>
    7e74:	ldmdblt	r0, {r2, r9, sl, lr}
    7e78:	andlt	r4, r5, r0, lsr #12
    7e7c:			; <UNDEFINED> instruction: 0xf7fbbd30
    7e80:	ldmib	sp, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    7e84:	stmdavs	r1, {r1, r8, r9, sp}
    7e88:	andle	r2, r1, r2, lsl #18
    7e8c:	mvnsle	r2, r4, lsl r9
    7e90:			; <UNDEFINED> instruction: 0x46104619
    7e94:	pop	{r0, r2, ip, sp, pc}
    7e98:	ldrt	r4, [fp], #48	; 0x30
    7e9c:	strvc	pc, [r0], #1103	; 0x44f
    7ea0:	strls	r2, [r0], #-3
    7ea4:	b	1245e98 <__assert_fail@plt+0x1242660>
    7ea8:	strtmi	r4, [r0], -r4, lsl #12
    7eac:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    7eb0:	vqdmulh.s<illegal width 8>	d20, d0, d7
    7eb4:	stmdbmi	r7, {r0, r2, r3, r5, r6, r9, sp}
    7eb8:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    7ebc:	teqcc	ip, #2030043136	; 0x79000000
    7ec0:			; <UNDEFINED> instruction: 0xf7fb4478
    7ec4:	svclt	0x0000ecba
    7ec8:	andeq	r6, r3, ip, lsr lr
    7ecc:			; <UNDEFINED> instruction: 0x000002b8
    7ed0:	andeq	r1, r2, r2, ror #12
    7ed4:	andeq	r0, r2, ip, ror sl
    7ed8:	ldrdeq	r1, [r2], -ip
    7edc:			; <UNDEFINED> instruction: 0x460eb5f0
    7ee0:	addlt	r4, r3, r7, lsl ip
    7ee4:	ldrbtmi	r4, [ip], #-3863	; 0xfffff0e9
    7ee8:	ldmdbvs	r9, {r0, r1, r5, r6, r7, r8, fp, ip, lr}
    7eec:	svceq	0x0064f111
    7ef0:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7ef4:	andcs	sp, r0, #25600	; 0x6400
    7ef8:	andls	r4, r0, #5242880	; 0x500000
    7efc:			; <UNDEFINED> instruction: 0x46024633
    7f00:			; <UNDEFINED> instruction: 0xf7fb2003
    7f04:			; <UNDEFINED> instruction: 0x4604ea1a
    7f08:			; <UNDEFINED> instruction: 0x4620b910
    7f0c:	ldcllt	0, cr11, [r0, #12]!
    7f10:	bl	945f04 <__assert_fail@plt+0x9426cc>
    7f14:	blcs	a1f28 <__assert_fail@plt+0x9e6f0>
    7f18:	blcs	53bf24 <__assert_fail@plt+0x5386ec>
    7f1c:			; <UNDEFINED> instruction: 0x4631d1f5
    7f20:	andlt	r4, r3, r8, lsr #12
    7f24:	ldrhtmi	lr, [r0], #141	; 0x8d
    7f28:	blmi	201100 <__assert_fail@plt+0x1fd8c8>
    7f2c:	eorvc	pc, r3, #1325400064	; 0x4f000000
    7f30:	stmdami	r7, {r1, r2, r8, fp, lr}
    7f34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7f38:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
    7f3c:	ldcl	7, cr15, [ip], #-1004	; 0xfffffc14
    7f40:	andeq	r6, r3, sl, lsr #27
    7f44:			; <UNDEFINED> instruction: 0x000002b8
    7f48:	andeq	r1, r2, r8, ror #11
    7f4c:	andeq	r0, r2, r2, lsl #20
    7f50:	andeq	r1, r2, r2, ror #2
    7f54:			; <UNDEFINED> instruction: 0x460bb530
    7f58:	addlt	r4, r3, pc, lsl #24
    7f5c:	ldrbtmi	r4, [ip], #-3343	; 0xfffff2f1
    7f60:	stmdbvs	r9, {r0, r5, r6, r8, fp, ip, lr}
    7f64:	svceq	0x0064f111
    7f68:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7f6c:	strmi	sp, [r2], -r8, lsl #22
    7f70:	strvc	pc, [r0], #1103	; 0x44f
    7f74:	strls	r2, [r0], #-3
    7f78:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f7c:	ldclt	0, cr11, [r0, #-12]!
    7f80:	vqdmulh.s<illegal width 8>	d20, d0, d7
    7f84:	stmdbmi	r7, {r0, r2, r3, r4, r7, r9, sp}
    7f88:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    7f8c:	cmpcc	ip, #2030043136	; 0x79000000
    7f90:			; <UNDEFINED> instruction: 0xf7fb4478
    7f94:	svclt	0x0000ec52
    7f98:	andeq	r6, r3, r2, lsr sp
    7f9c:			; <UNDEFINED> instruction: 0x000002b8
    7fa0:	muleq	r2, r2, r5
    7fa4:	andeq	r0, r2, ip, lsr #19
    7fa8:	andeq	r1, r2, r4, lsr #2
    7fac:			; <UNDEFINED> instruction: 0x4603b5f8
    7fb0:			; <UNDEFINED> instruction: 0x46064d1d
    7fb4:			; <UNDEFINED> instruction: 0x460f4c1d
    7fb8:			; <UNDEFINED> instruction: 0xf8df447d
    7fbc:	ldrbtmi	ip, [ip], #-116	; 0xffffff8c
    7fc0:	stmdavs	sl!, {r0, r8, sp}
    7fc4:	andcc	r6, r1, #104, 16	; 0x680000
    7fc8:			; <UNDEFINED> instruction: 0xf140602a
    7fcc:	rsbvs	r0, r8, r0
    7fd0:	andeq	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    7fd4:	stmdavs	r0, {r0, r1, r2, r4, r9, fp, lr}
    7fd8:			; <UNDEFINED> instruction: 0xf7fb447a
    7fdc:	blmi	5c2c4c <__assert_fail@plt+0x5bf414>
    7fe0:	blvs	6de374 <__assert_fail@plt+0x6dab3c>
    7fe4:	andle	r2, sp, r1, lsl #22
    7fe8:	andsle	r2, r7, r2, lsl #22
    7fec:	blmi	4f4600 <__assert_fail@plt+0x4f0dc8>
    7ff0:	adcscs	pc, r5, #64, 4
    7ff4:	ldmdami	r3, {r1, r4, r8, fp, lr}
    7ff8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7ffc:	ldrbtmi	r3, [r8], #-876	; 0xfffffc94
    8000:	ldc	7, cr15, [sl], {251}	; 0xfb
    8004:			; <UNDEFINED> instruction: 0x46304639
    8008:	ldrhtmi	lr, [r8], #141	; 0x8d
    800c:	svclt	0x0066f7ff
    8010:			; <UNDEFINED> instruction: 0x46304639
    8014:	ldrhtmi	lr, [r8], #141	; 0x8d
    8018:	svclt	0x009cf7ff
    801c:			; <UNDEFINED> instruction: 0x46304639
    8020:	ldrhtmi	lr, [r8], #141	; 0x8d
    8024:	svclt	0x0010f7ff
    8028:	andeq	r7, r3, r4, lsr #11
    802c:	ldrdeq	r6, [r3], -r2
    8030:	andeq	r0, r0, r4, ror #5
    8034:	andeq	r1, r2, r4, lsl r1
    8038:	ldrdeq	r0, [r0], -r4
    803c:	andeq	r1, r2, r4, lsr #10
    8040:	andeq	r0, r2, lr, lsr r9
    8044:	andeq	pc, r1, sl, ror r8	; <UNPREDICTABLE>
    8048:	bmi	25ac70 <__assert_fail@plt+0x257438>
    804c:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    8050:	stmdacs	r1, {r4, r8, r9, fp, sp, lr}
    8054:	stmdacs	r2, {r0, r3, ip, lr, pc}
    8058:	bmi	1bc478 <__assert_fail@plt+0x1b8c40>
    805c:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    8060:			; <UNDEFINED> instruction: 0xf080fab0
    8064:	ldrbmi	r0, [r0, -r0, asr #18]!
    8068:	ldrbmi	r2, [r0, -r0]!
    806c:	andeq	r6, r3, r4, asr #24
    8070:	ldrdeq	r0, [r0], -r4
    8074:			; <UNDEFINED> instruction: 0x000002b8
    8078:			; <UNDEFINED> instruction: 0x4604b5f8
    807c:	ldrmi	r6, [lr], -r5, lsl #16
    8080:	strmi	r4, [r8], -r1, lsr #30
    8084:	mulsne	r8, sp, r8
    8088:	smclt	21583	; 0x544f
    808c:	cmnmi	r0, #83886080	; 0x5000000	; <UNPREDICTABLE>
    8090:	svcmi	0x0020f5b3
    8094:	blmi	77c0d4 <__assert_fail@plt+0x77889c>
    8098:	andcs	r5, r1, #16449536	; 0xfb0000
    809c:			; <UNDEFINED> instruction: 0x4610609d
    80a0:	cmpvc	sl, r5, lsr r1
    80a4:	ldrshlt	fp, [r9, #216]!	; 0xd8
    80a8:			; <UNDEFINED> instruction: 0x46084b18
    80ac:			; <UNDEFINED> instruction: 0x809d58fb
    80b0:	ldcllt	0, cr6, [r8, #628]!	; 0x274
    80b4:	ldmpl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
    80b8:	blcs	62d2c <__assert_fail@plt+0x5f4f4>
    80bc:	blcs	bc0dc <__assert_fail@plt+0xb88a4>
    80c0:	ldmpl	fp!, {r1, r4, r8, r9, fp, lr}^
    80c4:	ldmdavs	r9, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    80c8:	mvnle	r2, r0, lsl #18
    80cc:			; <UNDEFINED> instruction: 0x46324611
    80d0:	ldc2l	7, cr15, [r2], {255}	; 0xff
    80d4:	blmi	37679c <__assert_fail@plt+0x372f64>
    80d8:	ldmdbvs	r1!, {r0, r9, sp}
    80dc:	ldmpl	fp!, {r4, r9, sl, lr}^
    80e0:	mlavs	r1, r9, r0, r6
    80e4:	ldflte	f7, [r8, #360]!	; 0x168
    80e8:			; <UNDEFINED> instruction: 0x461a4611
    80ec:	stc2l	7, cr15, [r4], {255}	; 0xff
    80f0:	ldmdbvs	r1!, {r6, r8, fp, ip, sp, pc}
    80f4:	blmi	150900 <__assert_fail@plt+0x14d0c8>
    80f8:	eorvs	r4, r1, r0, lsl r6
    80fc:			; <UNDEFINED> instruction: 0x609958fb
    8100:	ldflte	f7, [r8, #360]!	; 0x168
    8104:	ldcllt	0, cr2, [r8]
    8108:	andeq	r6, r3, r8, lsl #24
    810c:			; <UNDEFINED> instruction: 0x000002b8
    8110:	ldrdeq	r0, [r0], -r4
    8114:	stfvcp	f3, [r3], {40}	; 0x28
    8118:			; <UNDEFINED> instruction: 0xf8d0b92b
    811c:	stmdacs	r0, {r3, r4, r7}
    8120:	strdcs	sp, [r1], -r9
    8124:	andcs	r4, r0, r0, ror r7
    8128:	svclt	0x00004770
    812c:	blcc	866140 <__assert_fail@plt+0x862908>
    8130:	stmdale	sl, {r2, r3, r8, r9, fp, sp}
    8134:			; <UNDEFINED> instruction: 0xf003e8df
    8138:	stmdbeq	r9, {r0, r1, r3, r8, fp}
    813c:	bleq	24a568 <__assert_fail@plt+0x246d30>
    8140:	streq	r0, [r9, -r7, lsl #18]
    8144:	stmdavc	r3, {r4}^
    8148:	andcs	fp, r0, fp, asr r1
    814c:	stmdavc	r0, {r4, r5, r6, r8, r9, sl, lr}^
    8150:			; <UNDEFINED> instruction: 0xf080fab0
    8154:	ldrbmi	r0, [r0, -r0, asr #18]!
    8158:	stmdacc	r0, {r6, fp, ip, sp, lr}
    815c:	andcs	fp, r1, r8, lsl pc
    8160:			; <UNDEFINED> instruction: 0xf0814770
    8164:	ldrbmi	r0, [r0, -r1]!
    8168:	svcmi	0x00f0e92d
    816c:	stc	8, cr2, [sp, #-4]!
    8170:	bmi	ff2aad80 <__assert_fail@plt+0xff2a7548>
    8174:	ldrbtmi	r4, [sl], #-3018	; 0xfffff436
    8178:	stmib	sp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    817c:	ldmpl	r3, {r2, ip}^
    8180:	movwls	r6, #55323	; 0xd81b
    8184:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8188:	ldrbtmi	r4, [fp], #-3014	; 0xfffff43a
    818c:	vcgt.u8	d25, d0, d7
    8190:	blmi	ff168698 <__assert_fail@plt+0xff164e60>
    8194:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    8198:	blmi	ff12cdac <__assert_fail@plt+0xff129574>
    819c:	movwls	r4, #38011	; 0x947b
    81a0:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    81a4:	bcc	fe4439cc <__assert_fail@plt+0xfe440194>
    81a8:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
    81ac:	blls	12cdcc <__assert_fail@plt+0x129594>
    81b0:			; <UNDEFINED> instruction: 0xf85300aa
    81b4:	stmdavc	r3!, {r0, r2, r5, lr}
    81b8:	andsle	r2, r2, sp, lsr #22
    81bc:	blcs	b66250 <__assert_fail@plt+0xb62a18>
    81c0:	sbcshi	pc, r6, r0
    81c4:	blmi	fed9acbc <__assert_fail@plt+0xfed97484>
    81c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    81cc:	blls	36223c <__assert_fail@plt+0x35ea04>
    81d0:			; <UNDEFINED> instruction: 0xf040405a
    81d4:	strtmi	r8, [r8], -r0, lsr #2
    81d8:	ldc	0, cr11, [sp], #60	; 0x3c
    81dc:	pop	{r1, r8, r9, fp, pc}
    81e0:	stmdavc	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    81e4:			; <UNDEFINED> instruction: 0xf0002948
    81e8:	blcs	b68448 <__assert_fail@plt+0xb64c10>
    81ec:	stmdavc	r1!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    81f0:			; <UNDEFINED> instruction: 0xf000294c
    81f4:	blcs	b68470 <__assert_fail@plt+0xb64c38>
    81f8:	stmdavc	r1!, {r5, r6, r7, r8, ip, lr, pc}^
    81fc:			; <UNDEFINED> instruction: 0xf0002950
    8200:	blcs	b684ac <__assert_fail@plt+0xb64c74>
    8204:	stmdavc	r1!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
    8208:			; <UNDEFINED> instruction: 0xf000292d
    820c:	blcs	b684c0 <__assert_fail@plt+0xb64c88>
    8210:	stmdavc	r3!, {r2, r4, r6, r7, r8, ip, lr, pc}^
    8214:	bicsle	r2, r1, r4, asr #22
    8218:	subsmi	r7, lr, #10682368	; 0xa30000
    821c:	bicle	r2, sp, r0, lsl #22
    8220:	strcc	r9, [r1, #-2821]	; 0xfffff4fb
    8224:	vrshr.s64	d4, d13, #64
    8228:	blls	1286c4 <__assert_fail@plt+0x124e8c>
    822c:			; <UNDEFINED> instruction: 0xf10daf0b
    8230:			; <UNDEFINED> instruction: 0x960b0830
    8234:			; <UNDEFINED> instruction: 0x4641441a
    8238:			; <UNDEFINED> instruction: 0x463a6853
    823c:	mcr	6, 0, r4, cr8, cr8, {0}
    8240:			; <UNDEFINED> instruction: 0x232c3a10
    8244:	eorscc	pc, r0, sp, lsr #17
    8248:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    824c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    8250:	sbcshi	pc, r2, r0
    8254:	bls	1db0c0 <__assert_fail@plt+0x1d7888>
    8258:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    825c:	strls	r5, [r8, #-2260]	; 0xfffff72c
    8260:	blls	d9a7c <__assert_fail@plt+0xd6244>
    8264:			; <UNDEFINED> instruction: 0xf04f4658
    8268:			; <UNDEFINED> instruction: 0xf1030a00
    826c:	ldrtmi	r0, [r1], ip, lsl #12
    8270:			; <UNDEFINED> instruction: 0xf859e001
    8274:	strtmi	r0, [r9], -ip, lsl #24
    8278:	svc	0x0064f7fa
    827c:	subsle	r2, pc, r0, lsl #16
    8280:	beq	846b0 <__assert_fail@plt+0x80e78>
    8284:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
    8288:	svceq	0x0009f1ba
    828c:	mrc	1, 0, sp, cr8, cr1, {7}
    8290:	andcs	r1, r5, #144, 20	; 0x90000
    8294:			; <UNDEFINED> instruction: 0xf7fb2000
    8298:	cdp	8, 1, cr14, cr8, cr14, {0}
    829c:	vstmiavs	r1!, {s4-s19}
    82a0:	andcs	r4, r0, r2, lsl #13
    82a4:	blx	ff6442ea <__assert_fail@plt+0xff640ab2>
    82a8:	ldrbmi	r2, [r2], -r0, lsl #2
    82ac:	strmi	r4, [r8], -r3, lsl #12
    82b0:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82b4:			; <UNDEFINED> instruction: 0x4641463a
    82b8:			; <UNDEFINED> instruction: 0xf7fb2000
    82bc:	strmi	lr, [r5], -r6, lsr #17
    82c0:	bicle	r2, lr, r0, lsl #16
    82c4:	vstrls	s12, [r8, #-908]	; 0xfffffc74
    82c8:	strle	r0, [fp, #-1755]!	; 0xfffff925
    82cc:	andcs	r4, r5, #124, 18	; 0x1f0000
    82d0:	ldrbtmi	r4, [r9], #-3196	; 0xfffff384
    82d4:			; <UNDEFINED> instruction: 0xf7fa4f7c
    82d8:	blmi	1f44298 <__assert_fail@plt+0x1f40a60>
    82dc:	ldrbtmi	r9, [ip], #-2567	; 0xfffff5f9
    82e0:	ldrbtcc	r4, [r8], #-1151	; 0xfffffb81
    82e4:	stmdavs	r9!, {r0, r2, r4, r6, r7, fp, ip, lr}
    82e8:	b	1ac62dc <__assert_fail@plt+0x1ac2aa4>
    82ec:	blmi	1e5a8d4 <__assert_fail@plt+0x1e5709c>
    82f0:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    82f4:			; <UNDEFINED> instruction: 0xf856e003
    82f8:			; <UNDEFINED> instruction: 0xf8563c0c
    82fc:	stmdavs	r8!, {r2, sl, fp, ip}
    8300:	tstls	r0, ip, lsl #12
    8304:	tstcs	r1, sl, lsr r6
    8308:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    830c:	mvnsle	r4, r6, lsr #5
    8310:			; <UNDEFINED> instruction: 0xf7fb2000
    8314:	stmiavc	r1!, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
    8318:			; <UNDEFINED> instruction: 0xf47f2900
    831c:	andcs	sl, r2, r6, ror #30
    8320:	stc2l	0, cr15, [ip, #-16]!
    8324:	strcc	r9, [r1, #-2821]	; 0xfffff4fb
    8328:			; <UNDEFINED> instruction: 0xf73f42ab
    832c:	strb	sl, [r9, -r0, asr #30]
    8330:	stmdbcs	r0, {r0, r5, r7, fp, ip, sp, lr}
    8334:	svcge	0x005ff47f
    8338:			; <UNDEFINED> instruction: 0xf0042001
    833c:	ubfx	pc, pc, #26, #18
    8340:	andcs	r9, ip, #98304	; 0x18000
    8344:	blx	a2eda <__assert_fail@plt+0x9f6a2>
    8348:			; <UNDEFINED> instruction: 0xf8da1a0a
    834c:	tstmi	r3, #4
    8350:	str	r6, [pc, r3, ror #5]!
    8354:	submi	r7, r8, #10551296	; 0xa10000
    8358:			; <UNDEFINED> instruction: 0xf47f2900
    835c:			; <UNDEFINED> instruction: 0xf004af52
    8360:	ldrb	pc, [pc, sp, asr #26]	; <UNPREDICTABLE>
    8364:	stmdbcs	r0, {r0, r5, r7, fp, ip, sp, lr}
    8368:	svcge	0x0051f47f
    836c:	str	r3, [r9, -r1, lsl #10]!
    8370:			; <UNDEFINED> instruction: 0xf1d67866
    8374:			; <UNDEFINED> instruction: 0xf47f064f
    8378:	stmiavc	r7!, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    837c:	svccs	0x00003402
    8380:	addhi	pc, r6, r0
    8384:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8388:			; <UNDEFINED> instruction: 0xf8336803
    838c:			; <UNDEFINED> instruction: 0xf4133017
    8390:	subsle	r6, r8, r0, lsl #6
    8394:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8398:	andcs	sl, sl, #180224	; 0x2c000
    839c:	strmi	r6, [r0], r7, lsl #16
    83a0:	strtmi	r6, [r0], -r6
    83a4:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    83a8:	strmi	r9, [r1], fp, lsl #22
    83ac:	addsmi	fp, ip, #88, 18	; 0x160000
    83b0:	ldmdavc	fp, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    83b4:	blmi	10771e8 <__assert_fail@plt+0x10739b0>
    83b8:	ldmpl	r4, {r0, r1, r2, r9, fp, ip, pc}^
    83bc:	subls	pc, r4, r4, lsr #17
    83c0:	andvc	pc, r0, r8, asr #17
    83c4:	ldmdavc	r8, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    83c8:			; <UNDEFINED> instruction: 0xf1b9bb38
    83cc:	strdle	r3, [pc, -pc]
    83d0:	ldrdpl	pc, [r0], -r8
    83d4:	cmple	r2, r0, lsl #26
    83d8:	andcs	r4, r5, #1032192	; 0xfc000
    83dc:	ldrbtmi	r2, [r9], #-0
    83e0:	svc	0x0068f7fa
    83e4:	tstcs	r0, fp, asr #12
    83e8:	andcs	r4, r1, r2, lsl #12
    83ec:	ldmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    83f0:	svccc	0x0080f5b9
    83f4:	ubfx	sp, pc, #7, #16
    83f8:	andcs	r4, r5, #56, 18	; 0xe0000
    83fc:			; <UNDEFINED> instruction: 0xf7fa4479
    8400:	usaxmi	lr, r1, sl
    8404:	ldrbmi	r4, [r0], -r2, lsl #12
    8408:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    840c:			; <UNDEFINED> instruction: 0xf7ff2001
    8410:	strcs	pc, [r1, #-2657]	; 0xfffff59f
    8414:			; <UNDEFINED> instruction: 0xf7fae6d6
    8418:	ldmdbmi	r1!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    841c:	andcs	r2, r0, r5, lsl #4
    8420:			; <UNDEFINED> instruction: 0xf7fa4479
    8424:	strtmi	lr, [r3], -r8, asr #30
    8428:	strmi	r2, [r2], -r0, lsl #2
    842c:			; <UNDEFINED> instruction: 0xf7fa2001
    8430:	stmdbmi	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8434:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8438:	svc	0x003cf7fa
    843c:	strmi	r4, [r2], -r9, asr #12
    8440:			; <UNDEFINED> instruction: 0xf7fa2001
    8444:	stmdbmi	r8!, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8448:	andcs	r4, r5, #31457280	; 0x1e00000
    844c:			; <UNDEFINED> instruction: 0x46304479
    8450:	svc	0x0030f7fa
    8454:			; <UNDEFINED> instruction: 0x46024631
    8458:			; <UNDEFINED> instruction: 0xf7fa2001
    845c:	stmdbmi	r3!, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8460:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8464:	svc	0x0026f7fa
    8468:	strtmi	r4, [r9], -r3, lsr #12
    846c:	andcs	r4, r1, r2, lsl #12
    8470:	svc	0x00d0f7fa
    8474:	andcs	r4, r5, #491520	; 0x78000
    8478:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    847c:	svc	0x001af7fa
    8480:			; <UNDEFINED> instruction: 0x46024631
    8484:			; <UNDEFINED> instruction: 0xf7fa4630
    8488:	andcs	lr, r1, r6, asr #31
    848c:	blx	8c6490 <__assert_fail@plt+0x8c2c58>
    8490:			; <UNDEFINED> instruction: 0x463e4918
    8494:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8498:	svclt	0x0000e7d9
    849c:	andeq	r6, r3, sl, lsl fp
    84a0:			; <UNDEFINED> instruction: 0x000002b4
    84a4:	andeq	r6, r3, r6, lsl #22
    84a8:	andeq	r5, r3, sl, ror #25
    84ac:	andeq	r0, r2, r4, ror #30
    84b0:	andeq	r1, r2, r6, lsl #2
    84b4:	ldrdeq	r5, [r3], -r6
    84b8:	andeq	r6, r3, r8, asr #21
    84bc:	ldrdeq	r0, [r0], -r4
    84c0:	ldrdeq	r0, [r2], -sl
    84c4:	andeq	r5, r3, r2, lsr #23
    84c8:			; <UNDEFINED> instruction: 0x00020ebc
    84cc:	andeq	r0, r0, r0, lsr #6
    84d0:	andeq	r0, r2, r8, lsl lr
    84d4:	andeq	r0, r2, lr, lsl #28
    84d8:	andeq	r0, r2, r2, ror #28
    84dc:	andeq	r0, r2, ip, ror sp
    84e0:	andeq	r0, r2, r0, lsl #28
    84e4:			; <UNDEFINED> instruction: 0x00020db2
    84e8:	muleq	r2, ip, sp
    84ec:			; <UNDEFINED> instruction: 0x00020dbe
    84f0:	ldrdeq	r0, [r2], -r6
    84f4:	andeq	r0, r2, r2, lsl sp
    84f8:	blmi	111ae0c <__assert_fail@plt+0x11175d4>
    84fc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    8500:	stmdami	r3, {r2, r9, sl, lr}^
    8504:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    8508:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    850c:	movwls	r6, #14363	; 0x381b
    8510:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8514:	svc	0x009cf7fa
    8518:	svclt	0x00181b40
    851c:	strbtvc	r2, [r0], #-1
    8520:	blx	16c6526 <__assert_fail@plt+0x16c2cee>
    8524:	strmi	r6, [r3], -r5, ror #7
    8528:			; <UNDEFINED> instruction: 0xf8844628
    852c:			; <UNDEFINED> instruction: 0xf7fb3038
    8530:	stmdacs	r0, {r1, r4, r5, r8, fp, sp, lr, pc}
    8534:	movwcs	sp, #4166	; 0x1046
    8538:	strtvc	r7, [r3], #-997	; 0xfffffc1b
    853c:	tstlt	fp, r3, ror #24
    8540:	strtvc	r2, [r3], #-768	; 0xfffffd00
    8544:	mvnscc	pc, #79	; 0x4f
    8548:	stmdage	r1, {r0, r9, sp}
    854c:	eorhi	r2, r2, r0, lsl #2
    8550:	rsbvs	r6, r3, r3, lsr #1
    8554:	svc	0x0046f7fa
    8558:	teqle	r6, r0, lsl #16
    855c:	vst1.8	{d25-d26}, [pc], r2
    8560:	stmdals	r1, {r1, r3, r4, r5, r6, r8, r9, ip, sp, lr}
    8564:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    8568:			; <UNDEFINED> instruction: 0xf5a07c61
    856c:	cmnvs	r0, r8, lsr #5
    8570:	stmdami	r8!, {r8, fp, sp}
    8574:	sbcvc	pc, r0, #679477248	; 0x28800000
    8578:	streq	pc, [r0, #-79]	; 0xffffffb1
    857c:	andcc	lr, r6, #196, 18	; 0x310000
    8580:	svclt	0x00144478
    8584:	andvc	pc, r0, #1325400064	; 0x4f000000
    8588:	addvs	pc, r0, #1325400064	; 0x4f000000
    858c:	movwcs	r6, #8739	; 0x2223
    8590:			; <UNDEFINED> instruction: 0xf88462a2
    8594:	cmnvc	r5, #36	; 0x24
    8598:	rscvs	r7, r5, #-1811939326	; 0x94000002
    859c:	subcc	pc, r4, r4, lsr #17
    85a0:	svc	0x0056f7fa
    85a4:			; <UNDEFINED> instruction: 0x7320bb28
    85a8:	stc2	0, cr15, [r8], #-16
    85ac:	movwcs	r4, #35354	; 0x8a1a
    85b0:	blmi	5a1844 <__assert_fail@plt+0x59e00c>
    85b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    85b8:	blls	e2628 <__assert_fail@plt+0xdedf0>
    85bc:	tstle	r6, sl, asr r0
    85c0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    85c4:	mvnvc	r7, #32, 8	; 0x20000000
    85c8:			; <UNDEFINED> instruction: 0x2000e7b8
    85cc:	mrc	7, 2, APSR_nzcv, cr8, cr10, {7}
    85d0:	svclt	0x00181c43
    85d4:	bicle	r2, r7, r0, lsl #6
    85d8:	vpadd.i8	d20, d0, d0
    85dc:	ldmdbmi	r0, {r1, r5, r6, r7, r9, ip, sp}
    85e0:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    85e4:	cmncc	r8, #2030043136	; 0x79000000
    85e8:			; <UNDEFINED> instruction: 0xf7fb4478
    85ec:			; <UNDEFINED> instruction: 0xf7fae926
    85f0:	stmdbmi	sp, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    85f4:	strtmi	r2, [r8], -r5, lsl #4
    85f8:			; <UNDEFINED> instruction: 0xf7fa4479
    85fc:			; <UNDEFINED> instruction: 0x4629ee5c
    8600:	andcs	r4, r1, r2, lsl #12
    8604:	svc	0x0006f7fa
    8608:	muleq	r3, r4, r7
    860c:			; <UNDEFINED> instruction: 0x000002b4
    8610:	andeq	r0, r2, r2, asr #27
    8614:	andeq	r0, r2, ip, ror #26
    8618:	ldrdeq	r6, [r3], -ip
    861c:	andeq	r0, r2, sl, lsr pc
    8620:	andeq	r0, r2, r4, asr r3
    8624:	strdeq	r0, [r2], -r4
    8628:	andeq	r0, r2, r4, lsl #26
    862c:			; <UNDEFINED> instruction: 0x4614b530
    8630:	addlt	r8, r3, r2, asr sl
    8634:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
    8638:	movwcc	r4, #5637	; 0x1605
    863c:	adccc	pc, r4, r4, asr #17
    8640:			; <UNDEFINED> instruction: 0x7d23b90a
    8644:			; <UNDEFINED> instruction: 0x4622b133
    8648:	tstls	r1, r8, lsr #12
    864c:	blx	19c6650 <__assert_fail@plt+0x19c2e18>
    8650:	stmdblt	r0!, {r0, r8, fp, ip, pc}
    8654:	strtmi	r6, [r8], -r3, lsr #16
    8658:	ldrmi	r4, [r8, r2, lsr #12]
    865c:	andcs	fp, r0, r0, lsl r9
    8660:	ldclt	0, cr11, [r0, #-12]!
    8664:	ldrdcc	pc, [r8], r4	; <UNPREDICTABLE>
    8668:			; <UNDEFINED> instruction: 0xf8c43301
    866c:	andlt	r3, r3, r8, lsr #1
    8670:	svclt	0x0000bd30
    8674:	bmi	1db294 <__assert_fail@plt+0x1d7a5c>
    8678:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    867c:	ldmpl	fp, {r0, r3, r4, r6, fp, ip, lr}
    8680:	svclt	0x00184283
    8684:	svclt	0x000c4281
    8688:	andcs	r2, r0, r1
    868c:	svclt	0x00004770
    8690:	andeq	r6, r3, r6, lsl r6
    8694:	andeq	r0, r0, r4, lsr #5
    8698:	andeq	r0, r0, r0, lsr #5
    869c:	strmi	r4, [sl], -r5, lsl #22
    86a0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    86a4:	ldmdbpl	fp, {r2, sl, fp, lr}
    86a8:	blmi	146824 <__assert_fail@plt+0x142fec>
    86ac:			; <UNDEFINED> instruction: 0xf00f6c99
    86b0:	svclt	0x0000b9d3
    86b4:	andeq	r6, r3, lr, ror #11
    86b8:	ldrdeq	r0, [r0], -r4
    86bc:	bmi	15b2d4 <__assert_fail@plt+0x157a9c>
    86c0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    86c4:	addmi	r6, r2, #3571712	; 0x368000
    86c8:	ldrhvs	fp, [r8, #248]	; 0xf8
    86cc:	svclt	0x00004770
    86d0:	ldrdeq	r6, [r3], -r0
    86d4:			; <UNDEFINED> instruction: 0x000002b8
    86d8:	andcs	r4, r1, #11534336	; 0xb00000
    86dc:	andcs	r4, r0, r1, lsl #12
    86e0:	svclt	0x00c4f7fe
    86e4:	strlt	r2, [r8, #-513]	; 0xfffffdff
    86e8:	strmi	r4, [r1], -fp, lsl #12
    86ec:			; <UNDEFINED> instruction: 0xf7fe4610
    86f0:			; <UNDEFINED> instruction: 0xf7fbffbd
    86f4:	svclt	0x0000e872
    86f8:	strmi	r2, [fp], -r0, lsl #4
    86fc:	ldrmi	r4, [r0], -r1, lsl #12
    8700:	svclt	0x00b4f7fe
    8704:	andcs	r4, r0, #1792	; 0x700
    8708:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    870c:	strmi	fp, [fp], -r8, lsl #10
    8710:	strtmi	r4, [r0], -r1, lsl #12
    8714:	andcs	r5, r1, r4, ror #18
    8718:	eorcs	pc, r8, r4, lsl #17
    871c:			; <UNDEFINED> instruction: 0xffa6f7fe
    8720:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8724:	andeq	r6, r3, r6, lsl #11
    8728:			; <UNDEFINED> instruction: 0x000002b8
    872c:	movwcs	lr, #10705	; 0x29d1
    8730:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
    8734:	addsmi	r4, sp, #8388608	; 0x800000
    8738:	addsmi	fp, r4, #12, 30	; 0x30
    873c:	mrsle	r2, (UNDEF: 8)
    8740:	strmi	lr, [r0, #-2512]	; 0xfffff630
    8744:	movwcs	lr, #2513	; 0x9d1
    8748:	svclt	0x0006429d
    874c:	mulcs	r1, r4, r2
    8750:	ldclt	0, cr2, [r0], #-0
    8754:	svclt	0x00004770
    8758:			; <UNDEFINED> instruction: 0x460ab570
    875c:	strmi	lr, [r1, #-2512]	; 0xfffff630
    8760:	stmiavs	r1, {r8, r9, sp}^
    8764:	rsbmi	r6, r1, r6, lsl #16
    8768:	andeq	lr, r5, r6, lsl #21
    876c:	ldc2	0, cr15, [r0, #-120]	; 0xffffff88
    8770:	ldcllt	6, cr4, [r0, #-64]!	; 0xffffffc0
    8774:			; <UNDEFINED> instruction: 0x4604b510
    8778:	tstlt	r0, r0, asr #18
    877c:	svc	0x0060f7fa
    8780:	stmdbvs	r0!, {r3, r4, r5, r8, fp, ip, sp, pc}
    8784:	stc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    8788:	pop	{r5, r9, sl, lr}
    878c:			; <UNDEFINED> instruction: 0xf7fa4010
    8790:			; <UNDEFINED> instruction: 0xf7fabd1d
    8794:	stmdbvs	r1!, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    8798:			; <UNDEFINED> instruction: 0xf7ff6800
    879c:	svclt	0x0000ffb3
    87a0:			; <UNDEFINED> instruction: 0x4605b530
    87a4:	andcs	fp, r8, r3, lsl #1
    87a8:	mrc	7, 2, APSR_nzcv, cr14, cr10, {7}
    87ac:	orrslt	r4, r8, r4, lsl #12
    87b0:			; <UNDEFINED> instruction: 0xf7fa4628
    87b4:	strmi	lr, [r3], -r6, lsl #27
    87b8:	bicslt	r6, r0, r0, lsr #32
    87bc:	tstcs	r0, pc, lsl #26
    87c0:	andcs	r4, fp, pc, lsl #22
    87c4:	ldrbtmi	r4, [sp], #-2575	; 0xfffff5f1
    87c8:	strls	r4, [r0, #-1147]	; 0xfffffb85
    87cc:			; <UNDEFINED> instruction: 0xf006447a
    87d0:			; <UNDEFINED> instruction: 0x4605ff71
    87d4:	tstlt	r0, r0, rrx
    87d8:	andlt	r4, r3, r0, lsr #12
    87dc:	stmdavs	r0!, {r4, r5, r8, sl, fp, ip, sp, pc}
    87e0:	ldcl	7, cr15, [r6], #1000	; 0x3e8
    87e4:			; <UNDEFINED> instruction: 0xf7fa4620
    87e8:			; <UNDEFINED> instruction: 0x462cecf4
    87ec:	andlt	r4, r3, r0, lsr #12
    87f0:			; <UNDEFINED> instruction: 0x4620bd30
    87f4:			; <UNDEFINED> instruction: 0xf7fa461c
    87f8:	strb	lr, [sp, ip, ror #25]!
    87fc:			; <UNDEFINED> instruction: 0xffffffab
    8800:			; <UNDEFINED> instruction: 0xffffff61
    8804:			; <UNDEFINED> instruction: 0xffffff89
    8808:			; <UNDEFINED> instruction: 0x4604b510
    880c:			; <UNDEFINED> instruction: 0xf7fa6800
    8810:	stmdavs	r0!, {r5, r6, r7, sl, fp, sp, lr, pc}^
    8814:			; <UNDEFINED> instruction: 0x4010e8bd
    8818:	svclt	0x00c6f006
    881c:	blmi	f1b110 <__assert_fail@plt+0xf178d8>
    8820:	push	{r1, r3, r4, r5, r6, sl, lr}
    8824:			; <UNDEFINED> instruction: 0x468041f0
    8828:			; <UNDEFINED> instruction: 0xb09c58d3
    882c:			; <UNDEFINED> instruction: 0x460e2018
    8830:	tstls	fp, #1769472	; 0x1b0000
    8834:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8838:	mrc	7, 0, APSR_nzcv, cr6, cr10, {7}
    883c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8840:			; <UNDEFINED> instruction: 0x4630d059
    8844:	ldc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    8848:			; <UNDEFINED> instruction: 0x61284604
    884c:	suble	r2, r3, r0, lsl #16
    8850:	ldrdne	pc, [r0], -r8
    8854:			; <UNDEFINED> instruction: 0xf0064630
    8858:			; <UNDEFINED> instruction: 0x4604fc11
    885c:	stmdacs	r0, {r3, r5, r6, r8, sp, lr}
    8860:			; <UNDEFINED> instruction: 0xf7fad03a
    8864:	cdpne	14, 0, cr14, cr4, cr8, {6}
    8868:	tstcs	r1, r7, asr #22
    886c:	blx	84488c <__assert_fail@plt+0x841054>
    8870:	strbtmi	r4, [sl], -r1, lsr #12
    8874:			; <UNDEFINED> instruction: 0xf7fa2003
    8878:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    887c:	ldmib	sp, {r0, r1, r2, r5, r8, r9, fp, ip, lr, pc}^
    8880:	strtmi	r6, [r9], -r0, lsl #14
    8884:	tstcs	r8, #3620864	; 0x374000
    8888:	ldrdeq	pc, [r4], -r8
    888c:	strvs	lr, [r0, -r5, asr #19]
    8890:	movwcs	lr, #10693	; 0x29c5
    8894:	cdp2	0, 6, cr15, cr4, cr6, {0}
    8898:	cmnlt	r8, r4, lsl #12
    889c:			; <UNDEFINED> instruction: 0xf7ff4628
    88a0:	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    88a4:	blmi	69b118 <__assert_fail@plt+0x6978e0>
    88a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    88ac:	blls	6e291c <__assert_fail@plt+0x6df0e4>
    88b0:	tstle	lr, sl, asr r0
    88b4:	andslt	r4, ip, r0, lsr #12
    88b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    88bc:	ldrdeq	pc, [r4], -r8
    88c0:			; <UNDEFINED> instruction: 0xf0074629
    88c4:			; <UNDEFINED> instruction: 0x4604f8bb
    88c8:	stmdbvs	ip!, {r4, r6, r8, ip, sp, pc}^
    88cc:	strtmi	lr, [r8], -sl, ror #15
    88d0:			; <UNDEFINED> instruction: 0xf7ff2400
    88d4:	strb	pc, [r5, pc, asr #30]!	; <UNPREDICTABLE>
    88d8:			; <UNDEFINED> instruction: 0xf7fa4628
    88dc:			; <UNDEFINED> instruction: 0xe7e1ec7a
    88e0:	mrc	7, 1, APSR_nzcv, cr12, cr10, {7}
    88e4:	strtmi	r4, [r8], -r6, lsl #12
    88e8:			; <UNDEFINED> instruction: 0xf7ff6835
    88ec:	eorsvs	pc, r5, r3, asr #30
    88f0:			; <UNDEFINED> instruction: 0xf7fae7d8
    88f4:	strmi	lr, [r4], -ip, ror #25
    88f8:	blmi	202850 <__assert_fail@plt+0x1ff018>
    88fc:	stmdbmi	r7, {r1, r2, r5, r7, r9, sp}
    8900:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    8904:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8908:	svc	0x0096f7fa
    890c:	andeq	r6, r3, r0, ror r4
    8910:			; <UNDEFINED> instruction: 0x000002b4
    8914:	andeq	r6, r3, r8, ror #7
    8918:	andeq	r0, r2, sl, lsr #25
    891c:	muleq	r2, r4, ip
    8920:	muleq	r2, lr, ip
    8924:	andeq	r0, r0, r0
    8928:	svcmi	0x00f0e92d
    892c:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    8930:			; <UNDEFINED> instruction: 0x2c2b8b02
    8934:	blmi	ff89b4c0 <__assert_fail@plt+0xff897c88>
    8938:	adclt	r4, r5, sl, ror r4
    893c:	stcge	8, cr5, [sl, #-844]	; 0xfffffcb4
    8940:			; <UNDEFINED> instruction: 0x9323681b
    8944:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8948:	andeq	lr, r3, r5, lsl #17
    894c:			; <UNDEFINED> instruction: 0xf1a4d06d
    8950:			; <UNDEFINED> instruction: 0x21250340
    8954:			; <UNDEFINED> instruction: 0xf04f2b18
    8958:			; <UNDEFINED> instruction: 0xf88d0200
    895c:			; <UNDEFINED> instruction: 0xf88d4061
    8960:			; <UNDEFINED> instruction: 0xf88d1060
    8964:	stmdale	r8, {r1, r5, r6, sp}
    8968:	blx	91174 <__assert_fail@plt+0x8d93c>
    896c:	ldrmi	pc, [r1], -r3, lsl #6
    8970:	tstne	r8, r0, asr #5	; <UNPREDICTABLE>
    8974:			; <UNDEFINED> instruction: 0xf040420b
    8978:	strcs	r8, [r0], -lr, lsl #2
    897c:	rsbvs	pc, ip, sp, lsl #17
    8980:	mcrrcs	6, 0, r9, r0, cr5
    8984:	blls	2bcf1c <__assert_fail@plt+0x2b96e4>
    8988:	b	13d3590 <__assert_fail@plt+0x13cfd58>
    898c:	ldrmi	r7, [r8], -r3, ror #3
    8990:	subsmi	sp, r8, #8192	; 0x2000
    8994:	cmpeq	r1, r1, ror #22
    8998:	strcs	r4, [r1], #-4042	; 0xfffff036
    899c:	movwcs	r2, #1280	; 0x500
    89a0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    89a4:	stmib	sp, {r1, r8, sl, lr}^
    89a8:			; <UNDEFINED> instruction: 0xf1074500
    89ac:			; <UNDEFINED> instruction: 0xf0070209
    89b0:			; <UNDEFINED> instruction: 0xf107f8e3
    89b4:	adcmi	r0, r8, #8, 10	; 0x2000000
    89b8:	vmax.s8	d20, d0, d4
    89bc:	vand	q4, <illegal reg q3.5>, <illegal reg q1.5>
    89c0:	addsmi	r3, r8, #2080374784	; 0x7c000000
    89c4:	cmphi	r9, r0, lsl #1	; <UNPREDICTABLE>
    89c8:	blcs	2f5f8 <__assert_fail@plt+0x2bdc0>
    89cc:			; <UNDEFINED> instruction: 0xf100bfbe
    89d0:			; <UNDEFINED> instruction: 0x232d34ff
    89d4:	stccc	8, cr15, [r1], {-0}
    89d8:	strtmi	fp, [r0], -r6, asr #3
    89dc:	ldc	7, cr15, [lr, #1000]	; 0x3e8
    89e0:	vpadd.i8	d20, d16, d25
    89e4:	ldrbtmi	r3, [fp], #-534	; 0xfffffdea
    89e8:	bne	ff8d5610 <__assert_fail@plt+0xff8d1dd8>
    89ec:	addsmi	r4, r0, #24, 8	; 0x18000000
    89f0:	mrshi	pc, SPSR_fiq	; <UNPREDICTABLE>
    89f4:	bne	574268 <__assert_fail@plt+0x570a30>
    89f8:			; <UNDEFINED> instruction: 0xf7fa4630
    89fc:	adcmi	lr, r8, #144, 26	; 0x2400
    8a00:	sbcshi	pc, r6, r0, lsl #1
    8a04:			; <UNDEFINED> instruction: 0x46204631
    8a08:	stcl	7, cr15, [r2], {250}	; 0xfa
    8a0c:	blmi	feb1b4d0 <__assert_fail@plt+0xfeb17c98>
    8a10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8a14:	blls	8e2a84 <__assert_fail@plt+0x8df24c>
    8a18:			; <UNDEFINED> instruction: 0xf040405a
    8a1c:	strtmi	r8, [r0], -r1, lsr #2
    8a20:	ldc	0, cr11, [sp], #148	; 0x94
    8a24:	pop	{r1, r8, r9, fp, pc}
    8a28:	bmi	fea6c9f0 <__assert_fail@plt+0xfea691b8>
    8a2c:	stcls	3, cr2, [fp], {32}
    8a30:	mcrmi	4, 5, r4, cr8, cr10, {3}
    8a34:	ldrbtmi	ip, [lr], #-2567	; 0xfffff5f9
    8a38:	cfldrsge	mvf9, [r8], {1}
    8a3c:	andeq	lr, r7, r4, lsl #17
    8a40:	strls	r2, [r0], -r1, lsl #4
    8a44:			; <UNDEFINED> instruction: 0x4619a81b
    8a48:			; <UNDEFINED> instruction: 0xf7fa4616
    8a4c:	andls	lr, r5, sl, ror #29
    8a50:			; <UNDEFINED> instruction: 0xf7fa4628
    8a54:	strmi	lr, [r7], -r8, lsr #26
    8a58:	addsle	r2, r4, r0, lsl #16
    8a5c:	tstls	r6, r8, lsl r9
    8a60:			; <UNDEFINED> instruction: 0xf10d463d
    8a64:			; <UNDEFINED> instruction: 0x46080b34
    8a68:	ldcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    8a6c:	andcc	r4, r2, r4, lsl #12
    8a70:	blx	feac4ab6 <__assert_fail@plt+0xfeac127e>
    8a74:	cmpcs	pc, #25088	; 0x6200
    8a78:	ldrbmi	r9, [ip], -r6, lsl #18
    8a7c:			; <UNDEFINED> instruction: 0xf8004680
    8a80:			; <UNDEFINED> instruction: 0xf7fa3b01
    8a84:	vstrgt	d14, [pc, #-848]	; 873c <__assert_fail@plt+0x4f04>
    8a88:	cfstrsgt	mvf12, [pc, #-60]	; 8a54 <__assert_fail@plt+0x521c>
    8a8c:	cdpcs	14, 0, cr9, cr10, cr13, {0}
    8a90:	svclt	0x00c8c40f
    8a94:	ldm	r5, {r0, r1, r3, r9, sl, fp, ip, sp}
    8a98:	svclt	0x00d80007
    8a9c:	stcmi	6, cr3, [lr, #44]	; 0x2c
    8aa0:	ldrbtmi	r9, [sp], #-1549	; 0xfffff9f3
    8aa4:	andeq	lr, r7, r4, lsl #17
    8aa8:	stccs	8, cr6, [r0], {44}	; 0x2c
    8aac:	sbcshi	pc, r1, r0
    8ab0:	vceq.f32	d20, d21, d10
    8ab4:			; <UNDEFINED> instruction: 0xf8df5a54
    8ab8:	vsubl.s8	<illegal reg q12.5>, d5, d24
    8abc:	ldrbtmi	r5, [lr], #-2645	; 0xfffff5ab
    8ac0:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, sl, lr}^
    8ac4:			; <UNDEFINED> instruction: 0x4642463b
    8ac8:			; <UNDEFINED> instruction: 0xf7fa4620
    8acc:	ldmdavs	r1!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    8ad0:	addmi	fp, r8, #8, 2
    8ad4:	stccs	3, cr13, [r0], {15}
    8ad8:	ldrbmi	sp, [r1, #-86]	; 0xffffffaa
    8adc:	sfmne	f5, 3, [fp], {87}	; 0x57
    8ae0:	cmpeq	r1, r3, lsl #22
    8ae4:			; <UNDEFINED> instruction: 0xf8c94620
    8ae8:			; <UNDEFINED> instruction: 0xf00f1004
    8aec:			; <UNDEFINED> instruction: 0x4604fb91
    8af0:	andeq	pc, r0, r9, asr #17
    8af4:	blls	182a90 <__assert_fail@plt+0x17f258>
    8af8:	strtmi	r4, [r0], -r5, lsl #12
    8afc:	strtmi	r3, [fp], #-769	; 0xfffffcff
    8b00:	ldrmi	r9, [r9], -r9, lsl #6
    8b04:			; <UNDEFINED> instruction: 0xf00f461c
    8b08:	strmi	pc, [r3], -r3, lsl #23
    8b0c:	stmib	r6, {r5, r9, sl, lr}^
    8b10:			; <UNDEFINED> instruction: 0xf00f3400
    8b14:	ldmdavs	r1!, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    8b18:			; <UNDEFINED> instruction: 0x4642465b
    8b1c:	andls	r4, r7, r7, lsl #12
    8b20:	stc	7, cr15, [lr], #1000	; 0x3e8
    8b24:	stmdavc	lr, {r0, r4, r5, fp, sp, lr}
    8b28:	mvfcss	f1, f6
    8b2c:	mrcne	0, 3, sp, cr10, cr12, {2}
    8b30:	cfcpys	mvf2, mvf8
    8b34:	ssatmi	r8, #3, r0, lsl #20
    8b38:	strmi	r4, [fp], r7, lsr #12
    8b3c:	ssatmi	r4, #1, r1, lsl #13
    8b40:	and	r9, r9, r8, lsl #10
    8b44:	andeq	lr, sl, #171008	; 0x29c00
    8b48:			; <UNDEFINED> instruction: 0xd14b4294
    8b4c:			; <UNDEFINED> instruction: 0xf81b3401
    8b50:	strcc	r6, [r1, -r1, lsl #30]
    8b54:	subsle	r2, r0, r0, lsl #28
    8b58:	svcpl	0x0001f819
    8b5c:	suble	r2, r1, r0, lsl #26
    8b60:	ldrhtle	r4, [r4], #37	; 0x25
    8b64:	ldc	7, cr15, [ip], #1000	; 0x3e8
    8b68:			; <UNDEFINED> instruction: 0xf8316801
    8b6c:	ldreq	r2, [r0, #-22]	; 0xffffffea
    8b70:			; <UNDEFINED> instruction: 0xf831d538
    8b74:	ldreq	r2, [r2, #-21]	; 0xffffffeb
    8b78:			; <UNDEFINED> instruction: 0xf1b8d534
    8b7c:	mvnle	r0, r0, lsl #30
    8b80:	ldrtmi	r2, [sl], r1, lsl #8
    8b84:	strb	r4, [r2, r0, lsr #13]!
    8b88:	andle	r2, r2, r0, lsl #18
    8b8c:			; <UNDEFINED> instruction: 0xf00fdaaa
    8b90:	strdcs	pc, [r0, #-179]	; 0xffffff4d
    8b94:	stmdals	fp, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    8b98:	svcmi	0x00522320
    8b9c:			; <UNDEFINED> instruction: 0x46164619
    8ba0:	ldrbtmi	r9, [pc], #-1	; 8ba8 <__assert_fail@plt+0x5370>
    8ba4:	smladls	r0, fp, r8, sl
    8ba8:	mrc	7, 1, APSR_nzcv, cr10, cr10, {7}
    8bac:	strbt	r9, [r8], r5
    8bb0:	tstcs	r0, sp, asr #20
    8bb4:	blls	15a3dc <__assert_fail@plt+0x156ba4>
    8bb8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8bbc:			; <UNDEFINED> instruction: 0xf7fa5600
    8bc0:	ldrtmi	lr, [r0], -sl, lsr #24
    8bc4:	stc	7, cr15, [sl], #1000	; 0x3e8
    8bc8:			; <UNDEFINED> instruction: 0xf4ff42a8
    8bcc:	blmi	11f4840 <__assert_fail@plt+0x11f1008>
    8bd0:	sbccs	pc, pc, #64, 4
    8bd4:	stmdami	r7, {r1, r2, r6, r8, fp, lr}^
    8bd8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8bdc:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    8be0:	mcr	7, 1, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8be4:	bhi	44444c <__assert_fail@plt+0x440c14>
    8be8:	strbmi	r9, [r0], -r6, lsl #24
    8bec:	b	ffc46bdc <__assert_fail@plt+0xffc433a4>
    8bf0:	strcc	r9, [r1], #-2055	; 0xfffff7f9
    8bf4:	b	ffb46be4 <__assert_fail@plt+0xffb433ac>
    8bf8:	ldmib	sp, {r3, r8, r9, sl, sp, lr, pc}^
    8bfc:	cfmul32	mvfx3, mvfx8, mvfx7
    8c00:	vldrpl	s17, [fp, #64]	; 0x40
    8c04:	svclt	0x00082b00
    8c08:	mvnle	r2, r2, lsl #24
    8c0c:	stcl	7, cr15, [r8], #-1000	; 0xfffffc18
    8c10:			; <UNDEFINED> instruction: 0xf10a9a06
    8c14:	bl	8b424 <__assert_fail@plt+0x87bec>
    8c18:			; <UNDEFINED> instruction: 0xf812040a
    8c1c:	stmdavs	r3, {r1, r3, sp}
    8c20:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    8c24:	ldrble	r0, [pc], #1307	; 8c2c <__assert_fail@plt+0x53f4>
    8c28:			; <UNDEFINED> instruction: 0x1c6a9b05
    8c2c:	bl	ef058 <__assert_fail@plt+0xeb820>
    8c30:	ldrmi	r0, [r3], #-10
    8c34:	bl	fe8996a0 <__assert_fail@plt+0xfe895e68>
    8c38:	teqle	r4, sl, lsl #4
    8c3c:	strtmi	r9, [r1], -r6, lsl #22
    8c40:			; <UNDEFINED> instruction: 0xf7fa4418
    8c44:	bls	183744 <__assert_fail@plt+0x17ff0c>
    8c48:			; <UNDEFINED> instruction: 0x4620a91b
    8c4c:	b	ffbc6c3c <__assert_fail@plt+0xffbc3404>
    8c50:	andcs	lr, r1, sl, asr #15
    8c54:			; <UNDEFINED> instruction: 0xf00f6068
    8c58:			; <UNDEFINED> instruction: 0x4604fab7
    8c5c:	str	r6, [r7, -r8, lsr #32]!
    8c60:	bl	d46c50 <__assert_fail@plt+0xd43418>
    8c64:			; <UNDEFINED> instruction: 0xf44f4b24
    8c68:	stmdbmi	r4!, {r1, r2, r3, r5, r9, ip, sp, lr}
    8c6c:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
    8c70:	tstcc	r0, #2030043136	; 0x79000000
    8c74:			; <UNDEFINED> instruction: 0xf7fa4478
    8c78:	blmi	8c4400 <__assert_fail@plt+0x8c0bc8>
    8c7c:	adcscs	pc, r9, #64, 4
    8c80:	stmdami	r2!, {r0, r5, r8, fp, lr}
    8c84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8c88:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    8c8c:	ldcl	7, cr15, [r4, #1000]	; 0x3e8
    8c90:	vpadd.i8	d20, d0, d15
    8c94:	ldmdbmi	pc, {r1, r2, r6, r7, r9, sp}	; <UNPREDICTABLE>
    8c98:	ldrbtmi	r4, [fp], #-2079	; 0xfffff7e1
    8c9c:	tstcc	r0, #2030043136	; 0x79000000
    8ca0:			; <UNDEFINED> instruction: 0xf7fa4478
    8ca4:	blmi	7843d4 <__assert_fail@plt+0x780b9c>
    8ca8:	andvc	pc, r9, #1325400064	; 0x4f000000
    8cac:	ldmdami	sp, {r2, r3, r4, r8, fp, lr}
    8cb0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8cb4:			; <UNDEFINED> instruction: 0xf7fa4478
    8cb8:	svclt	0x0000edc0
    8cbc:	andeq	r6, r3, r8, asr r3
    8cc0:			; <UNDEFINED> instruction: 0x000002b4
    8cc4:	andeq	r6, r3, r4, asr #23
    8cc8:	andeq	r6, r3, lr, ror fp
    8ccc:	andeq	r6, r3, r0, lsl #5
    8cd0:	andeq	r0, r2, r4, asr ip
    8cd4:	andeq	r0, r2, r6, lsl #23
    8cd8:	andeq	r6, r3, r2, asr #21
    8cdc:	andeq	r6, r3, r6, lsr #21
    8ce0:	andeq	r6, r3, r4, lsr #21
    8ce4:	andeq	r0, r2, sl, lsl sl
    8ce8:	andeq	r0, r2, r0, lsl #21
    8cec:	andeq	r0, r2, ip, asr #27
    8cf0:	andeq	r0, r2, sl, ror #19
    8cf4:	andeq	r0, r2, sl, lsl #21
    8cf8:	andeq	r0, r2, r6, lsr sp
    8cfc:	andeq	r0, r2, r4, asr r9
    8d00:	andeq	r0, r2, ip, lsl #19
    8d04:	andeq	r0, r2, r0, lsr #26
    8d08:	andeq	r0, r2, lr, lsr r9
    8d0c:	andeq	r0, r2, lr, ror r9
    8d10:	andeq	r0, r2, sl, lsl #26
    8d14:	andeq	r0, r2, r8, lsr #18
    8d18:	andeq	r0, r2, r4, lsl #19
    8d1c:	strdeq	r0, [r2], -r4
    8d20:	andeq	r0, r2, r2, lsl r9
    8d24:	andeq	r0, r2, r8, lsl r9
    8d28:	strdlt	fp, [sp], r0
    8d2c:	stm	r4, {r1, r3, sl, fp, sp, pc}
    8d30:	strtmi	r0, [r0], -r3
    8d34:	bl	fedc6d24 <__assert_fail@plt+0xfedc34ec>
    8d38:	suble	r2, r6, r0, lsl #16
    8d3c:			; <UNDEFINED> instruction: 0x2c006984
    8d40:			; <UNDEFINED> instruction: 0x2c06db49
    8d44:	addshi	pc, pc, r0, lsl #6
    8d48:	vmlacs.f16	s12, s0, s12	; <UNPREDICTABLE>
    8d4c:	addshi	pc, r0, r0, asr #5
    8d50:	vcge.f32	d2, d0, d11
    8d54:	stmvs	r2, {r1, r7, pc}
    8d58:	blle	1cd3560 <__assert_fail@plt+0x1ccfd28>
    8d5c:			; <UNDEFINED> instruction: 0xdc662a17
    8d60:	svccs	0x003b6847
    8d64:			; <UNDEFINED> instruction: 0xf8d0dc58
    8d68:			; <UNDEFINED> instruction: 0xf1bee000
    8d6c:	mcrrle	15, 3, r0, r8, cr13
    8d70:			; <UNDEFINED> instruction: 0xf44f4d4a
    8d74:	stmdbvs	r1, {r7, r8, r9, sp, lr}^
    8d78:	smlsdxls	r5, sp, r4, r4
    8d7c:	bl	1709b0 <__assert_fail@plt+0x16d178>
    8d80:	andls	r0, r4, #132, 8	; 0x84000000
    8d84:	msrvc	(UNDEF: 108), r1
    8d88:	eorpl	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    8d8c:	tstls	r8, r1, lsl #4
    8d90:	smladls	r7, r9, r6, r4
    8d94:	ands	pc, r8, sp, asr #17
    8d98:			; <UNDEFINED> instruction: 0xf8d06b27
    8d9c:	stmdami	r0, {r2, r3, lr, pc}^
    8da0:	ldrbtmi	r4, [r8], #-3136	; 0xfffff3c0
    8da4:	andgt	pc, ip, sp, asr #17
    8da8:			; <UNDEFINED> instruction: 0xf500447c
    8dac:	strls	r7, [r1, -r8, asr #32]
    8db0:	strls	r9, [r0], #-1282	; 0xfffffafe
    8db4:	ldc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    8db8:	svcvs	0x0080f5b0
    8dbc:	ldmdami	sl!, {r1, r2, r4, r9, fp, ip, lr, pc}
    8dc0:			; <UNDEFINED> instruction: 0xf5004478
    8dc4:	andlt	r7, sp, r8, asr #32
    8dc8:	ldm	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8dcc:	subcs	r0, r0, #3
    8dd0:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    8dd4:	blmi	d82db8 <__assert_fail@plt+0xd7f580>
    8dd8:	eorsvc	pc, fp, #1325400064	; 0x4f000000
    8ddc:	ldmdami	r5!, {r2, r4, r5, r8, fp, lr}
    8de0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8de4:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    8de8:	stc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    8dec:	vpadd.i8	d20, d0, d18
    8df0:	ldmdbmi	r2!, {r0, r9, ip, sp}
    8df4:	ldrbtmi	r4, [fp], #-2098	; 0xfffff7ce
    8df8:	tstcc	ip, #2030043136	; 0x79000000
    8dfc:			; <UNDEFINED> instruction: 0xf7fa4478
    8e00:	blmi	c44278 <__assert_fail@plt+0xc40a40>
    8e04:	rscscs	pc, r3, #64, 4
    8e08:	ldmdami	r0!, {r0, r1, r2, r3, r5, r8, fp, lr}
    8e0c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8e10:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    8e14:	ldc	7, cr15, [r0, #-1000]	; 0xfffffc18
    8e18:	vqdmulh.s<illegal width 8>	d20, d0, d29
    8e1c:	pushmi	{r1, r4, r5, r6, r7, r9, sp}
    8e20:	ldrbtmi	r4, [fp], #-2093	; 0xfffff7d3
    8e24:	tstcc	ip, #2030043136	; 0x79000000
    8e28:			; <UNDEFINED> instruction: 0xf7fa4478
    8e2c:	blmi	b0424c <__assert_fail@plt+0xb00a14>
    8e30:	rscscs	pc, r1, #64, 4
    8e34:	stmdami	fp!, {r1, r3, r5, r8, fp, lr}
    8e38:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8e3c:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    8e40:	ldcl	7, cr15, [sl], #1000	; 0x3e8
    8e44:			; <UNDEFINED> instruction: 0xf44f4b28
    8e48:	stmdbmi	r8!, {r2, r3, r4, r5, r9, ip, sp, lr}
    8e4c:	ldrbtmi	r4, [fp], #-2088	; 0xfffff7d8
    8e50:	tstcc	ip, #2030043136	; 0x79000000
    8e54:			; <UNDEFINED> instruction: 0xf7fa4478
    8e58:	blmi	9c4220 <__assert_fail@plt+0x9c09e8>
    8e5c:	rsccs	pc, pc, #64, 4
    8e60:	stmdami	r6!, {r0, r2, r5, r8, fp, lr}
    8e64:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8e68:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    8e6c:	stcl	7, cr15, [r4], #1000	; 0x3e8
    8e70:	vqdmulh.s<illegal width 8>	d20, d0, d19
    8e74:	stmdbmi	r3!, {r1, r2, r3, r5, r6, r7, r9, sp}
    8e78:	ldrbtmi	r4, [fp], #-2083	; 0xfffff7dd
    8e7c:	tstcc	ip, #2030043136	; 0x79000000
    8e80:			; <UNDEFINED> instruction: 0xf7fa4478
    8e84:	blmi	8841f4 <__assert_fail@plt+0x8809bc>
    8e88:	rsccs	pc, sp, #64, 4
    8e8c:	stmdami	r1!, {r5, r8, fp, lr}
    8e90:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8e94:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    8e98:	stcl	7, cr15, [lr], {250}	; 0xfa
    8e9c:	andeq	r5, r3, r4, ror r1
    8ea0:	andeq	r6, r3, r2, asr #15
    8ea4:	andeq	r0, r2, r8, lsl #19
    8ea8:	andeq	r6, r3, r4, lsr #15
    8eac:	andeq	r0, r2, r4, asr #23
    8eb0:	andeq	r0, r2, r2, ror #15
    8eb4:	andeq	r0, r2, sl, lsr #17
    8eb8:	andeq	r0, r2, lr, lsr #23
    8ebc:	andeq	r0, r2, ip, asr #15
    8ec0:	andeq	r0, r2, ip, asr r9
    8ec4:	muleq	r2, r8, fp
    8ec8:			; <UNDEFINED> instruction: 0x000207b6
    8ecc:	andeq	r0, r2, sl, lsl #18
    8ed0:	andeq	r0, r2, r2, lsl #23
    8ed4:	andeq	r0, r2, r0, lsr #15
    8ed8:	andeq	r0, r2, r0, ror #17
    8edc:	andeq	r0, r2, ip, ror #22
    8ee0:	andeq	r0, r2, sl, lsl #15
    8ee4:			; <UNDEFINED> instruction: 0x000208b6
    8ee8:	andeq	r0, r2, r6, asr fp
    8eec:	andeq	r0, r2, r4, ror r7
    8ef0:	andeq	r0, r2, ip, lsl #17
    8ef4:	andeq	r0, r2, r0, asr #22
    8ef8:	andeq	r0, r2, lr, asr r7
    8efc:	andeq	r0, r2, r2, ror #16
    8f00:	andeq	r0, r2, sl, lsr #22
    8f04:	andeq	r0, r2, r8, asr #14
    8f08:	andeq	r0, r2, r8, lsr r8
    8f0c:	andeq	r0, r2, r4, lsl fp
    8f10:	andeq	r0, r2, r2, lsr r7
    8f14:	andeq	r0, r2, lr, lsl #16
    8f18:	tstcs	r1, lr, lsl #8
    8f1c:	addlt	fp, r3, r0, lsl r5
    8f20:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8f24:			; <UNDEFINED> instruction: 0xf8dfab05
    8f28:			; <UNDEFINED> instruction: 0x4604c058
    8f2c:			; <UNDEFINED> instruction: 0xf85344fe
    8f30:	stmdavs	r0, {r2, r8, r9, fp, sp}^
    8f34:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    8f38:	ldrdgt	pc, [r0], -ip
    8f3c:	andgt	pc, r4, sp, asr #17
    8f40:	stceq	0, cr15, [r0], {79}	; 0x4f
    8f44:			; <UNDEFINED> instruction: 0xf7fa9300
    8f48:	stmdacs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    8f4c:	bmi	37fb84 <__assert_fail@plt+0x37c34c>
    8f50:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    8f54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f58:	subsmi	r9, sl, r1, lsl #22
    8f5c:	andlt	sp, r3, fp, lsl #2
    8f60:			; <UNDEFINED> instruction: 0x4010e8bd
    8f64:	ldrbmi	fp, [r0, -r3]!
    8f68:	b	ffe46f58 <__assert_fail@plt+0xffe43720>
    8f6c:	stmdavs	r0, {r0, r5, r7, fp, sp, lr}
    8f70:	blx	ff0c6f76 <__assert_fail@plt+0xff0c373e>
    8f74:			; <UNDEFINED> instruction: 0xf7fae7eb
    8f78:	svclt	0x0000e9aa
    8f7c:	andeq	r5, r3, r4, ror #26
    8f80:			; <UNDEFINED> instruction: 0x000002b4
    8f84:	andeq	r5, r3, lr, lsr sp
    8f88:	svcmi	0x0000f5b0
    8f8c:			; <UNDEFINED> instruction: 0xf5b0d014
    8f90:	andsle	r4, sl, r0, lsl #31
    8f94:	svcmi	0x0020f5b0
    8f98:			; <UNDEFINED> instruction: 0xf5b0d011
    8f9c:	andsle	r4, r7, r0, asr #30
    8fa0:	svcmi	0x00c0f5b0
    8fa4:			; <UNDEFINED> instruction: 0xf5b0d017
    8fa8:	andsle	r5, r7, r0, lsl #30
    8fac:	svcpl	0x0080f5b0
    8fb0:	stmdami	ip, {r3, ip, lr, pc}
    8fb4:			; <UNDEFINED> instruction: 0x47704478
    8fb8:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    8fbc:	stmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
    8fc0:			; <UNDEFINED> instruction: 0x47704478
    8fc4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    8fc8:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    8fcc:			; <UNDEFINED> instruction: 0x47704478
    8fd0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    8fd4:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    8fd8:			; <UNDEFINED> instruction: 0x47704478
    8fdc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    8fe0:	svclt	0x00004770
    8fe4:			; <UNDEFINED> instruction: 0x000207b8
    8fe8:	andeq	r2, r2, r2, lsl r3
    8fec:	muleq	r1, ip, lr
    8ff0:	andeq	pc, r1, sl, ror r2	; <UNPREDICTABLE>
    8ff4:	andeq	r2, r2, r0, lsr r4
    8ff8:	ldrdeq	r1, [r2], -sl
    8ffc:	andeq	r3, r2, r8, asr #26
    9000:	andeq	r3, r2, r6, asr sp
    9004:	addlt	fp, r2, r0, lsl r5
    9008:	strmi	r4, [r4], -fp, lsl #12
    900c:	andls	r6, r0, #16384	; 0x4000
    9010:	stmdavs	r0, {r1, r8, r9, fp, ip, sp, lr}^
    9014:	blx	ffdc5030 <__assert_fail@plt+0xffdc17f8>
    9018:	blle	53020 <__assert_fail@plt+0x4f7e8>
    901c:	ldclt	0, cr11, [r0, #-8]
    9020:	b	fe747010 <__assert_fail@plt+0xfe7437d8>
    9024:	stmdavs	r0, {r0, r5, r7, fp, sp, lr}
    9028:	pop	{r1, ip, sp, pc}
    902c:			; <UNDEFINED> instruction: 0xf7ff4010
    9030:	svclt	0x0000bb63
    9034:			; <UNDEFINED> instruction: 0x4604b510
    9038:	b	fe447028 <__assert_fail@plt+0xfe4437f0>
    903c:	pop	{r0, r5, fp, sp, lr}
    9040:	stmdavs	r0, {r4, lr}
    9044:	bllt	1647048 <__assert_fail@plt+0x1643810>
    9048:	mvnsmi	lr, #737280	; 0xb4000
    904c:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    9050:	ldrmi	r8, [pc], -r2, lsl #22
    9054:			; <UNDEFINED> instruction: 0x2708f8df
    9058:			; <UNDEFINED> instruction: 0xf8df460c
    905c:	strmi	r3, [r5], -r8, lsl #14
    9060:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    9064:			; <UNDEFINED> instruction: 0x6700f8df
    9068:	cfstr64vc	mvdx15, [r9, #-692]	; 0xfffffd4c
    906c:	stmdbcs	r1, {r0, r1, r4, r6, r7, fp, ip, lr}
    9070:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    9074:			; <UNDEFINED> instruction: 0xf04f93c7
    9078:			; <UNDEFINED> instruction: 0xf0000300
    907c:	stmdbcs	r2, {r0, r1, r2, r3, r4, r8, pc}
    9080:	orrlt	sp, r1, pc, lsl r0
    9084:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    9088:			; <UNDEFINED> instruction: 0x36d8f8df
    908c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9090:	blls	ff1e3100 <__assert_fail@plt+0xff1df8c8>
    9094:			; <UNDEFINED> instruction: 0xf040405a
    9098:			; <UNDEFINED> instruction: 0xf50d8202
    909c:	ldc	13, cr7, [sp], #292	; 0x124
    90a0:	pop	{r1, r8, r9, fp, pc}
    90a4:	stmiavs	r6!, {r4, r5, r6, r7, r8, r9, pc}^
    90a8:	stmiavs	r0!, {r0, r8, sp}
    90ac:	ldrtmi	r6, [r2], -fp, ror #16
    90b0:	stmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    90b4:	stmible	r5!, {r1, r2, r7, r9, lr}^
    90b8:	andeq	pc, r8, r5, lsl #2
    90bc:			; <UNDEFINED> instruction: 0xffbaf7ff
    90c0:	stmdbvc	r3!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    90c4:	ldmle	sp, {r0, r3, r4, r5, r6, r8, r9, fp, sp}^
    90c8:			; <UNDEFINED> instruction: 0xf852a202
    90cc:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    90d0:	svclt	0x00004710
    90d4:	muleq	r0, sp, r5
    90d8:			; <UNDEFINED> instruction: 0xffffffb1
    90dc:			; <UNDEFINED> instruction: 0xffffffb1
    90e0:			; <UNDEFINED> instruction: 0xffffffb1
    90e4:			; <UNDEFINED> instruction: 0xffffffb1
    90e8:			; <UNDEFINED> instruction: 0xffffffb1
    90ec:			; <UNDEFINED> instruction: 0xffffffb1
    90f0:			; <UNDEFINED> instruction: 0xffffffb1
    90f4:			; <UNDEFINED> instruction: 0xffffffb1
    90f8:			; <UNDEFINED> instruction: 0xffffffb1
    90fc:			; <UNDEFINED> instruction: 0xffffffb1
    9100:			; <UNDEFINED> instruction: 0xffffffb1
    9104:			; <UNDEFINED> instruction: 0xffffffb1
    9108:			; <UNDEFINED> instruction: 0xffffffb1
    910c:			; <UNDEFINED> instruction: 0xffffffb1
    9110:			; <UNDEFINED> instruction: 0xffffffb1
    9114:			; <UNDEFINED> instruction: 0xffffffb1
    9118:			; <UNDEFINED> instruction: 0xffffffb1
    911c:			; <UNDEFINED> instruction: 0xffffffb1
    9120:			; <UNDEFINED> instruction: 0xffffffb1
    9124:			; <UNDEFINED> instruction: 0xffffffb1
    9128:			; <UNDEFINED> instruction: 0xffffffb1
    912c:			; <UNDEFINED> instruction: 0xffffffb1
    9130:			; <UNDEFINED> instruction: 0xffffffb1
    9134:			; <UNDEFINED> instruction: 0xffffffb1
    9138:			; <UNDEFINED> instruction: 0xffffffb1
    913c:			; <UNDEFINED> instruction: 0xffffffb1
    9140:			; <UNDEFINED> instruction: 0xffffffb1
    9144:			; <UNDEFINED> instruction: 0xffffffb1
    9148:			; <UNDEFINED> instruction: 0xffffffb1
    914c:			; <UNDEFINED> instruction: 0xffffffb1
    9150:			; <UNDEFINED> instruction: 0xffffffb1
    9154:			; <UNDEFINED> instruction: 0xffffffb1
    9158:			; <UNDEFINED> instruction: 0xffffffb1
    915c:			; <UNDEFINED> instruction: 0xffffffb1
    9160:			; <UNDEFINED> instruction: 0xffffffb1
    9164:			; <UNDEFINED> instruction: 0xffffffb1
    9168:			; <UNDEFINED> instruction: 0xffffffd3
    916c:			; <UNDEFINED> instruction: 0xffffffb1
    9170:			; <UNDEFINED> instruction: 0xffffffb1
    9174:			; <UNDEFINED> instruction: 0xffffffb1
    9178:			; <UNDEFINED> instruction: 0xffffffb1
    917c:			; <UNDEFINED> instruction: 0xffffffb1
    9180:			; <UNDEFINED> instruction: 0xffffffb1
    9184:			; <UNDEFINED> instruction: 0xffffffb1
    9188:			; <UNDEFINED> instruction: 0xffffffb1
    918c:			; <UNDEFINED> instruction: 0xffffffb1
    9190:			; <UNDEFINED> instruction: 0xffffffb1
    9194:			; <UNDEFINED> instruction: 0xffffffb1
    9198:			; <UNDEFINED> instruction: 0xffffffb1
    919c:			; <UNDEFINED> instruction: 0xffffffb1
    91a0:			; <UNDEFINED> instruction: 0xffffffb1
    91a4:			; <UNDEFINED> instruction: 0xffffffb1
    91a8:			; <UNDEFINED> instruction: 0xffffffb1
    91ac:			; <UNDEFINED> instruction: 0xffffffb1
    91b0:			; <UNDEFINED> instruction: 0xffffffb1
    91b4:			; <UNDEFINED> instruction: 0xffffffb1
    91b8:			; <UNDEFINED> instruction: 0xffffffb1
    91bc:			; <UNDEFINED> instruction: 0xffffffb1
    91c0:			; <UNDEFINED> instruction: 0xffffffb1
    91c4:			; <UNDEFINED> instruction: 0xffffffb1
    91c8:			; <UNDEFINED> instruction: 0xffffffb1
    91cc:			; <UNDEFINED> instruction: 0xffffffb1
    91d0:			; <UNDEFINED> instruction: 0xffffffb1
    91d4:			; <UNDEFINED> instruction: 0xffffffb1
    91d8:			; <UNDEFINED> instruction: 0xffffffb1
    91dc:			; <UNDEFINED> instruction: 0xffffffb1
    91e0:			; <UNDEFINED> instruction: 0xffffffb1
    91e4:	andeq	r0, r0, r9, ror r2
    91e8:			; <UNDEFINED> instruction: 0xffffffb1
    91ec:	andeq	r0, r0, sp, lsl #10
    91f0:	andeq	r0, r0, r1, asr r2
    91f4:	muleq	r0, r3, r3
    91f8:			; <UNDEFINED> instruction: 0xffffffb1
    91fc:			; <UNDEFINED> instruction: 0xffffffb1
    9200:			; <UNDEFINED> instruction: 0xffffffb1
    9204:			; <UNDEFINED> instruction: 0xffffffb1
    9208:	andeq	r0, r0, pc, asr #7
    920c:			; <UNDEFINED> instruction: 0xffffffb1
    9210:			; <UNDEFINED> instruction: 0xffffffb1
    9214:	andeq	r0, r0, r9, ror #7
    9218:			; <UNDEFINED> instruction: 0xffffffb1
    921c:			; <UNDEFINED> instruction: 0xffffffb1
    9220:	andeq	r0, r0, sp, lsl #9
    9224:			; <UNDEFINED> instruction: 0xffffffb1
    9228:	andeq	r0, r0, sp, lsl r2
    922c:			; <UNDEFINED> instruction: 0xffffffb1
    9230:			; <UNDEFINED> instruction: 0xffffffb1
    9234:			; <UNDEFINED> instruction: 0xffffffb1
    9238:	andeq	r0, r0, r5, lsr #6
    923c:	ldrdeq	r0, [r0], -r7
    9240:			; <UNDEFINED> instruction: 0xffffffb1
    9244:			; <UNDEFINED> instruction: 0xffffffb1
    9248:			; <UNDEFINED> instruction: 0xffffffb1
    924c:			; <UNDEFINED> instruction: 0xffffffb1
    9250:			; <UNDEFINED> instruction: 0xffffffb1
    9254:			; <UNDEFINED> instruction: 0xffffffb1
    9258:	andeq	r0, r0, r9, lsl #6
    925c:	andeq	r0, r0, pc, lsl #8
    9260:	andeq	r0, r0, r9, lsr #8
    9264:	muleq	r0, r1, r2
    9268:			; <UNDEFINED> instruction: 0xffffffb1
    926c:	andeq	r0, r0, r1, lsr #5
    9270:	andeq	r0, r0, r3, asr #4
    9274:	andeq	r0, r0, r3, lsr #10
    9278:	andeq	r0, r0, r5, lsl #11
    927c:			; <UNDEFINED> instruction: 0xffffffb1
    9280:	andeq	r0, r0, r3, lsr r4
    9284:	andeq	r0, r0, r3, asr r4
    9288:	andeq	r0, r0, r7, ror r4
    928c:	andeq	r0, r0, r5, lsl #9
    9290:			; <UNDEFINED> instruction: 0xffffffb1
    9294:	andeq	r0, r0, pc, ror #4
    9298:			; <UNDEFINED> instruction: 0xffffffb1
    929c:			; <UNDEFINED> instruction: 0xffffffb1
    92a0:	andeq	r0, r0, r9, asr #9
    92a4:	andeq	r0, r0, r1, ror #9
    92a8:	andeq	r0, r0, fp, ror #9
    92ac:			; <UNDEFINED> instruction: 0xffffffb1
    92b0:			; <UNDEFINED> instruction: 0xffffffb1
    92b4:			; <UNDEFINED> instruction: 0xffffffb1
    92b8:	andeq	r0, r0, r9, asr r2
    92bc:			; <UNDEFINED> instruction: 0x0602e9d4
    92c0:	ldrtmi	r6, [r2], -fp, ror #16
    92c4:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92c8:	stmdale	ip, {r1, r2, r7, r9, lr}
    92cc:			; <UNDEFINED> instruction: 0xf0106868
    92d0:	stmdacs	r0, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
    92d4:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
    92d8:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92dc:	stmdavs	r0, {r0, r3, r5, r7, fp, sp, lr}
    92e0:	blx	2c72e4 <__assert_fail@plt+0x2c3aac>
    92e4:			; <UNDEFINED> instruction: 0xf105e6ce
    92e8:			; <UNDEFINED> instruction: 0xf7ff0008
    92ec:	strb	pc, [sp, r3, lsr #29]!	; <UNPREDICTABLE>
    92f0:	movwcs	r6, #2212	; 0x8a4
    92f4:	bge	9239dc <__assert_fail@plt+0x9201a4>
    92f8:			; <UNDEFINED> instruction: 0x26014619
    92fc:	stmib	sp, {r8, r9, sl, sp}^
    9300:	stmib	sp, {r1, r8, r9, sl, sp, lr}^
    9304:			; <UNDEFINED> instruction: 0xf0066700
    9308:			; <UNDEFINED> instruction: 0x4621fc37
    930c:	strtmi	r4, [r8], -r2, lsl #12
    9310:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    9314:	ldmibvs	r8!, {r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}^
    9318:	b	1dc7308 <__assert_fail@plt+0x1dc3ad0>
    931c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    9320:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    9324:	movwcs	r6, #2212	; 0x8a4
    9328:			; <UNDEFINED> instruction: 0xe7e469f8
    932c:	vst2.8	{d6,d8}, [r0 :256], r8
    9330:			; <UNDEFINED> instruction: 0xf7ff4070
    9334:	stmiavs	r1!, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    9338:	strtmi	r4, [r8], -r2, lsl #12
    933c:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    9340:	stmiavs	r1!, {r5, r7, r9, sl, sp, lr, pc}
    9344:			; <UNDEFINED> instruction: 0xf7ff4642
    9348:			; <UNDEFINED> instruction: 0xe69bfe5d
    934c:	tstcs	r0, r1
    9350:	bge	9235e8 <__assert_fail@plt+0x91fdb0>
    9354:	smlabteq	r2, sp, r9, lr
    9358:	stmib	sp, {r8, r9, sp}^
    935c:	ldmib	r7, {r8}^
    9360:	ldrb	r0, [r0, r0, lsl #2]
    9364:	strcc	pc, [r8], #-2271	; 0xfffff721
    9368:	ldmpl	r3!, {r0, r5, r7, fp, sp, lr}^
    936c:			; <UNDEFINED> instruction: 0xf7ff681a
    9370:	pkhtb	pc, r7, r3, asr #27	; <UNPREDICTABLE>
    9374:			; <UNDEFINED> instruction: 0xf0054640
    9378:	stmiavs	r1!, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    937c:	strtmi	r4, [r8], -r6, lsl #12
    9380:			; <UNDEFINED> instruction: 0xf7ff4632
    9384:	bmi	fff08c88 <__assert_fail@plt+0xfff05450>
    9388:	ldrbtmi	r4, [sl], #-3062	; 0xfffff40a
    938c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9390:	subsmi	r9, sl, r7, asr #23
    9394:	addhi	pc, r3, r0, asr #32
    9398:			; <UNDEFINED> instruction: 0xf50d4630
    939c:	ldc	13, cr7, [sp], #292	; 0x124
    93a0:	pop	{r1, r8, r9, fp, pc}
    93a4:			; <UNDEFINED> instruction: 0xf7f943f0
    93a8:	ldmibmi	r1!, {r0, r4, r8, r9, sl, fp, ip, sp, pc}^
    93ac:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    93b0:			; <UNDEFINED> instruction: 0x464a4bf1
    93b4:	ldmpl	r3!, {r0, r1, r2, r4, r5, r6, fp, ip, lr}^
    93b8:	ldrdne	lr, [r3], -r7
    93bc:			; <UNDEFINED> instruction: 0x47986c1b
    93c0:	stmdacs	r0, {r0, r5, r7, fp, sp, lr}
    93c4:	vsubhn.i16	d20, q0, q12
    93c8:			; <UNDEFINED> instruction: 0xf8d98160
    93cc:			; <UNDEFINED> instruction: 0xf7ff2000
    93d0:			; <UNDEFINED> instruction: 0xf8d9fda3
    93d4:			; <UNDEFINED> instruction: 0xf7fa0000
    93d8:	ldrb	lr, [r3], -r0, asr #19
    93dc:			; <UNDEFINED> instruction: 0x0112e9d7
    93e0:	stmiavs	r4!, {r1, r2, r8, r9, fp, sp, pc}
    93e4:	andeq	lr, r3, r3, lsl #17
    93e8:	ldc2	7, cr15, [lr], {255}	; 0xff
    93ec:	strmi	r4, [r2], -r1, lsr #12
    93f0:			; <UNDEFINED> instruction: 0xf7ff4628
    93f4:			; <UNDEFINED> instruction: 0xe645fd91
    93f8:	vst2.8	{d6,d8}, [r0 :256], r8
    93fc:			; <UNDEFINED> instruction: 0xf5b04070
    9400:	orrsle	r4, r6, r0, lsr #30
    9404:	svcge	0x000a4ada
    9408:	stceq	0, cr15, [r0], {79}	; 0x4f
    940c:	ldrtmi	r2, [fp], -r3
    9410:			; <UNDEFINED> instruction: 0xf8cd58b1
    9414:	ldmib	r1, {lr, pc}^
    9418:			; <UNDEFINED> instruction: 0xf7f92103
    941c:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    9420:			; <UNDEFINED> instruction: 0xf7fad084
    9424:	stmiavs	r1!, {r2, r3, r4, r7, fp, sp, lr, pc}
    9428:	strmi	r6, [r6], -r3, lsl #16
    942c:	blcs	51acd4 <__assert_fail@plt+0x51749c>
    9430:	blcs	b9098 <__assert_fail@plt+0xb5860>
    9434:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    9438:			; <UNDEFINED> instruction: 0xf0002400
    943c:	blcs	a29a04 <__assert_fail@plt+0xa261cc>
    9440:	cmnhi	fp, r0	; <UNPREDICTABLE>
    9444:	ldrbtmi	r4, [sl], #-2765	; 0xfffff533
    9448:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    944c:	strtmi	r4, [r0], -r1, asr #12
    9450:			; <UNDEFINED> instruction: 0xf7ff6835
    9454:	bmi	ff2c78e8 <__assert_fail@plt+0xff2c40b0>
    9458:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    945c:	strtmi	r4, [r0], -r3, lsl #12
    9460:	svc	0x00d8f7f9
    9464:	blmi	ff0c2ca4 <__assert_fail@plt+0xff0bf46c>
    9468:	ldmdbvs	r0!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}^
    946c:			; <UNDEFINED> instruction: 0xf00e3001
    9470:	ldmdbvs	r7!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    9474:	ldrtmi	r4, [sl], -r1, asr #12
    9478:			; <UNDEFINED> instruction: 0xf7f94606
    947c:	movwcs	lr, #3800	; 0xed8
    9480:	ldrbpl	r4, [r3, #1586]!	; 0x632
    9484:	stmiavs	r1!, {r3, r5, r9, sl, lr}
    9488:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    948c:	blmi	fed5bf88 <__assert_fail@plt+0xfed58750>
    9490:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9494:	blls	ff1e3504 <__assert_fail@plt+0xff1dfccc>
    9498:			; <UNDEFINED> instruction: 0xf43f405a
    949c:			; <UNDEFINED> instruction: 0xf7f9af7d
    94a0:	mcrge	15, 1, lr, cr4, cr6, {0}
    94a4:			; <UNDEFINED> instruction: 0x46314638
    94a8:	stc2l	0, cr15, [r4, #20]!
    94ac:	strtmi	r6, [r8], -r1, lsr #17
    94b0:	movwcs	r4, #1586	; 0x632
    94b4:			; <UNDEFINED> instruction: 0xf7ff72b3
    94b8:	strb	pc, [r3, #3375]!	; 0xd2f	; <UNPREDICTABLE>
    94bc:	ldmpl	r3!, {r2, r3, r5, r7, r8, r9, fp, lr}^
    94c0:	bcs	23530 <__assert_fail@plt+0x1fcf8>
    94c4:	rscshi	pc, sp, r0, asr #6
    94c8:	bl	223a3c <__assert_fail@plt+0x220204>
    94cc:			; <UNDEFINED> instruction: 0xf8180203
    94d0:	blcs	bd54e4 <__assert_fail@plt+0xbd1cac>
    94d4:	andcc	fp, r1, #8, 30
    94d8:	strtmi	r6, [r8], -r1, lsr #17
    94dc:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    94e0:	vst3.<illegal width 64>	{d30,d32,d34}, [pc :64], r0
    94e4:	mrscs	r7, (UNDEF: 0)
    94e8:	bge	923780 <__assert_fail@plt+0x91ff48>
    94ec:	smlabteq	r2, sp, r9, lr
    94f0:	stmib	sp, {r8, r9, sp}^
    94f4:	ldmib	r7, {r8}^
    94f8:	smlad	r4, r0, r1, r0
    94fc:			; <UNDEFINED> instruction: 0x0116e9d7
    9500:	stmiavs	r4!, {r3, r8, r9, fp, sp, pc}
    9504:	stmiavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    9508:	addvs	pc, r0, pc, asr #8
    950c:	stmib	sp, {r8, sp}^
    9510:	vst4.8	{d16,d18,d20,d22}, [pc], r2
    9514:	mrscs	r7, (UNDEF: 0)
    9518:	smlabteq	r0, sp, r9, lr
    951c:	ldmib	r7, {r2, r5, r9, fp, sp, pc}^
    9520:	movwcs	r0, #272	; 0x110
    9524:	ldmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    9528:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    952c:	svcmi	0x0020f5b3
    9530:	sbchi	pc, sl, r0
    9534:			; <UNDEFINED> instruction: 0x46284a94
    9538:	strcs	r6, [r0], -r1, lsr #17
    953c:			; <UNDEFINED> instruction: 0xf7ff447a
    9540:	ldrtmi	pc, [r0], -r1, ror #26	; <UNPREDICTABLE>
    9544:	mcr	7, 2, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    9548:	ldmdbvs	sl!, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
    954c:	vmlal.u8	q11, d18, d17
    9550:			; <UNDEFINED> instruction: 0xf7ff020b
    9554:	ldr	pc, [r5, #3297]	; 0xce1
    9558:	movwcs	r6, #2212	; 0x8a4
    955c:			; <UNDEFINED> instruction: 0xe6ca6978
    9560:	stmdbhi	ip, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    9564:	b	16237fc <__assert_fail@plt+0x161ffc4>
    9568:	ldmib	r7, {r0, r3, r8, r9}^
    956c:			; <UNDEFINED> instruction: 0xf0400110
    9570:	b	142985c <__assert_fail@plt+0x1426024>
    9574:			; <UNDEFINED> instruction: 0xf0000301
    9578:	ldc	0, cr8, [pc, #800]	; 98a0 <__assert_fail@plt+0x6068>
    957c:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, lr}
    9580:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    9584:	blvs	1cc4c08 <__assert_fail@plt+0x1cc13d0>
    9588:	mrrc	15, 10, fp, r3, cr12
    958c:	vmov	r2, r3, d6
    9590:			; <UNDEFINED> instruction: 0x46212b17
    9594:			; <UNDEFINED> instruction: 0xf7ff4628
    9598:	ldrb	pc, [r3, #-3263]!	; 0xfffff341	; <UNPREDICTABLE>
    959c:	tstcs	r0, r1
    95a0:	bge	923838 <__assert_fail@plt+0x920000>
    95a4:	smlabteq	r2, sp, r9, lr
    95a8:	stmib	sp, {r8, r9, sp}^
    95ac:	ldmib	r7, {r8}^
    95b0:	strt	r0, [r8], ip, lsl #2
    95b4:			; <UNDEFINED> instruction: 0x0114e9d7
    95b8:	stmiavs	r4!, {r1, r3, r8, r9, fp, sp, pc}
    95bc:	ldmibvs	r8!, {r1, r4, r8, r9, sl, sp, lr, pc}
    95c0:	ldcl	7, cr15, [r2, #996]	; 0x3e4
    95c4:	stmdacs	r0, {r0, r1, r9, sl, lr}
    95c8:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {1}
    95cc:	strtmi	r6, [r8], -r1, lsr #17
    95d0:	ldrbcs	r6, [r3, #-2274]!	; 0xfffff71e
    95d4:	ldmdavs	sl, {r0, r2, r3, r7, sl, ip, lr}
    95d8:			; <UNDEFINED> instruction: 0xf7ff68a1
    95dc:	ldrb	pc, [r1, #-3229]	; 0xfffff363	; <UNPREDICTABLE>
    95e0:	ldrtmi	r4, [r8], -r1, asr #12
    95e4:			; <UNDEFINED> instruction: 0xf00068a4
    95e8:	strtmi	pc, [r1], -r9, lsl #25
    95ec:	strtmi	r4, [r8], -r2, lsl #12
    95f0:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    95f4:	strbmi	lr, [r0], -r6, asr #10
    95f8:	mcr	7, 3, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    95fc:			; <UNDEFINED> instruction: 0xf7f94606
    9600:	cdpne	15, 4, cr14, cr2, cr14, {4}
    9604:	andle	r1, pc, #11665408	; 0xb20000
    9608:	and	r4, r1, r3, lsl r6
    960c:	stmdale	fp, {r1, r2, r3, r4, r7, r9, lr}
    9610:	blcc	5ae80 <__assert_fail@plt+0x57648>
    9614:	stmdbcs	pc!, {r0, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    9618:	addsmi	sp, r6, #248	; 0xf8
    961c:	ldmdavc	r3, {r2, r9, ip, lr, pc}^
    9620:	svclt	0x00042b2f
    9624:	subsvc	r2, r3, r0, lsl #6
    9628:	ldrtmi	r2, [r0], -pc, lsr #2
    962c:	stmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9630:	strmi	r6, [r3], -r1, lsr #17
    9634:	blcs	1aedc <__assert_fail@plt+0x176a4>
    9638:	andcs	sp, r0, #108	; 0x6c
    963c:			; <UNDEFINED> instruction: 0x4632701a
    9640:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    9644:	blmi	11dbf90 <__assert_fail@plt+0x11d8758>
    9648:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    964c:	blls	ff1e36bc <__assert_fail@plt+0xff1dfe84>
    9650:			; <UNDEFINED> instruction: 0xf43f405a
    9654:	str	sl, [r2, -r1, lsr #29]!
    9658:	tstcs	r0, r1
    965c:	bge	9238f4 <__assert_fail@plt+0x9200bc>
    9660:	smlabteq	r2, sp, r9, lr
    9664:	stmib	sp, {r8, r9, sp}^
    9668:	ldmib	r7, {r8}^
    966c:			; <UNDEFINED> instruction: 0xe64a0118
    9670:	andcs	r4, r5, #1163264	; 0x11c000
    9674:	ldrbtmi	r2, [r9], #-0
    9678:	mrc	7, 0, APSR_nzcv, cr12, cr9, {7}
    967c:	tstcs	r0, r5, asr #22
    9680:			; <UNDEFINED> instruction: 0x4602447b
    9684:			; <UNDEFINED> instruction: 0xf7f92001
    9688:	bmi	11051a8 <__assert_fail@plt+0x1101970>
    968c:			; <UNDEFINED> instruction: 0xf7ff447a
    9690:			; <UNDEFINED> instruction: 0xf7f9fc43
    9694:	stmdbmi	r1, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    9698:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    969c:	andcs	r4, r0, r3, lsl #12
    96a0:			; <UNDEFINED> instruction: 0xf7f9681c
    96a4:	strbmi	lr, [r1], -r8, lsl #28
    96a8:	andcs	r9, r0, r5
    96ac:			; <UNDEFINED> instruction: 0xfff6f7fe
    96b0:	strtmi	r9, [r1], -r5, lsl #20
    96b4:	andcs	r4, r0, r3, lsl #12
    96b8:	mcr	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    96bc:	mvnsvs	r2, r1, lsl #6
    96c0:	bmi	e02a48 <__assert_fail@plt+0xdff210>
    96c4:	smlsdx	r7, sl, r4, r4
    96c8:	ldmpl	r7!, {r0, r3, r5, r8, r9, fp, lr}^
    96cc:	ldrdne	lr, [r3], -r7
    96d0:	blx	fc56ec <__assert_fail@plt+0xfc1eb4>
    96d4:	teqlt	r8, #6291456	; 0x600000
    96d8:	strtmi	r6, [r8], -r1, lsr #17
    96dc:			; <UNDEFINED> instruction: 0xf7ff4632
    96e0:			; <UNDEFINED> instruction: 0xe72efc91
    96e4:	ldc2l	0, cr15, [r6], {29}
    96e8:	blvc	704d6c <__assert_fail@plt+0x701534>
    96ec:	bleq	6447f8 <__assert_fail@plt+0x640fc0>
    96f0:	strbmi	r4, [r9], -r0, asr #12
    96f4:	blhi	204f9c <__assert_fail@plt+0x201764>
    96f8:	stc2l	0, cr15, [ip], {29}
    96fc:	bleq	604808 <__assert_fail@plt+0x600fd0>
    9700:	blvc	205128 <__assert_fail@plt+0x2018f0>
    9704:	blcs	604858 <__assert_fail@plt+0x601020>
    9708:	movwcs	lr, #1859	; 0x743
    970c:			; <UNDEFINED> instruction: 0xf6c32200
    9710:			; <UNDEFINED> instruction: 0xe73e73f0
    9714:	ldrbtmi	r4, [sl], #-2595	; 0xfffff5dd
    9718:	ldc2l	7, cr15, [r4], #-1020	; 0xfffffc04
    971c:	bmi	8c356c <__assert_fail@plt+0x8bfd34>
    9720:			; <UNDEFINED> instruction: 0xf7ff447a
    9724:	strt	pc, [sp], #3065	; 0xbf9
    9728:	svc	0x0018f7f9
    972c:	stmdavs	r0, {r0, r6, r9, sl, lr}
    9730:			; <UNDEFINED> instruction: 0xffd2f7fe
    9734:	mvnsvs	r2, r1, lsl #6
    9738:	bmi	743330 <__assert_fail@plt+0x73faf8>
    973c:			; <UNDEFINED> instruction: 0xf7ff447a
    9740:	ldr	pc, [pc], #3051	; 9748 <__assert_fail@plt+0x5f10>
    9744:	andhi	pc, r0, pc, lsr #7
    9748:	andeq	r0, r0, r0
    974c:			; <UNDEFINED> instruction: 0xfff00000	; IMB
    9750:	andeq	r0, r0, r0
    9754:	svcvc	0x00f00000	; IMB
    9758:	andeq	r0, r0, r0
    975c:	addmi	r0, r0, r0
    9760:	andeq	r5, r3, r0, lsr ip
    9764:			; <UNDEFINED> instruction: 0x000002b4
    9768:	andeq	r5, r3, r0, lsr #24
    976c:	andeq	r5, r3, r4, lsl #24
    9770:			; <UNDEFINED> instruction: 0x000002b8
    9774:	andeq	r5, r3, r6, lsl #18
    9778:	ldrdeq	r0, [r0], -r4
    977c:	andeq	r1, r2, lr, lsl #4
    9780:	andeq	r1, r2, sl, ror #27
    9784:	andeq	r5, r3, r0, lsl #16
    9788:	andeq	r1, r2, ip, asr sp
    978c:	andeq	r5, r3, r8, asr #12
    9790:	strdeq	r0, [r2], -sl
    9794:	andeq	r0, r2, r4, lsl r1
    9798:	andeq	r1, r2, ip, lsl #24
    979c:	andeq	lr, r1, r6, lsr r2
    97a0:	ldrdeq	r1, [r2], -r4
    97a4:	andeq	r0, r2, lr, ror #26
    97a8:			; <UNDEFINED> instruction: 0x0001ebbc
    97ac:	andeq	r2, r2, r0, ror #21
    97b0:	svcmi	0x00f0e92d
    97b4:	bvs	fe5359c8 <__assert_fail@plt+0xfe532190>
    97b8:	eorsle	r2, r1, r0, lsl #24
    97bc:	ldrdge	pc, [r8], #143	; 0x8f
    97c0:	strteq	pc, [r8], -r2, lsl #2
    97c4:	strmi	r4, [sp], -r7, lsl #12
    97c8:			; <UNDEFINED> instruction: 0x46e844fa
    97cc:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    97d0:	bcs	a3860 <__assert_fail@plt+0xa0028>
    97d4:	stmdbvc	r2!, {r0, r2, r6, r8, ip, lr, pc}^
    97d8:	suble	r2, r2, r0, lsl #20
    97dc:	blcc	1067c70 <__assert_fail@plt+0x1064438>
    97e0:	stmdale	r5, {r0, r1, r4, r8, r9, fp, sp}^
    97e4:			; <UNDEFINED> instruction: 0xf003e8df
    97e8:	strtmi	r2, [r0], #-1589	; 0xfffff9cb
    97ec:	strbmi	r4, [r4], #-1092	; 0xfffffbbc
    97f0:	strbmi	r4, [r4], #-1092	; 0xfffffbbc
    97f4:	strbmi	r4, [r4], #-1092	; 0xfffffbbc
    97f8:	beq	111a910 <__assert_fail@plt+0x11170d8>
    97fc:	tstne	r4, #3489792	; 0x354000
    9800:	ldrdlt	pc, [r8], -r4
    9804:	movwls	r9, #4352	; 0x1100
    9808:	muleq	r3, r8, r8
    980c:			; <UNDEFINED> instruction: 0xf88cf7ff
    9810:			; <UNDEFINED> instruction: 0x46024659
    9814:			; <UNDEFINED> instruction: 0xf7ff4630
    9818:	stmdbvs	r4!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    981c:	bicsle	r2, r7, r0, lsl #24
    9820:	andlt	r2, r3, r1
    9824:	svchi	0x00f0e8bd
    9828:	tstne	r6, #3489792	; 0x354000
    982c:	ldrdlt	pc, [r8], -r4
    9830:	strb	r9, [r8, r0, lsl #2]!
    9834:			; <UNDEFINED> instruction: 0xf8d42a40
    9838:	stmib	sp, {r3, ip, sp, pc}^
    983c:	svclt	0x00089900
    9840:	mvnscc	pc, #79	; 0x4f
    9844:			; <UNDEFINED> instruction: 0x4659d0df
    9848:			; <UNDEFINED> instruction: 0x46304652
    984c:	blx	1947852 <__assert_fail@plt+0x194401a>
    9850:	ldmib	r5, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    9854:			; <UNDEFINED> instruction: 0xf8d40112
    9858:	strmi	fp, [fp], -r8
    985c:	andeq	lr, r3, r8, lsl #17
    9860:			; <UNDEFINED> instruction: 0x462be7d1
    9864:			; <UNDEFINED> instruction: 0x4621463a
    9868:			; <UNDEFINED> instruction: 0xf7ff4630
    986c:	ldrb	pc, [r4, sp, ror #23]	; <UNPREDICTABLE>
    9870:	vqdmulh.s<illegal width 8>	d20, d0, d6
    9874:	stmdbmi	r6, {r0, r1, r2, r4, r9, ip, lr}
    9878:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    987c:			; <UNDEFINED> instruction: 0x332c4479
    9880:			; <UNDEFINED> instruction: 0xf7f94478
    9884:	svclt	0x0000efda
    9888:	ldrdeq	r1, [r2], -r0
    988c:	andeq	r0, r2, sl, lsr #2
    9890:	andeq	pc, r1, r8, asr #26
    9894:	strdeq	sp, [r1], -r8
    9898:	svcmi	0x00f8e92d
    989c:	mlapl	r8, sp, r8, pc	; <UNPREDICTABLE>
    98a0:	mlalt	ip, sp, r8, pc	; <UNPREDICTABLE>
    98a4:			; <UNDEFINED> instruction: 0xf8dd2d7b
    98a8:			; <UNDEFINED> instruction: 0xf000a030
    98ac:	ldclcs	0, cr8, [fp, #-764]	; 0xfffffd04
    98b0:	sbcshi	pc, r0, r0
    98b4:			; <UNDEFINED> instruction: 0xf0002d28
    98b8:	strmi	r8, [r1], r3, asr #1
    98bc:			; <UNDEFINED> instruction: 0x46162014
    98c0:	ldrmi	r4, [r8], pc, lsl #12
    98c4:	stc2	0, cr15, [r0], {14}
    98c8:	strmi	r2, [r4], -r0, lsl #6
    98cc:			; <UNDEFINED> instruction: 0xf8c91cb0
    98d0:	stmib	r4, {lr}^
    98d4:			; <UNDEFINED> instruction: 0xf8c46303
    98d8:			; <UNDEFINED> instruction: 0x71258000
    98dc:	andlt	pc, r5, r4, lsl #17
    98e0:	ldc2l	0, cr15, [r2], #-56	; 0xffffffc8
    98e4:			; <UNDEFINED> instruction: 0x46324639
    98e8:	adcvs	r4, r0, r7, lsl #12
    98ec:	mcr	7, 3, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    98f0:	svceq	0x0001f1b8
    98f4:	movweq	lr, #27399	; 0x6b07
    98f8:			; <UNDEFINED> instruction: 0xf1b8d941
    98fc:			; <UNDEFINED> instruction: 0xf0400f02
    9900:	stccc	0, cr8, [r5, #-716]!	; 0xfffffd34
    9904:	stmdale	ip!, {r2, r4, r6, r8, sl, fp, sp}
    9908:			; <UNDEFINED> instruction: 0xf005e8df
    990c:	blcs	ad4724 <__assert_fail@plt+0xad0eec>
    9910:	blcs	ad45c4 <__assert_fail@plt+0xad0d8c>
    9914:	blcs	ad45c8 <__assert_fail@plt+0xad0d90>
    9918:	blcs	ad45cc <__assert_fail@plt+0xad0d94>
    991c:	blcs	ad45d0 <__assert_fail@plt+0xad0d98>
    9920:	blcs	ad45d4 <__assert_fail@plt+0xad0d9c>
    9924:	blcs	ad45d8 <__assert_fail@plt+0xad0da0>
    9928:	mcrrmi	12, 4, r4, ip, cr12
    992c:	strbmi	r4, [ip], -fp, lsr #24
    9930:	blcs	ad45e4 <__assert_fail@plt+0xad0dac>
    9934:	strtmi	r2, [fp], -ip, asr #22
    9938:	mrrcmi	11, 2, r2, ip, cr11
    993c:	blcs	ad4674 <__assert_fail@plt+0xad0e3c>
    9940:	blcs	ae7738 <__assert_fail@plt+0xae3f00>
    9944:	blcs	ad45f8 <__assert_fail@plt+0xad0dc0>
    9948:	movtvc	r4, #52300	; 0xcc4c
    994c:	strbmi	r4, [ip], -fp, lsr #12
    9950:	stmdahi	ip, {r2, r3, r5, r6, r8, r9, fp, sp}^
    9954:	strtmi	r4, [fp], -r4, ror #24
    9958:	mcrrmi	11, 2, r2, ip, cr11
    995c:	blcs	ad4694 <__assert_fail@plt+0xad0e5c>
    9960:	andcs	r0, r0, #84	; 0x54
    9964:			; <UNDEFINED> instruction: 0x1018f8da
    9968:	andsvc	r2, r8, r0
    996c:	svclt	0x00384291
    9970:	andscs	pc, r8, sl, asr #17
    9974:	ldrdeq	pc, [r0], -r9
    9978:	pop	{r4, ip, sp}
    997c:	stccs	15, cr8, [r0, #-992]	; 0xfffffc20
    9980:			; <UNDEFINED> instruction: 0xf1bbd17c
    9984:			; <UNDEFINED> instruction: 0xf0400f00
    9988:			; <UNDEFINED> instruction: 0xf8d98083
    998c:			; <UNDEFINED> instruction: 0xf8070000
    9990:	andscc	fp, r0, r6
    9994:	svchi	0x00f8e8bd
    9998:	rsbscs	r3, r3, #67108864	; 0x4000000
    999c:	andcs	r5, r0, #780140544	; 0x2e800000
    99a0:			; <UNDEFINED> instruction: 0xe7e7701a
    99a4:	movwcc	r2, #4609	; 0x1201
    99a8:	andscs	pc, r2, sl, lsl #17
    99ac:	ldrpl	r2, [sl, #627]!	; 0x273
    99b0:	ldrb	r2, [r7, r3, lsl #4]
    99b4:	movwcc	r2, #4609	; 0x1201
    99b8:	andscs	pc, r3, sl, lsl #17
    99bc:	ldrpl	r2, [sl, #627]!	; 0x273
    99c0:	strb	r2, [pc, r2, lsl #4]
    99c4:	movwcc	r2, #4609	; 0x1201
    99c8:	andscs	pc, r2, sl, lsl #17
    99cc:	ldrpl	r2, [sl, #615]!	; 0x267
    99d0:	strb	r2, [r7, r3, lsl #4]
    99d4:	tstcs	r1, pc, ror #4
    99d8:	movwcc	r5, #5562	; 0x15ba
    99dc:			; <UNDEFINED> instruction: 0xf88a2203
    99e0:			; <UNDEFINED> instruction: 0xe7bf1012
    99e4:	cmncs	r3, r1, lsl #4
    99e8:			; <UNDEFINED> instruction: 0xf88a4413
    99ec:	ldrpl	r2, [r9, #20]!
    99f0:	rsbcs	lr, r4, #184, 14	; 0x2e00000
    99f4:	ldrpl	r3, [sl, #769]!	; 0x301
    99f8:	rsbscs	lr, r3, #54788096	; 0x3440000
    99fc:	ldrpl	r3, [sl, #769]!	; 0x301
    9a00:	str	r2, [pc, r5, lsl #4]!
    9a04:	movwcc	r2, #4609	; 0x1201
    9a08:	andscs	pc, r2, sl, lsl #17
    9a0c:	ldrpl	r2, [sl, #627]!	; 0x273
    9a10:	str	r2, [r7, r2, lsl #4]!
    9a14:	movwcc	r2, #4645	; 0x1225
    9a18:			; <UNDEFINED> instruction: 0xe7c055ba
    9a1c:	movwcc	r2, #4609	; 0x1201
    9a20:	andscs	pc, r2, sl, lsl #17
    9a24:	ldrpl	r2, [sl, #627]!	; 0x273
    9a28:	ldr	r2, [fp, r4, lsl #4]
    9a2c:	subcs	r4, sp, #29696	; 0x7400
    9a30:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    9a34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9a38:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    9a3c:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    9a40:	subcs	r4, pc, #27648	; 0x6c00
    9a44:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
    9a48:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9a4c:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    9a50:	mrc	7, 7, APSR_nzcv, cr2, cr9, {7}
    9a54:	subcs	r4, lr, #25600	; 0x6400
    9a58:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
    9a5c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9a60:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    9a64:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    9a68:	rsbcs	r4, r8, #23552	; 0x5c00
    9a6c:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
    9a70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9a74:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    9a78:	mrc	7, 6, APSR_nzcv, cr14, cr9, {7}
    9a7c:	rsbcs	r4, r0, #21504	; 0x5400
    9a80:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    9a84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9a88:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    9a8c:	mrc	7, 6, APSR_nzcv, cr4, cr9, {7}
    9a90:	rsbcs	r4, r1, #19456	; 0x4c00
    9a94:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    9a98:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9a9c:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    9aa0:	mcr	7, 6, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    9aa4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
    9aa8:	andeq	pc, r1, lr, lsl #23
    9aac:	andeq	pc, r1, lr, asr sp	; <UNPREDICTABLE>
    9ab0:	andeq	pc, r1, ip, asr pc	; <UNPREDICTABLE>
    9ab4:	andeq	pc, r1, sl, ror fp	; <UNPREDICTABLE>
    9ab8:	andeq	pc, r1, r2, ror sp	; <UNPREDICTABLE>
    9abc:	andeq	pc, r1, r8, asr #30
    9ac0:	andeq	pc, r1, r6, ror #22
    9ac4:	andeq	pc, r1, sl, asr #26
    9ac8:	andeq	pc, r1, r4, lsr pc	; <UNPREDICTABLE>
    9acc:	andeq	pc, r1, r2, asr fp	; <UNPREDICTABLE>
    9ad0:	andeq	pc, r1, sl, lsl #27
    9ad4:	andeq	pc, r1, r0, lsr #30
    9ad8:	andeq	pc, r1, lr, lsr fp	; <UNPREDICTABLE>
    9adc:	andeq	pc, r1, sl, asr #26
    9ae0:	andeq	pc, r1, ip, lsl #30
    9ae4:	andeq	pc, r1, sl, lsr #22
    9ae8:	andeq	pc, r1, sl, asr #26
    9aec:	svcmi	0x00f0e92d
    9af0:	stc	6, cr4, [sp, #-16]!
    9af4:	strmi	r8, [r8], -r2, lsl #22
    9af8:	ldrmi	r4, [r5], -r4, asr #19
    9afc:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    9b00:			; <UNDEFINED> instruction: 0xf7fdb087
    9b04:			; <UNDEFINED> instruction: 0xf240feb3
    9b08:	strmi	r1, [r3], r1, lsl #24
    9b0c:	andslt	pc, r4, sp, asr #17
    9b10:	ldrbmi	ip, [lr], -pc, lsl #24
    9b14:	strgt	r3, [pc], -r8, lsr #12
    9b18:	eorsvs	r6, r3, r3, lsr #16
    9b1c:	andsgt	pc, r0, fp, asr #17
    9b20:	andsvc	pc, r8, fp, asr #17
    9b24:	eorvc	pc, r8, fp, asr #17
    9b28:			; <UNDEFINED> instruction: 0xb1ab782b
    9b2c:			; <UNDEFINED> instruction: 0xf10b4ab8
    9b30:			; <UNDEFINED> instruction: 0xf8df0828
    9b34:	strtmi	sl, [r9], r0, ror #5
    9b38:	ldrbtmi	r4, [sl], #1146	; 0x47a
    9b3c:	bcs	445364 <__assert_fail@plt+0x441b2c>
    9b40:	stmdavc	ip!, {r2, r3, r4, r6, r8, r9, fp, sp}^
    9b44:	blcs	97db84 <__assert_fail@plt+0x97a34c>
    9b48:			; <UNDEFINED> instruction: 0x4623d05f
    9b4c:	blcs	16f58 <__assert_fail@plt+0x13720>
    9b50:	strbmi	sp, [sp, #-502]	; 0xfffffe0a
    9b54:	tsthi	r8, r0, lsl #4	; <UNPREDICTABLE>
    9b58:	andlt	r2, r7, r1
    9b5c:	blhi	c4e58 <__assert_fail@plt+0xc1620>
    9b60:	svchi	0x00f0e8bd
    9b64:			; <UNDEFINED> instruction: 0xf0002c63
    9b68:	stfnep	f0, [lr], #-124	; 0xffffff84
    9b6c:			; <UNDEFINED> instruction: 0xf0002c00
    9b70:			; <UNDEFINED> instruction: 0xf1a480a5
    9b74:	sbcslt	r0, sl, #48, 6	; 0xc0000000
    9b78:	svclt	0x009e2a07
    9b7c:	stceq	0, cr15, [r0], {79}	; 0x4f
    9b80:			; <UNDEFINED> instruction: 0x46614632
    9b84:	mrrccc	9, 2, sp, ip, cr4	; <UNPREDICTABLE>
    9b88:	lfmcs	f3, 1, [sl], {228}	; 0xe4
    9b8c:	adchi	pc, r3, r0, lsl #4
    9b90:	ldrbtmi	r4, [fp], #-2977	; 0xfffff45f
    9b94:			; <UNDEFINED> instruction: 0xf894441c
    9b98:	blcs	15cd0 <__assert_fail@plt+0x12498>
    9b9c:	addshi	pc, fp, r0
    9ba0:	ldrtmi	r4, [r7], -sl, lsr #12
    9ba4:	blcc	c7bb4 <__assert_fail@plt+0xc437c>
    9ba8:	stmdbls	r5, {r1, r2, r4, r9, sl, lr}
    9bac:	andeq	lr, r9, #168960	; 0x29400
    9bb0:	strbmi	r2, [r0], -r0, lsl #6
    9bb4:	movwcc	lr, #2509	; 0x9cd
    9bb8:	tstls	r2, r1, lsl #4
    9bbc:			; <UNDEFINED> instruction: 0xf7ff4649
    9bc0:	ldmdavc	fp!, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    9bc4:			; <UNDEFINED> instruction: 0x46b14635
    9bc8:	blcs	1b5d0 <__assert_fail@plt+0x17d98>
    9bcc:			; <UNDEFINED> instruction: 0xe7c0d1b8
    9bd0:			; <UNDEFINED> instruction: 0xf10cb2db
    9bd4:	blcs	1c9be0 <__assert_fail@plt+0x1c63a8>
    9bd8:	ldmdale	r1, {r0, r1, r2, r4, r9, sl, lr}
    9bdc:	stmdacs	r3, {r0, r9, ip, sp}
    9be0:	biceq	lr, r1, r4, lsl #22
    9be4:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
    9be8:	andle	r4, ip, r6, lsl r6
    9bec:	pkhbtmi	r7, r4, r4, lsl #16
    9bf0:			; <UNDEFINED> instruction: 0xf10c4617
    9bf4:			; <UNDEFINED> instruction: 0xf1a40001
    9bf8:	sbcslt	r0, fp, #48, 6	; 0xc0000000
    9bfc:	stmible	sp!, {r0, r1, r2, r8, r9, fp, sp}^
    9c00:	streq	lr, [ip, -r5, lsl #22]
    9c04:	eorvc	r4, r9, r6, lsl r6
    9c08:	stccs	7, cr14, [r0], {207}	; 0xcf
    9c0c:	rschi	pc, r6, r0
    9c10:	rsbsle	r2, r3, r5, lsr #24
    9c14:	bleq	c6030 <__assert_fail@plt+0xc27f8>
    9c18:	and	r4, r6, pc, ror #7
    9c1c:	ldrbmi	r4, [r0], -r1, lsr #12
    9c20:	stc	7, cr15, [r2], {249}	; 0xf9
    9c24:			; <UNDEFINED> instruction: 0xf81bb128
    9c28:	bl	1dc834 <__assert_fail@plt+0x1d8ffc>
    9c2c:	stccs	6, cr0, [r0], {11}
    9c30:			; <UNDEFINED> instruction: 0xf7f9d1f4
    9c34:			; <UNDEFINED> instruction: 0x3601ec56
    9c38:	stmdavs	r2, {r1, r2, r3, r5, sl, lr}
    9c3c:			; <UNDEFINED> instruction: 0xf816e001
    9c40:			; <UNDEFINED> instruction: 0xf8324b01
    9c44:	ldmibne	fp!, {r2, r4, ip}
    9c48:	ldrbtle	r0, [r8], #1288	; 0x508
    9c4c:	svclt	0x00182c2e
    9c50:			; <UNDEFINED> instruction: 0xf00018ee
    9c54:	cdp	0, 1, cr8, cr8, cr4, {4}
    9c58:			; <UNDEFINED> instruction: 0x46210a10
    9c5c:	stcl	7, cr15, [r4], #-996	; 0xfffffc1c
    9c60:	subsle	r2, sp, r0, lsl #16
    9c64:			; <UNDEFINED> instruction: 0xf0402c00
    9c68:	stmdami	ip!, {r2, r3, r7, pc}^
    9c6c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9c70:	mrrc	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
    9c74:	stmdacs	r0, {r2, r9, sl, lr}
    9c78:	adcshi	pc, ip, r0, asr #32
    9c7c:	andcs	r4, r5, #104, 18	; 0x1a0000
    9c80:	ldrbtmi	r4, [r9], #-1591	; 0xfffff9c9
    9c84:	bl	5c7c70 <__assert_fail@plt+0x5c4438>
    9c88:	blcc	87cec <__assert_fail@plt+0x844b4>
    9c8c:	strmi	r4, [r2], -r1, lsr #12
    9c90:			; <UNDEFINED> instruction: 0xf7f94620
    9c94:	bls	184b9c <__assert_fail@plt+0x181364>
    9c98:	strbmi	r2, [r0], -r0, lsl #6
    9c9c:	stmib	sp, {r0, r3, r6, r9, sl, lr}^
    9ca0:	andls	r3, r2, #0, 6
    9ca4:	andeq	lr, r9, #171008	; 0x29c00
    9ca8:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    9cac:			; <UNDEFINED> instruction: 0x468046b9
    9cb0:			; <UNDEFINED> instruction: 0x464d7873
    9cb4:			; <UNDEFINED> instruction: 0xf47f2b00
    9cb8:	strb	sl, [sl, -r3, asr #30]
    9cbc:	andcs	r4, r5, #1458176	; 0x164000
    9cc0:	strtmi	r4, [pc], -r0, lsr #12
    9cc4:			; <UNDEFINED> instruction: 0xf7f94479
    9cc8:			; <UNDEFINED> instruction: 0x4621eaf6
    9ccc:	strtmi	r4, [r0], -r2, lsl #12
    9cd0:	bl	fe847cbc <__assert_fail@plt+0xfe844484>
    9cd4:	ldmdbmi	r4, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    9cd8:	andcs	r2, r0, r5, lsl #4
    9cdc:	ldrbtmi	r3, [r9], #-1282	; 0xfffffafe
    9ce0:	b	ffa47ccc <__assert_fail@plt+0xffa44494>
    9ce4:			; <UNDEFINED> instruction: 0xf8152100
    9ce8:	strmi	r3, [r2], -r1, lsl #24
    9cec:			; <UNDEFINED> instruction: 0xf7f94608
    9cf0:	stmdavc	fp!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    9cf4:			; <UNDEFINED> instruction: 0xf47f2b00
    9cf8:	str	sl, [sl, -r3, lsr #30]!
    9cfc:	movwcs	r3, #1281	; 0x501
    9d00:	bls	15b5c0 <__assert_fail@plt+0x157d88>
    9d04:	strbmi	r4, [r0], -r9, asr #12
    9d08:	strls	r9, [r0], #-769	; 0xfffffcff
    9d0c:	andls	r2, r2, #134217728	; 0x8000000
    9d10:	andeq	lr, r9, #168960	; 0x29400
    9d14:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
    9d18:	stmdbeq	r1, {r1, r2, r8, ip, sp, lr, pc}
    9d1c:	strb	r4, [r7, r0, lsl #13]
    9d20:	strtmi	r4, [r1], -r2, asr #16
    9d24:			; <UNDEFINED> instruction: 0xf7f94478
    9d28:	stmdacs	r0, {sl, fp, sp, lr, pc}
    9d2c:	ldmdavc	r3!, {r0, r2, r3, r4, r7, ip, lr, pc}^
    9d30:	blcs	10f14 <__assert_fail@plt+0xd6dc>
    9d34:	ldmdami	lr!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
    9d38:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9d3c:	bl	ffd47d28 <__assert_fail@plt+0xffd444f0>
    9d40:	stmdacs	r0, {r2, r9, sl, lr}
    9d44:	ldmdbmi	fp!, {r1, r2, r4, r6, r8, ip, lr, pc}
    9d48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9d4c:	b	fecc7d38 <__assert_fail@plt+0xfecc4500>
    9d50:			; <UNDEFINED> instruction: 0x46217833
    9d54:	strtmi	r4, [r0], -r2, lsl #12
    9d58:	bl	1747d44 <__assert_fail@plt+0x174450c>
    9d5c:	mrrcne	7, 9, lr, r9, cr11
    9d60:	stclpl	8, cr1, [ip], #-440	; 0xfffffe48
    9d64:	andsne	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    9d68:			; <UNDEFINED> instruction: 0xf57f0509
    9d6c:	movwcc	sl, #12148	; 0x2f74
    9d70:			; <UNDEFINED> instruction: 0x462e441d
    9d74:	blmi	87dd0 <__assert_fail@plt+0x84598>
    9d78:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    9d7c:	ldrbtle	r0, [r8], #1307	; 0x51b
    9d80:	ldrtmi	lr, [r5], -r9, ror #14
    9d84:	ldr	r2, [ip, r0, lsl #6]!
    9d88:	strbmi	r9, [r9], -r5, lsl #20
    9d8c:	movwls	r4, #1600	; 0x640
    9d90:	andcc	lr, r1, #3358720	; 0x334000
    9d94:	andeq	lr, r9, #168960	; 0x29400
    9d98:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    9d9c:	andlt	r2, r7, r1
    9da0:	blhi	c509c <__assert_fail@plt+0xc1864>
    9da4:	svchi	0x00f0e8bd
    9da8:	movwcs	r9, #3077	; 0xc05
    9dac:	andeq	lr, r9, #168960	; 0x29400
    9db0:	movwcc	lr, #2509	; 0x9cd
    9db4:	movwcs	r4, #5705	; 0x1649
    9db8:	strls	r4, [r2], #-1600	; 0xfffff9c0
    9dbc:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    9dc0:	blcs	29054 <__assert_fail@plt+0x2581c>
    9dc4:	mcrge	4, 6, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    9dc8:	blcs	a445c <__assert_fail@plt+0xa0c24>
    9dcc:	mcrge	6, 6, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    9dd0:			; <UNDEFINED> instruction: 0x61a32303
    9dd4:	ldrtmi	lr, [r5], -r0, asr #13
    9dd8:			; <UNDEFINED> instruction: 0xe792463e
    9ddc:	andcs	r4, r5, #360448	; 0x58000
    9de0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9de4:	b	19c7dd0 <__assert_fail@plt+0x19c4598>
    9de8:	strtmi	r4, [r1], -fp, lsr #12
    9dec:	andcs	r4, r1, r2, lsl #12
    9df0:	bl	447ddc <__assert_fail@plt+0x4445a4>
    9df4:	andcs	r4, r5, #278528	; 0x44000
    9df8:	ldrbtmi	r2, [r9], #-0
    9dfc:	b	16c7de8 <__assert_fail@plt+0x16c45b0>
    9e00:	tstcs	r0, r3, lsr r8
    9e04:	andcs	r4, r1, r2, lsl #12
    9e08:	bl	147df4 <__assert_fail@plt+0x1445bc>
    9e0c:			; <UNDEFINED> instruction: 0xfffffcaf
    9e10:	andeq	pc, r1, r8, lsr sp	; <UNPREDICTABLE>
    9e14:	andeq	pc, r1, lr, lsr #26
    9e18:	andeq	pc, r1, r2, lsl lr	; <UNPREDICTABLE>
    9e1c:			; <UNDEFINED> instruction: 0x0001fcb6
    9e20:	andeq	pc, r1, r6, lsr #25
    9e24:	andeq	pc, r1, r0, asr fp	; <UNPREDICTABLE>
    9e28:	andeq	pc, r1, r6, ror #22
    9e2c:	andeq	pc, r1, ip, ror #22
    9e30:	andeq	pc, r1, sl, ror #23
    9e34:	andeq	pc, r1, lr, lsl #23
    9e38:	andeq	pc, r1, lr, lsl #19
    9e3c:	muleq	r1, lr, sl
    9e40:			; <UNDEFINED> instruction: 0x4605b538
    9e44:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    9e48:	cmnlt	ip, ip, lsl r8
    9e4c:			; <UNDEFINED> instruction: 0xf083791b
    9e50:	andsmi	r0, r8, #67108864	; 0x4000000
    9e54:	strtmi	sp, [r0], -r1, lsl #2
    9e58:			; <UNDEFINED> instruction: 0x4620bd38
    9e5c:			; <UNDEFINED> instruction: 0xf01069e4
    9e60:	stccs	15, cr15, [r0], {57}	; 0x39
    9e64:	blmi	1fe650 <__assert_fail@plt+0x1fae18>
    9e68:	andsvs	r4, ip, fp, ror r4
    9e6c:			; <UNDEFINED> instruction: 0xf0104628
    9e70:	blmi	189bac <__assert_fail@plt+0x186374>
    9e74:	tstvc	sp, fp, ror r4
    9e78:	andsvs	r4, r8, r4, lsl #12
    9e7c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    9e80:	andeq	r5, r3, lr, lsr lr
    9e84:	andeq	r5, r3, ip, lsl lr
    9e88:	andeq	r5, r3, r0, lsl lr
    9e8c:	blmi	5dc6ec <__assert_fail@plt+0x5d8eb4>
    9e90:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    9e94:			; <UNDEFINED> instruction: 0x4607b09d
    9e98:			; <UNDEFINED> instruction: 0x460e58d3
    9e9c:	ldcmi	6, cr4, [r4], {109}	; 0x6d
    9ea0:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    9ea4:			; <UNDEFINED> instruction: 0xf04f931b
    9ea8:			; <UNDEFINED> instruction: 0xf7fd0300
    9eac:	bmi	489640 <__assert_fail@plt+0x485e08>
    9eb0:	ldmdavs	r8!, {r2, r3, r4, r5, r6, sl, lr}
    9eb4:	strtmi	r4, [r3], -r9, lsr #12
    9eb8:	blvs	16e014c <__assert_fail@plt+0x16dc914>
    9ebc:	stmdblt	r8!, {r3, r4, r7, r8, r9, sl, lr}^
    9ec0:	movwcs	lr, #2525	; 0x9dd
    9ec4:	movwcs	lr, #2502	; 0x9c6
    9ec8:	blmi	21c6fc <__assert_fail@plt+0x218ec4>
    9ecc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9ed0:	blls	6e3f40 <__assert_fail@plt+0x6e0708>
    9ed4:	qaddle	r4, sl, r4
    9ed8:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    9edc:	rscscc	pc, pc, pc, asr #32
    9ee0:			; <UNDEFINED> instruction: 0xf7f9e7f2
    9ee4:	svclt	0x0000e9f4
    9ee8:	strdeq	r4, [r3], -lr
    9eec:			; <UNDEFINED> instruction: 0x000002b4
    9ef0:	andeq	r4, r3, r0, ror #27
    9ef4:	ldrdeq	r0, [r0], -r4
    9ef8:	andeq	r4, r3, r4, asr #27
    9efc:	ldrblt	r4, [r8, #2355]!	; 0x933
    9f00:			; <UNDEFINED> instruction: 0x46054479
    9f04:	cmplt	r8, r8, lsl #17
    9f08:	teqlt	fp, fp, lsl #22
    9f0c:	movwcs	lr, #2517	; 0x9d5
    9f10:			; <UNDEFINED> instruction: 0x6704e9d1
    9f14:	svclt	0x000842bb
    9f18:	ldrhtle	r4, [pc], -r2
    9f1c:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f20:	andcs	r4, r1, fp, lsr #22
    9f24:			; <UNDEFINED> instruction: 0x6700e9d5
    9f28:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9f2c:			; <UNDEFINED> instruction: 0xf7ff6704
    9f30:	strmi	pc, [r4], -r7, lsl #31
    9f34:	eorsle	r2, lr, r0, lsl #16
    9f38:	strcs	r4, [r0], -r6, lsr #30
    9f3c:	and	r4, r7, pc, ror r4
    9f40:	movwcs	lr, #2517	; 0x9d5
    9f44:	svclt	0x0004428b
    9f48:	strtmi	r4, [r6], -r2, lsl #5
    9f4c:			; <UNDEFINED> instruction: 0xb1b469e4
    9f50:	ldrtmi	r6, [r9], -r0, ror #17
    9f54:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f58:	rscsle	r2, r7, r0, lsl #16
    9f5c:	ldrdeq	lr, [r4, -r4]
    9f60:	svclt	0x00081c4b
    9f64:	svccc	0x00fff1b0
    9f68:			; <UNDEFINED> instruction: 0xf104d1ea
    9f6c:	stfnes	f0, [r0, #-64]!	; 0xffffffc0
    9f70:			; <UNDEFINED> instruction: 0xff8cf7ff
    9f74:	mvnle	r2, r0, lsl #16
    9f78:	ldrdeq	lr, [r4, -r4]
    9f7c:	cmnlt	r6, r0, ror #15
    9f80:			; <UNDEFINED> instruction: 0xf00e68f0
    9f84:	blmi	548740 <__assert_fail@plt+0x544f08>
    9f88:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    9f8c:	andcs	fp, r1, #20, 30	; 0x50
    9f90:	tstvc	sl, #0, 4
    9f94:	blmi	47dfb4 <__assert_fail@plt+0x47a77c>
    9f98:	addsvs	r4, r8, fp, ror r4
    9f9c:	blmi	439784 <__assert_fail@plt+0x435f4c>
    9fa0:	tstvc	lr, #2063597568	; 0x7b000000
    9fa4:	andcs	r4, r5, #245760	; 0x3c000
    9fa8:	ldrbtmi	r2, [r9], #-0
    9fac:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fb0:			; <UNDEFINED> instruction: 0xf9d6f00e
    9fb4:	stmdbmi	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9fb8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9fbc:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9fc0:	strmi	r4, [r2], -r1, lsr #12
    9fc4:			; <UNDEFINED> instruction: 0xf7f92001
    9fc8:	svclt	0x0000ea26
    9fcc:	andeq	r5, r3, r4, lsl #27
    9fd0:	andeq	r5, r3, ip, asr sp
    9fd4:	strdeq	pc, [r1], -r8
    9fd8:	strdeq	r5, [r3], -ip
    9fdc:	andeq	r5, r3, ip, ror #25
    9fe0:	andeq	r5, r3, r4, ror #25
    9fe4:	andeq	lr, r1, r6, asr #7
    9fe8:	andeq	pc, r1, r2, asr sl	; <UNPREDICTABLE>
    9fec:			; <UNDEFINED> instruction: 0x4605b538
    9ff0:	strtmi	r4, [r9], -ip, lsl #16
    9ff4:			; <UNDEFINED> instruction: 0xf7f94478
    9ff8:	stmdblt	r8, {r1, r2, r5, r7, fp, sp, lr, pc}
    9ffc:	ldclt	0, cr2, [r8, #-4]!
    a000:			; <UNDEFINED> instruction: 0xf7ff2000
    a004:			; <UNDEFINED> instruction: 0x4604ff1d
    a008:	rscsle	r2, r7, r0, lsl #16
    a00c:	strtmi	r6, [r8], -r1, ror #17
    a010:	ldm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a014:	rscsle	r2, r1, r0, lsl #16
    a018:			; <UNDEFINED> instruction: 0x2c0069e4
    a01c:			; <UNDEFINED> instruction: 0x4620d1f6
    a020:	svclt	0x0000bd38
    a024:	andeq	pc, r1, r8, asr #20
    a028:	blmi	c5c8f0 <__assert_fail@plt+0xc590b8>
    a02c:	svcmi	0x00f0e92d
    a030:	addlt	r4, r5, sl, ror r4
    a034:	strmi	r2, [r3], r0, lsl #8
    a038:			; <UNDEFINED> instruction: 0xf8cd4620
    a03c:	ldmpl	r3, {r2, ip, sp, pc}^
    a040:	movwls	r6, #14363	; 0x381b
    a044:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a048:			; <UNDEFINED> instruction: 0xf0109402
    a04c:			; <UNDEFINED> instruction: 0x4605fe5f
    a050:	suble	r2, r7, r0, lsl #16
    a054:	bleq	246490 <__assert_fail@plt+0x242c58>
    a058:	strtmi	r4, [r2], r0, lsr #13
    a05c:	and	r4, sp, r6, lsl #12
    a060:	ldrdeq	lr, [r4, -r6]
    a064:	svclt	0x00081c4b
    a068:	svccc	0x00fff1b0
    a06c:	strtmi	sp, [r7], #-47	; 0xffffffd1
    a070:	strtmi	r4, [r0], sl, asr #13
    a074:	tsteq	r2, r7, asr #18
    a078:			; <UNDEFINED> instruction: 0xb19669f6
    a07c:	stmdbeq	r1, {r1, r3, r8, ip, sp, lr, pc}
    a080:			; <UNDEFINED> instruction: 0x4640465a
    a084:	strbeq	lr, [r9, pc, asr #20]
    a088:			; <UNDEFINED> instruction: 0xf0034639
    a08c:			; <UNDEFINED> instruction: 0x4604fc39
    a090:	mvnle	r2, r0, lsl #16
    a094:	strtmi	r4, [r0], r0, asr #12
    a098:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a09c:			; <UNDEFINED> instruction: 0x2e0069f6
    a0a0:	strtmi	sp, [r8], -ip, ror #3
    a0a4:			; <UNDEFINED> instruction: 0xf01069ed
    a0a8:	stccs	14, cr15, [r0, #-84]	; 0xffffffac
    a0ac:			; <UNDEFINED> instruction: 0xb114d1f9
    a0b0:			; <UNDEFINED> instruction: 0xf8c39b01
    a0b4:	bmi	3f20bc <__assert_fail@plt+0x3ee884>
    a0b8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    a0bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a0c0:	subsmi	r9, sl, r3, lsl #22
    a0c4:			; <UNDEFINED> instruction: 0x4640d110
    a0c8:	pop	{r0, r2, ip, sp, pc}
    a0cc:			; <UNDEFINED> instruction: 0xf1068ff0
    a0d0:	ldfnes	f0, [r0, #-64]!	; 0xffffffc0
    a0d4:	mrc2	7, 6, pc, cr10, cr15, {7}
    a0d8:	stmdacs	r0, {r5, r7, r9, sl, lr}
    a0dc:	ldmib	r6, {r2, r3, r6, r7, r8, ip, lr, pc}^
    a0e0:	strb	r0, [r4, r4, lsl #2]
    a0e4:	strb	r4, [r6, r0, lsl #13]!
    a0e8:	ldm	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0ec:	andeq	r4, r3, r0, ror #24
    a0f0:			; <UNDEFINED> instruction: 0x000002b4
    a0f4:	ldrdeq	r4, [r3], -r6
    a0f8:	blt	1b46168 <__assert_fail@plt+0x1b42930>
    a0fc:	blmi	c9c9c8 <__assert_fail@plt+0xc99190>
    a100:	ldmdami	r2!, {r1, r3, r4, r5, r6, sl, lr}
    a104:	addlt	fp, r3, r0, lsl #10
    a108:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    a10c:	ldmdavs	fp, {r4, r5, sl, fp, lr}
    a110:			; <UNDEFINED> instruction: 0xf04f9301
    a114:			; <UNDEFINED> instruction: 0xf0030300
    a118:	stmdbmi	lr!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    a11c:	andcs	r2, r0, r5, lsl #4
    a120:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    a124:	stmia	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a128:	andcs	r4, r1, r1, lsl #12
    a12c:	b	15c8118 <__assert_fail@plt+0x15c48e0>
    a130:	andcs	r4, r1, r9, lsr #18
    a134:			; <UNDEFINED> instruction: 0xf7f94479
    a138:	bmi	a44a88 <__assert_fail@plt+0xa41250>
    a13c:	stmiapl	r4!, {r0, r1, r5, r9, sl, lr}
    a140:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    a144:	bmi	9b8e38 <__assert_fail@plt+0x9b5600>
    a148:	stmdbmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
    a14c:	ldrbtmi	r2, [r9], #-1
    a150:	b	114813c <__assert_fail@plt+0x1144904>
    a154:	andcs	r4, r1, r4, lsr #18
    a158:			; <UNDEFINED> instruction: 0xf7f94479
    a15c:			; <UNDEFINED> instruction: 0xf7f8ea40
    a160:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a164:	stmdbmi	r1!, {r2, r8, sl, fp, ip, lr, pc}
    a168:	ldrbtmi	r2, [r9], #-1
    a16c:	b	dc8158 <__assert_fail@plt+0xdc4920>
    a170:	movwcs	r4, #1640	; 0x668
    a174:			; <UNDEFINED> instruction: 0xf7fa9300
    a178:	ldmdblt	r8!, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
    a17c:	andcs	r4, r1, ip, lsl r9
    a180:	strhcs	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    a184:			; <UNDEFINED> instruction: 0xf7f94479
    a188:	andcs	lr, sl, sl, lsr #20
    a18c:	b	548178 <__assert_fail@plt+0x544940>
    a190:			; <UNDEFINED> instruction: 0xf7f92000
    a194:	bmi	604864 <__assert_fail@plt+0x60102c>
    a198:			; <UNDEFINED> instruction: 0xe7d6447a
    a19c:	andcs	r4, r1, r6, lsl r9
    a1a0:			; <UNDEFINED> instruction: 0xf7f94479
    a1a4:	blls	44a1c <__assert_fail@plt+0x411e4>
    a1a8:	strle	r0, [r5], #-1435	; 0xfffffa65
    a1ac:	andcs	r4, r1, r3, lsl r9
    a1b0:			; <UNDEFINED> instruction: 0xf7f94479
    a1b4:			; <UNDEFINED> instruction: 0xe7e1ea14
    a1b8:	andcs	r4, r1, r1, lsl r9
    a1bc:			; <UNDEFINED> instruction: 0xf7f94479
    a1c0:	ldrb	lr, [r3, lr, lsl #20]!
    a1c4:	muleq	r3, r0, fp
    a1c8:			; <UNDEFINED> instruction: 0x000002b4
    a1cc:	andeq	sp, r1, sl, lsl #12
    a1d0:	andeq	r4, r3, r0, ror fp
    a1d4:	andeq	pc, r1, r2, lsr r9	; <UNPREDICTABLE>
    a1d8:	andeq	pc, r1, r4, lsr r9	; <UNPREDICTABLE>
    a1dc:	ldrdeq	r0, [r0], -r4
    a1e0:	andeq	pc, r1, r0, lsl #18
    a1e4:	andeq	pc, r1, r2, lsr #18
    a1e8:	andeq	pc, r1, r8, lsr #18
    a1ec:	andeq	pc, r1, sl, lsr #18
    a1f0:	andeq	pc, r1, r0, lsr r9	; <UNPREDICTABLE>
    a1f4:	andeq	pc, r1, r8, lsr #17
    a1f8:	andeq	pc, r1, r0, lsl #18
    a1fc:	andeq	pc, r1, r0, lsl r9	; <UNPREDICTABLE>
    a200:	andeq	pc, r1, ip, ror #17
    a204:	strlt	r2, [r8, #-0]
    a208:	blx	1948206 <__assert_fail@plt+0x19449ce>
    a20c:			; <UNDEFINED> instruction: 0xf7fdb508
    a210:			; <UNDEFINED> instruction: 0xf04ffb5d
    a214:	tstcs	r0, lr, ror r2
    a218:	andcs	r4, r1, r3, lsl #12
    a21c:	bicsvs	r8, sl, r9, asr r2
    a220:	svclt	0x0000bd08
    a224:			; <UNDEFINED> instruction: 0xf7fdb508
    a228:			; <UNDEFINED> instruction: 0xf04ffb51
    a22c:			; <UNDEFINED> instruction: 0x4603527e
    a230:	bicsvs	r2, sl, r1
    a234:	stflts	f6, [r8, #-96]	; 0xffffffa0
    a238:			; <UNDEFINED> instruction: 0xf7fdb508
    a23c:	blmi	188f60 <__assert_fail@plt+0x185728>
    a240:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
    a244:	ldmdavc	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    a248:	subhi	fp, r3, #49152	; 0xc000
    a24c:	andhi	r2, r3, #67108864	; 0x4000000
    a250:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    a254:	andeq	r4, r3, lr, asr #20
    a258:	ldrdeq	r0, [r0], -r4
    a25c:			; <UNDEFINED> instruction: 0xf7fdb508
    a260:	vpadd.i8	d31, d1, d21
    a264:			; <UNDEFINED> instruction: 0xf6c3226f
    a268:	strmi	r2, [r3], -r3, lsl #5
    a26c:	bicsvs	r2, sl, r1
    a270:	svclt	0x0000bd08
    a274:			; <UNDEFINED> instruction: 0xf7fdb538
    a278:	strcs	pc, [r0, #-2857]	; 0xfffff4d7
    a27c:	stmdbmi	ip, {r0, r1, r3, r9, fp, lr}
    a280:	cfldrs	mvf4, [pc, #488]	; a470 <__assert_fail@plt+0x6c38>
    a284:	vldr	s15, [pc, #32]	; a2ac <__assert_fail@plt+0x6a74>
    a288:	strmi	r7, [r3], -r8, lsl #20
    a28c:	tstvs	sp, r4, lsl #16
    a290:	ldmdapl	r2, {r0, sp}^
    a294:	svclt	0x00184294
    a298:	bvc	1205e60 <__assert_fail@plt+0x1202628>
    a29c:	bvc	2059b0 <__assert_fail@plt+0x202178>
    a2a0:	svclt	0x0000bd38
    a2a4:	svccc	0x00666666
    a2a8:	cdpcc	12, 4, cr12, cr12, cr13, {6}
    a2ac:	andeq	r4, r3, r0, lsl sl
    a2b0:	andeq	r0, r0, r0, lsr r3
    a2b4:			; <UNDEFINED> instruction: 0xf7fdb508
    a2b8:	vqdmulh.s<illegal width 8>	d31, d13, d9
    a2bc:			; <UNDEFINED> instruction: 0xf6c3720a
    a2c0:	strmi	r4, [r3], -r3, lsr #4
    a2c4:	bicsvs	r2, sl, r1
    a2c8:	svclt	0x0000bd08
    a2cc:			; <UNDEFINED> instruction: 0xf7fdb570
    a2d0:			; <UNDEFINED> instruction: 0xf04ffafd
    a2d4:	bmi	19f4d4 <__assert_fail@plt+0x19bc9c>
    a2d8:	strne	pc, [r1], -r0, asr #4
    a2dc:	strcs	r4, [r0, #-2309]	; 0xfffff6fb
    a2e0:	ldmdapl	r2, {r1, r3, r4, r5, r6, sl, lr}^
    a2e4:			; <UNDEFINED> instruction: 0x46037015
    a2e8:	tstvs	lr, r1
    a2ec:	ldflte	f6, [r0, #-880]!	; 0xfffffc90
    a2f0:			; <UNDEFINED> instruction: 0x000349b0
    a2f4:	ldrdeq	r0, [r0], -r4
    a2f8:	mvnsmi	lr, sp, lsr #18
    a2fc:	stclmi	6, cr4, [lr, #-112]!	; 0xffffff90
    a300:	cdpmi	0, 6, cr11, cr14, cr2, {4}
    a304:	stmibpl	pc!, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a308:			; <UNDEFINED> instruction: 0xf00042bb
    a30c:	mcrmi	0, 3, r8, cr12, cr2, {4}
    a310:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    a314:	stmdavs	fp, {r5, r6, ip, lr, pc}
    a318:	eorpl	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    a31c:			; <UNDEFINED> instruction: 0xf0002d00
    a320:	movwcc	r8, #4235	; 0x108b
    a324:			; <UNDEFINED> instruction: 0xf895600b
    a328:			; <UNDEFINED> instruction: 0xf1b88000
    a32c:			; <UNDEFINED> instruction: 0xf0000f00
    a330:	ldrmi	r8, [r0], -sl, lsr #1
    a334:	strtmi	r4, [sl], -r1, lsr #12
    a338:	blx	fe648334 <__assert_fail@plt+0xfe644afc>
    a33c:			; <UNDEFINED> instruction: 0xf04f42bc
    a340:	bicvs	r0, r3, r0, lsl #6
    a344:			; <UNDEFINED> instruction: 0xf44fbf15
    a348:	movwcs	r7, #4992	; 0x1380
    a34c:	subhi	r8, r3, #805306372	; 0x30000004
    a350:	stmdavc	ip!, {r1, r9, sl, lr}
    a354:	eorsle	r2, lr, r0, lsl #24
    a358:	bvs	345f38 <__assert_fail@plt+0x342700>
    a35c:	bmi	14459e0 <__assert_fail@plt+0x14421a8>
    a360:	bmi	1445ae4 <__assert_fail@plt+0x14422ac>
    a364:	bpl	14459e8 <__assert_fail@plt+0x14421b0>
    a368:	bpl	1445aec <__assert_fail@plt+0x14422b4>
    a36c:	bvs	14459f0 <__assert_fail@plt+0x14421b8>
    a370:	bcc	1445af4 <__assert_fail@plt+0x14422bc>
    a374:	movteq	pc, #16804	; 0x41a4	; <UNPREDICTABLE>
    a378:	stmdale	r1!, {r0, r1, r2, r3, r5, r8, r9, fp, sp}^
    a37c:			; <UNDEFINED> instruction: 0xf003e8df
    a380:	rsbvs	r6, r0, lr, rrx
    a384:	rsbvs	r6, r0, r0, rrx
    a388:	rsbvs	r6, r0, r0, rrx
    a38c:	rsbvs	r6, r0, r0, rrx
    a390:	rsbvs	r6, r0, r0, rrx
    a394:	rsbvs	r6, r0, r0, rrx
    a398:	rsbvs	r6, r0, r0, rrx
    a39c:	tstmi	r8, #96	; 0x60
    a3a0:	eorsvs	r6, fp, pc, lsr r0
    a3a4:	rsbvs	r6, r0, r0, rrx
    a3a8:	rsbvs	r6, r0, r7, lsr r0
    a3ac:	svccs	0x00606033
    a3b0:	bvc	1945e78 <__assert_fail@plt+0x1942640>
    a3b4:	ldrmi	r2, [r3], #-768	; 0xfffffd00
    a3b8:	mlami	r8, r3, r8, pc	; <UNPREDICTABLE>
    a3bc:	cmple	r1, r0, lsl #24
    a3c0:	bvc	205b10 <__assert_fail@plt+0x2022d8>
    a3c4:	cdp	7, 7, cr2, cr7, cr1, {0}
    a3c8:	vstr	s15, [r2, #540]	; 0x21c
    a3cc:			; <UNDEFINED> instruction: 0xf8837a07
    a3d0:	stmdavc	fp!, {r3, r5, ip, sp, lr}^
    a3d4:	ldrdcs	fp, [r1], -fp	; <UNPREDICTABLE>
    a3d8:	pop	{r1, ip, sp, pc}
    a3dc:	mrc	1, 5, r8, cr0, cr0, {7}
    a3e0:	movwcs	r7, #27205	; 0x6a45
    a3e4:	cdp	7, 11, cr14, cr0, cr7, {7}
    a3e8:	movwcs	r7, #23141	; 0x5a65
    a3ec:	cdp	7, 11, cr14, cr0, cr3, {7}
    a3f0:	movwcs	r7, #19014	; 0x4a46
    a3f4:	mrc	7, 5, lr, cr0, cr15, {6}
    a3f8:	movwcs	r7, #14950	; 0x3a66
    a3fc:	mrc	7, 5, lr, cr0, cr11, {6}
    a400:	movwcs	r7, #10820	; 0x2a44
    a404:	mrc	7, 5, lr, cr0, cr7, {6}
    a408:	movwcs	r7, #6755	; 0x1a63
    a40c:	blcs	b44360 <__assert_fail@plt+0xb40b28>
    a410:	stmiavc	ip!, {r0, r2, r4, r5, r8, ip, lr, pc}
    a414:	cfstr32cs	mvfx3, [r0], {2}
    a418:	stmdbmi	sl!, {r2, r3, r5, r7, r8, ip, lr, pc}
    a41c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a420:			; <UNDEFINED> instruction: 0xf7f84620
    a424:	ldrtmi	lr, [r3], -r8, asr #30
    a428:	strmi	r4, [r2], -r1, lsr #12
    a42c:			; <UNDEFINED> instruction: 0xf7f84638
    a430:	mcrmi	15, 1, lr, cr5, cr2, {7}
    a434:			; <UNDEFINED> instruction: 0xe76c447e
    a438:	andlt	r4, r2, r8, lsr #12
    a43c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a440:	andcs	r4, r5, #557056	; 0x88000
    a444:	andcs	r4, r0, r9, ror r4
    a448:	svc	0x0034f7f8
    a44c:	ldrtmi	r7, [r3], -ip, lsr #16
    a450:	strls	r2, [r0], #-256	; 0xffffff00
    a454:	andcs	r4, r1, r2, lsl #12
    a458:	svc	0x00dcf7f8
    a45c:	andcs	r4, r5, #28, 18	; 0x70000
    a460:			; <UNDEFINED> instruction: 0xe7f04479
    a464:	andcs	r4, r5, #442368	; 0x6c000
    a468:	ldrbtmi	r2, [r9], #-0
    a46c:	svc	0x0022f7f8
    a470:	tstcs	r0, fp, lsr #16
    a474:	strmi	r9, [r2], -r0, lsl #12
    a478:			; <UNDEFINED> instruction: 0xf7f82001
    a47c:	ldmdbmi	r6, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a480:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a484:	ldmdbmi	r5, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a488:	strbmi	r2, [r0], -r5, lsl #4
    a48c:			; <UNDEFINED> instruction: 0xf7f84479
    a490:	shadd16mi	lr, r3, r2
    a494:	strmi	r4, [r2], -r1, asr #12
    a498:			; <UNDEFINED> instruction: 0xf7f82001
    a49c:	svclt	0x0000efbc
    a4a0:	ldccc	3, cr13, [ip, #364]!	; 0x16c
    a4a4:	bcc	1a3c75c <__assert_fail@plt+0x1a38f24>
    a4a8:			; <UNDEFINED> instruction: 0x378560fd
    a4ac:	usatcc	r7, #29, lr, asr #16
    a4b0:	cfldr64cc	mvdx12, [lr], #436	; 0x1b4
    a4b4:	stmibcc	r8!, {r2, r4, r5, r6, r9, lr}^
    a4b8:	andeq	r4, r3, ip, lsl #19
    a4bc:	andeq	r0, r0, r0, ror #6
    a4c0:			; <UNDEFINED> instruction: 0x0001f7bc
    a4c4:	ldrdeq	pc, [r1], -sl
    a4c8:	muleq	r1, r0, r6
    a4cc:	andeq	pc, r1, ip, lsr #14
    a4d0:	andeq	pc, r1, r8, lsr #13
    a4d4:	andeq	pc, r1, r2, lsr #14
    a4d8:	andeq	pc, r1, r2, asr #14
    a4dc:	andeq	pc, r1, r8, asr #12
    a4e0:			; <UNDEFINED> instruction: 0x4605b430
    a4e4:	strmi	r4, [r8], -r4, lsl #24
    a4e8:	ldrmi	r4, [r1], -r4, lsl #22
    a4ec:			; <UNDEFINED> instruction: 0x462a447c
    a4f0:	ldclt	8, cr5, [r0], #-908	; 0xfffffc74
    a4f4:	svclt	0x0000e700
    a4f8:	andeq	r4, r3, r4, lsr #15
    a4fc:	andeq	r0, r0, r0, ror #6
    a500:			; <UNDEFINED> instruction: 0x4605b430
    a504:	strmi	r4, [r8], -r4, lsl #24
    a508:	ldrmi	r4, [r1], -r4, lsl #22
    a50c:			; <UNDEFINED> instruction: 0x462a447c
    a510:	ldclt	8, cr5, [r0], #-908	; 0xfffffc74
    a514:	svclt	0x0000e6f0
    a518:	andeq	r4, r3, r4, lsl #15
    a51c:	andeq	r0, r0, r0, ror #5
    a520:	svcmi	0x002fb5f8
    a524:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    a528:	ldmdavs	r3, {r0, r1, r3, r6, ip, lr, pc}
    a52c:	eormi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    a530:	eorsle	r2, sl, r0, lsl #24
    a534:	strmi	r3, [r5], -r1, lsl #6
    a538:			; <UNDEFINED> instruction: 0x46206013
    a53c:	ldcl	7, cr15, [r0, #992]!	; 0x3e0
    a540:			; <UNDEFINED> instruction: 0xf7f94606
    a544:			; <UNDEFINED> instruction: 0xb196e8b0
    a548:			; <UNDEFINED> instruction: 0x462168b6
    a54c:			; <UNDEFINED> instruction: 0xf7fd4628
    a550:	vldr.16	s30, [pc, #314]	; a692 <__assert_fail@plt+0x6e5a>
    a554:	vmulcs.f32	s15, s8, s3
    a558:	bvc	845cdc <__assert_fail@plt+0x8424a4>
    a55c:	cdp	15, 15, cr11, cr0, cr8, {1}
    a560:	strmi	r7, [r3], -r7, asr #20
    a564:	stcl	0, cr2, [r3, #4]
    a568:	addsvs	r7, lr, #28672	; 0x7000
    a56c:	ldmdbmi	sp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a570:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a574:	ldmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a578:	stfpld	f3, [r3], #-32	; 0xffffffe0
    a57c:	stmdavc	r5!, {r0, r1, r3, r4, r8, r9, ip, sp, pc}
    a580:			; <UNDEFINED> instruction: 0xb1a52205
    a584:	andcs	r4, r0, r8, lsl r9
    a588:			; <UNDEFINED> instruction: 0xf7f84479
    a58c:	blmi	605fe4 <__assert_fail@plt+0x6027ac>
    a590:	ldmpl	fp!, {r1, r5, r9, sl, lr}^
    a594:			; <UNDEFINED> instruction: 0x46056c99
    a598:			; <UNDEFINED> instruction: 0xf00d2000
    a59c:			; <UNDEFINED> instruction: 0x462afa5d
    a5a0:	strmi	r2, [r3], -r0, lsl #2
    a5a4:			; <UNDEFINED> instruction: 0xf7f82001
    a5a8:	qasxmi	lr, r0, r6
    a5ac:	ldmdbmi	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a5b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a5b4:	mrc	7, 3, APSR_nzcv, cr14, cr8, {7}
    a5b8:	strmi	r4, [r2], -r9, lsr #12
    a5bc:			; <UNDEFINED> instruction: 0xf7f82001
    a5c0:	strmi	lr, [r8], -sl, lsr #30
    a5c4:	blmi	279dac <__assert_fail@plt+0x276574>
    a5c8:	ldmpl	fp!, {r5, r9, sl, lr}^
    a5cc:			; <UNDEFINED> instruction: 0xf0046c99
    a5d0:			; <UNDEFINED> instruction: 0x4606f9f3
    a5d4:	svclt	0x0000e7b9
    a5d8:	cdpcc	12, 4, cr12, cr12, cr13, {6}
    a5dc:	svccc	0x007d70a4
    a5e0:	andeq	r4, r3, ip, ror #14
    a5e4:	ldrdeq	pc, [r1], -r6
    a5e8:	andeq	pc, r1, ip, asr #13
    a5ec:	ldrdeq	r0, [r0], -r4
    a5f0:	andeq	pc, r1, r6, asr #13
    a5f4:	tstcs	r0, r8, lsl #10
    a5f8:			; <UNDEFINED> instruction: 0xf948f7fd
    a5fc:	andsvc	pc, r7, #-1342177276	; 0xb0000004
    a600:	sbcseq	pc, r1, #204472320	; 0xc300000
    a604:	andcs	r4, r1, r3, lsl #12
    a608:	stflts	f6, [r8, #-872]	; 0xfffffc98
    a60c:	ldrlt	fp, [r8, #-505]!	; 0xfffffe07
    a610:			; <UNDEFINED> instruction: 0xf8516813
    a614:	biclt	r4, r4, r3, lsr #32
    a618:	strtmi	r3, [r1], -r1, lsl #6
    a61c:			; <UNDEFINED> instruction: 0xf7fd6013
    a620:	stmdbmi	lr, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    a624:			; <UNDEFINED> instruction: 0x46054479
    a628:	adcvs	r4, ip, #32, 12	; 0x2000000
    a62c:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a630:	bvc	245cb4 <__assert_fail@plt+0x24247c>
    a634:	bvc	245db8 <__assert_fail@plt+0x242580>
    a638:			; <UNDEFINED> instruction: 0xf04f2800
    a63c:	svclt	0x00080001
    a640:	bvc	1206208 <__assert_fail@plt+0x12029d0>
    a644:	bvc	205d60 <__assert_fail@plt+0x202528>
    a648:			; <UNDEFINED> instruction: 0x4620bd38
    a64c:			; <UNDEFINED> instruction: 0x4608bd38
    a650:	svclt	0x00004770
    a654:	stccc	7, cr13, [r3], #-44	; 0xffffffd4
    a658:	stccc	7, cr13, [r3, #44]!	; 0x2c
    a65c:	andeq	pc, r1, r0, lsl #13
    a660:	mvnsmi	lr, #737280	; 0xb4000
    a664:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    a668:	strmi	r8, [r4], -r2, lsl #22
    a66c:	ldrmi	r4, [r0], ip, asr #28
    a670:	ldrmi	r4, [pc], -ip, asr #18
    a674:	mrc	4, 5, r4, cr0, cr14, {3}
    a678:	stmdavc	r0, {r6, r8, r9, fp, pc}
    a67c:	ldmdapl	r1!, {r0, r3, r7, ip, sp, pc}^
    a680:	cdpmi	8, 4, cr2, cr9, cr11, {1}
    a684:	tstls	r7, r9, lsl #16
    a688:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a68c:	ldrbtmi	r4, [lr], #-1641	; 0xfffff997
    a690:	ldrdls	pc, [r8], #-141	; 0xffffff73
    a694:	andeq	lr, ip, r1, lsl #17
    a698:	stmdacs	sp!, {r3, r5, r6, ip, lr, pc}
    a69c:	strcc	sp, [r1], #-281	; 0xfffffee7
    a6a0:	rsbvs	r2, fp, r0, lsl #6
    a6a4:	bge	9d3b0 <__assert_fail@plt+0x99b78>
    a6a8:	strtmi	r2, [r0], -r0, lsl #2
    a6ac:			; <UNDEFINED> instruction: 0xf00d58f3
    a6b0:	strmi	pc, [r6], -r9, lsl #29
    a6b4:	bmi	fb8cbc <__assert_fail@plt+0xfb5484>
    a6b8:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    a6bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a6c0:	subsmi	r9, sl, r7, lsl #22
    a6c4:			; <UNDEFINED> instruction: 0x4630d156
    a6c8:	ldc	0, cr11, [sp], #36	; 0x24
    a6cc:	pop	{r1, r8, r9, fp, pc}
    a6d0:	movwcs	r8, #9200	; 0x23f0
    a6d4:	strb	r6, [r5, fp, rrx]!
    a6d8:	bleq	c5d54 <__assert_fail@plt+0xc251c>
    a6dc:	cdp	8, 2, cr10, cr8, cr4, {0}
    a6e0:			; <UNDEFINED> instruction: 0xf7f80b00
    a6e4:	ldc	14, cr14, [pc, #944]	; aa9c <__assert_fail@plt+0x7264>
    a6e8:	vmul.f64	d7, d0, d28
    a6ec:	vmov.f64	d0, #71	; 0x3e380000  0.1796875
    a6f0:	vsqrt.f64	d16, d7
    a6f4:	ldrle	pc, [pc, #-2576]!	; 9cec <__assert_fail@plt+0x64b4>
    a6f8:	bhi	fe445f1c <__assert_fail@plt+0xfe4426e4>
    a6fc:	blvs	145d78 <__assert_fail@plt+0x142540>
    a700:	blvc	ffa061e8 <__assert_fail@plt+0xffa029b0>
    a704:	blvc	11c5fe8 <__assert_fail@plt+0x11c27b0>
    a708:	blvc	ff206304 <__assert_fail@plt+0xff202acc>
    a70c:	bcc	fe445f70 <__assert_fail@plt+0xfe442738>
    a710:	blvs	ff0461ec <__assert_fail@plt+0xff0429b4>
    a714:	bvc	c5e30 <__assert_fail@plt+0xc25f8>
    a718:	blx	4462e4 <__assert_fail@plt+0x442aac>
    a71c:	andcs	fp, r1, #76, 30	; 0x130
    a720:	strbmi	r2, [r3, #-512]	; 0xfffffe00
    a724:			; <UNDEFINED> instruction: 0xf04fbfd4
    a728:			; <UNDEFINED> instruction: 0xf04f0800
    a72c:	ldrmi	r0, [r0, #2049]	; 0x801
    a730:	mvfsp	f5, #4.0
    a734:			; <UNDEFINED> instruction: 0xeeb87a90
    a738:	vsub.f64	d7, d23, d23
    a73c:	vcvtr.s32.f64	s12, d0
    a740:	vcmpe.f64	d6, d6
    a744:	vsqrt.f64	d23, d0
    a748:	svclt	0x0041fa10
    a74c:	bne	445fac <__assert_fail@plt+0x442774>
    a750:	submi	pc, sl, #1325400064	; 0x4f000000
    a754:	addscc	pc, sl, #204472320	; 0xc300000
    a758:	mvnscc	pc, #-1073741824	; 0xc0000000
    a75c:	stc	15, cr11, [r5, #324]	; 0x144
    a760:	stmne	r9, {r0, r1, r9, fp, sp, lr}
    a764:	stmib	r5, {r1, r3, r9, sl, lr}^
    a768:	str	r3, [r4, r2, lsl #4]!
    a76c:	strcc	r2, [r1], #-769	; 0xfffffcff
    a770:	ldr	r6, [r7, fp, rrx]
    a774:	stc	7, cr15, [sl, #992]!	; 0x3e0
    a778:			; <UNDEFINED> instruction: 0xf6404b0e
    a77c:	stmdbmi	lr, {r0, r1, r2, r6, r9, lr}
    a780:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    a784:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a788:	ldmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a78c:	strbmi	r4, [sl], -r3, lsr #12
    a790:	andcs	r2, r1, r0, lsl #2
    a794:	mrc	7, 1, APSR_nzcv, cr14, cr8, {7}
    a798:	andeq	r0, r0, r0
    a79c:	bicmi	ip, sp, r5, ror #26
    a7a0:	andeq	r4, r3, ip, lsl r6
    a7a4:			; <UNDEFINED> instruction: 0x000002b4
    a7a8:	andeq	r4, r3, r2, lsl #12
    a7ac:	andeq	r0, r0, ip, lsl r3
    a7b0:	ldrdeq	r4, [r3], -r6
    a7b4:	andeq	r0, r2, sl, ror #7
    a7b8:	andeq	pc, r1, r4, lsr #10
    a7bc:	andeq	pc, r1, lr, lsr #10
    a7c0:			; <UNDEFINED> instruction: 0x460bb510
    a7c4:	addlt	r4, r4, r7, lsl ip
    a7c8:	ldrbtmi	r4, [ip], #-2327	; 0xfffff6e9
    a7cc:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    a7d0:			; <UNDEFINED> instruction: 0xf04f9103
    a7d4:	orrlt	r0, r8, r0, lsl #2
    a7d8:	stmdbcs	fp!, {r0, fp, ip, sp, lr}
    a7dc:	pushcs	{r0, r1, r3, r4, ip, lr, pc}
    a7e0:	andcc	sp, r1, r6, lsl r1
    a7e4:	andsvs	r2, r1, r1, lsl #2
    a7e8:	stmdbge	r2, {r4, sl, fp, lr}
    a7ec:	ldrbtmi	r2, [ip], #-522	; 0xfffffdf6
    a7f0:			; <UNDEFINED> instruction: 0xf00e9400
    a7f4:	blx	fec48858 <__assert_fail@plt+0xfec45020>
    a7f8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    a7fc:	blmi	29d034 <__assert_fail@plt+0x2997fc>
    a800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a804:	blls	e4874 <__assert_fail@plt+0xe103c>
    a808:	qaddle	r4, sl, r8
    a80c:	ldclt	0, cr11, [r0, #-16]
    a810:	andsvs	r2, r1, r2, lsl #2
    a814:	smlattcs	r0, r8, r7, lr
    a818:	andsvs	r3, r1, r1
    a81c:			; <UNDEFINED> instruction: 0xf7f8e7e4
    a820:	svclt	0x0000ed56
    a824:	andeq	r4, r3, r6, asr #9
    a828:			; <UNDEFINED> instruction: 0x000002b4
    a82c:	andeq	r0, r2, sl, lsr #21
    a830:	muleq	r3, r0, r4
    a834:			; <UNDEFINED> instruction: 0x4615b5f0
    a838:	addlt	r4, r9, r4, lsr sl
    a83c:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    a840:	ldmpl	r3, {r2, r4, r5, r9, sl, fp, lr}^
    a844:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    a848:			; <UNDEFINED> instruction: 0xf04f9307
    a84c:	cmplt	r8, r0, lsl #6
    a850:			; <UNDEFINED> instruction: 0xf850680b
    a854:	cmplt	r4, r3, lsr #32
    a858:	bge	d7464 <__assert_fail@plt+0xd3c2c>
    a85c:	strtmi	r6, [r0], -fp
    a860:			; <UNDEFINED> instruction: 0xf7ffa904
    a864:	ldmdblt	r8, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    a868:	bmi	adc080 <__assert_fail@plt+0xad8848>
    a86c:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    a870:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a874:	subsmi	r9, sl, r7, lsl #22
    a878:	strtmi	sp, [r0], -r6, asr #2
    a87c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    a880:	strtmi	r4, [r8], -r1, lsr #12
    a884:			; <UNDEFINED> instruction: 0xf802f7fd
    a888:	movwcs	lr, #18909	; 0x49dd
    a88c:	stmdbmi	r3!, {r0, r1, r8, sl, fp, ip, pc}
    a890:	strmi	r6, [r4], -r5, lsl #5
    a894:	movwcs	lr, #51648	; 0xc9c0
    a898:	bvs	ff6e0a6c <__assert_fail@plt+0xff6dd234>
    a89c:	strble	r0, [r4, #2011]!	; 0x7db
    a8a0:	tstcs	r1, pc, lsl r8
    a8a4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r9, fp, lr}^
    a8a8:	ldrbtmi	r5, [sl], #-2101	; 0xfffff7cb
    a8ac:			; <UNDEFINED> instruction: 0xf7f86828
    a8b0:	blls	106378 <__assert_fail@plt+0x102b40>
    a8b4:	cmplt	r3, r8, lsr #16
    a8b8:	andsle	r2, fp, r1, lsl #22
    a8bc:	andsle	r2, lr, r2, lsl #22
    a8c0:	bmi	69d52c <__assert_fail@plt+0x699cf4>
    a8c4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a8c8:	blmi	6828dc <__assert_fail@plt+0x67f0a4>
    a8cc:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
    a8d0:	andls	r4, r0, #2046820352	; 0x7a000000
    a8d4:	bmi	612ce0 <__assert_fail@plt+0x60f4a8>
    a8d8:			; <UNDEFINED> instruction: 0xf7f8447a
    a8dc:	ldmib	r4, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    a8e0:	bmi	5a4518 <__assert_fail@plt+0x5a0ce0>
    a8e4:	stmdavs	r8!, {r0, r8, sp}
    a8e8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    a8ec:			; <UNDEFINED> instruction: 0xf7f86700
    a8f0:			; <UNDEFINED> instruction: 0xe7baee90
    a8f4:	bmi	4dd544 <__assert_fail@plt+0x4d9d0c>
    a8f8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a8fc:	blmi	4c48a8 <__assert_fail@plt+0x4c1070>
    a900:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
    a904:			; <UNDEFINED> instruction: 0xe7e4447a
    a908:	stcl	7, cr15, [r0], #992	; 0x3e0
    a90c:	andeq	r4, r3, r2, asr r4
    a910:			; <UNDEFINED> instruction: 0x000002b4
    a914:	andeq	r4, r3, ip, asr #8
    a918:	andeq	r4, r3, r2, lsr #8
    a91c:	ldrdeq	r0, [r0], -r4
    a920:	andeq	r0, r0, r4, ror #5
    a924:	andeq	pc, r1, lr, lsr r4	; <UNPREDICTABLE>
    a928:	muleq	r1, r0, sp
    a92c:	andeq	pc, r1, lr, lsl r4	; <UNPREDICTABLE>
    a930:	andeq	pc, r1, lr, lsl #8
    a934:	andeq	pc, r1, r0, lsl r4	; <UNPREDICTABLE>
    a938:	andeq	pc, r1, r0, lsr #8
    a93c:	andeq	pc, r1, r8, lsr #8
    a940:	andeq	r0, r2, r8, ror lr
    a944:	ldrdeq	pc, [r1], -lr
    a948:	andeq	pc, r1, lr, asr #7
    a94c:	ldrdeq	pc, [r1], -r0
    a950:			; <UNDEFINED> instruction: 0x4614b510
    a954:	strmi	r4, [r8], -r2, lsl #12
    a958:			; <UNDEFINED> instruction: 0xf7ff4621
    a95c:	strmi	pc, [r3], -fp, ror #30
    a960:	ldmib	r0, {r5, r6, r7, r8, ip, sp, pc}^
    a964:	stmdbcs	r0, {r2, r3, r8}
    a968:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    a96c:	stmdbcs	r0, {r0, r1, r2, r3, ip, lr, pc}
    a970:	stmdacs	r2, {r3, r8, r9, sl, fp, ip, sp, pc}
    a974:	andeq	pc, r1, pc, asr #32
    a978:	vmax.f32	d27, d13, d11
    a97c:	vhsub.s8	d23, d1, d10
    a980:			; <UNDEFINED> instruction: 0xf6c3226f
    a984:			; <UNDEFINED> instruction: 0xf6c34223
    a988:	bicsvs	r2, sl, r3, lsl #5
    a98c:	vmla.f32	d27, d7, d0
    a990:	andcs	r0, r1, r4, lsr #5
    a994:	rsbsvc	pc, sp, #204472320	; 0xc300000
    a998:	ldflts	f6, [r0, #-872]	; 0xfffffc98
    a99c:	bcc	64a2c <__assert_fail@plt+0x611f4>
    a9a0:	ldclt	0, cr6, [r0, #-136]	; 0xffffff78
    a9a4:			; <UNDEFINED> instruction: 0x4614b510
    a9a8:	strmi	r4, [r8], -r2, lsl #12
    a9ac:			; <UNDEFINED> instruction: 0xf7ff4621
    a9b0:	strmi	pc, [r3], -r1, asr #30
    a9b4:	andcs	fp, r1, #80, 2
    a9b8:			; <UNDEFINED> instruction: 0x71bdf243
    a9bc:	vmov.i32	d20, #805306368	; 0x30000000
    a9c0:	ldrvc	r5, [sl, #-390]	; 0xfffffe7a
    a9c4:	bicsvs	r2, r9, r0, lsl #4
    a9c8:	lfmlt	f0, 1, [r0, #-360]	; 0xfffffe98
    a9cc:	bcc	64a5c <__assert_fail@plt+0x61224>
    a9d0:	ldclt	0, cr6, [r0, #-136]	; 0xffffff78
    a9d4:			; <UNDEFINED> instruction: 0x4614b538
    a9d8:	strmi	r4, [r8], -r2, lsl #12
    a9dc:			; <UNDEFINED> instruction: 0xf7ff4621
    a9e0:	strmi	pc, [r3], -r9, lsr #30
    a9e4:	ldmib	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    a9e8:	andcs	r4, r1, ip, lsl #10
    a9ec:	bvc	246070 <__assert_fail@plt+0x242838>
    a9f0:	svclt	0x00082d00
    a9f4:	ldcl	12, cr2, [pc, #400]	; ab8c <__assert_fail@plt+0x7354>
    a9f8:	svclt	0x00287a07
    a9fc:	bvc	12065c4 <__assert_fail@plt+0x1202d8c>
    aa00:	bvc	206114 <__assert_fail@plt+0x2028dc>
    aa04:	stmdavs	r2!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    aa08:	eorvs	r3, r2, r1, lsl #20
    aa0c:	svclt	0x0000bd38
    aa10:	cdpcc	12, 4, cr12, cr12, cr13, {6}
    aa14:	svccc	0x007d70a4
    aa18:	svclt	0x0000e7dc
    aa1c:	mvnsmi	lr, #737280	; 0xb4000
    aa20:	bmi	1c5c284 <__assert_fail@plt+0x1c58a4c>
    aa24:	blmi	1c76c50 <__assert_fail@plt+0x1c73418>
    aa28:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    aa2c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa30:			; <UNDEFINED> instruction: 0xf04f9307
    aa34:	stmdbcs	r0, {r8, r9}
    aa38:	ldmdavs	fp!, {r1, r5, r6, ip, lr, pc}
    aa3c:	eorls	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    aa40:	svceq	0x0000f1b9
    aa44:	addshi	pc, r7, r0
    aa48:	strbmi	r4, [r8], -r0, lsl #13
    aa4c:	stcl	7, cr15, [r6, #-992]!	; 0xfffffc20
    aa50:	stmdacs	r0, {r2, r9, sl, lr}
    aa54:	adchi	pc, r9, r0
    aa58:			; <UNDEFINED> instruction: 0xf8191e45
    aa5c:	ldclcs	0, cr4, [r7], #-20	; 0xffffffec
    aa60:	addshi	pc, r2, r0, lsl #4
    aa64:	ldmdble	r1, {r0, r5, r6, sl, fp, sp}
    aa68:	msreq	SPSR_x, #164, 2	; 0x29
    aa6c:	vpadd.i8	d2, d0, d5
    aa70:	ldm	pc, {r0, r1, r3, r7, pc}^	; <UNPREDICTABLE>
    aa74:	svcvs	0x0069f003
    aa78:	stmibhi	r9, {r0, r3, r7, r8, fp, pc}
    aa7c:	strvc	r8, [r9], #2441	; 0x989
    aa80:	stmibhi	r9, {r0, r3, r7, r8, fp, pc}
    aa84:	stmibhi	r9, {r0, r3, r7, r8, fp, pc}
    aa88:	strvs	r8, [r9], #2441	; 0x989
    aa8c:	rsble	r2, ip, r7, asr #24
    aa90:	mcrrcs	9, 4, sp, sp, cr2	; <UNPREDICTABLE>
    aa94:	movwcs	fp, #3842	; 0xf02
    aa98:	andcc	pc, r5, r9, lsl #16
    aa9c:	strne	pc, [r0, #1103]	; 0x44f
    aaa0:	bge	ff070 <__assert_fail@plt+0xfb838>
    aaa4:	strbmi	sl, [r8], -r4, lsl #18
    aaa8:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    aaac:	stmdacs	r0, {r1, r2, r9, sl, lr}
    aab0:	addhi	pc, r5, r0
    aab4:	strbmi	r4, [r0], -r9, asr #12
    aab8:	mcr2	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    aabc:	andcc	lr, r3, #3620864	; 0x374000
    aac0:	strcs	r9, [r1], #-2309	; 0xfffff6fb
    aac4:	subhi	r6, r4, #1342177292	; 0x5000000c
    aac8:	stmib	r0, {r0, r1, r7, r9, sp, lr}^
    aacc:	bllt	14d2f04 <__assert_fail@plt+0x14cf6cc>
    aad0:	movwcs	pc, #11173	; 0x2ba5	; <UNPREDICTABLE>
    aad4:	bvc	10c6258 <__assert_fail@plt+0x10c2a20>
    aad8:	bvc	10c615c <__assert_fail@plt+0x10c2924>
    aadc:	movwcc	pc, #6917	; 0x1b05	; <UNPREDICTABLE>
    aae0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aae4:	stmiami	r0!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    aae8:	ldmdavs	fp!, {r0, r3, r4, r7, r8, sl, lr}
    aaec:	ldrmi	fp, [r0, #3848]	; 0xf08
    aaf0:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    aaf4:	cdp	15, 15, cr11, cr0, cr8, {1}
    aaf8:	vstr	s15, [r0, #284]	; 0x11c
    aafc:	eorsvs	r7, fp, r7, lsl #20
    ab00:	blmi	e9d3f4 <__assert_fail@plt+0xe99bbc>
    ab04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ab08:	blls	1e4b78 <__assert_fail@plt+0x1e1340>
    ab0c:	qdaddle	r4, sl, sl
    ab10:	andlt	r4, r9, r0, lsr r6
    ab14:	mvnshi	lr, #12386304	; 0xbd0000
    ab18:	stccs	12, cr3, [r9], {48}	; 0x30
    ab1c:	vst2.8	{d29-d30}, [pc :256], r4
    ab20:	strcs	r7, [r0], #-1280	; 0xfffffb00
    ab24:	blcs	84a20 <__assert_fail@plt+0x811e8>
    ab28:	vrecps.f32	d27, d13, d14
    ab2c:			; <UNDEFINED> instruction: 0xf6c3730a
    ab30:	bicvs	r4, r3, r3, lsr #6
    ab34:	ldmdavs	fp!, {r0, r5, ip, lr, pc}
    ab38:	eorsvs	r3, fp, r1, lsl #6
    ab3c:	movwcs	lr, #2016	; 0x7e0
    ab40:	andcc	pc, r5, r9, lsl #16
    ab44:	str	r2, [ip, r2, lsl #10]!
    ab48:			; <UNDEFINED> instruction: 0xf8092300
    ab4c:	vst4.8	{d19-d22}, [pc], r5
    ab50:	str	r7, [r6, r0, lsl #10]!
    ab54:			; <UNDEFINED> instruction: 0xf8092300
    ab58:	strcs	r3, [r1, #-5]
    ab5c:	movwcs	lr, #1953	; 0x7a1
    ab60:	andcc	pc, r5, r9, lsl #16
    ab64:	strvs	pc, [r0, #1103]	; 0x44f
    ab68:	movwcs	lr, #1947	; 0x79b
    ab6c:	andcc	pc, r5, r9, lsl #16
    ab70:	strmi	pc, [r0, #79]	; 0x4f
    ab74:			; <UNDEFINED> instruction: 0x464ee795
    ab78:	blx	fe984a8a <__assert_fail@plt+0xfe981252>
    ab7c:	ldcl	3, cr2, [pc, #8]	; ab8c <__assert_fail@plt+0x7354>
    ab80:	vldr	s14, [pc, #100]	; abec <__assert_fail@plt+0x73b4>
    ab84:			; <UNDEFINED> instruction: 0xe7a97a17
    ab88:	andcs	r4, r5, #425984	; 0x68000
    ab8c:	ldrbtmi	r2, [r9], #-0
    ab90:	bl	fe448b78 <__assert_fail@plt+0xfe445340>
    ab94:	tstcs	r0, fp, lsr r8
    ab98:	eorcc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    ab9c:			; <UNDEFINED> instruction: 0x46025d5b
    aba0:			; <UNDEFINED> instruction: 0xf7f82001
    aba4:			; <UNDEFINED> instruction: 0xf7f8ec38
    aba8:	ldmdbmi	r3, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    abac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    abb0:	bl	fe048b98 <__assert_fail@plt+0xfe045360>
    abb4:	strmi	r4, [r2], -r1, lsr #12
    abb8:			; <UNDEFINED> instruction: 0xf7f82001
    abbc:	stmdbmi	pc, {r2, r3, r5, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    abc0:			; <UNDEFINED> instruction: 0xf88d2205
    abc4:	stcge	0, cr4, [r6], {24}
    abc8:			; <UNDEFINED> instruction: 0xf88d4479
    abcc:			; <UNDEFINED> instruction: 0xf7f80019
    abd0:			; <UNDEFINED> instruction: 0x464beb72
    abd4:	strls	r4, [r0], #-1585	; 0xfffff9cf
    abd8:	andcs	r4, r1, r2, lsl #12
    abdc:	ldc	7, cr15, [sl], {248}	; 0xf8
    abe0:	stclcc	12, cr12, [ip, #820]	; 0x334
    abe4:	svccc	0x00666666
    abe8:	andeq	r4, r3, r6, ror #4
    abec:			; <UNDEFINED> instruction: 0x000002b4
    abf0:	andeq	r4, r3, ip, lsl #3
    abf4:	andeq	pc, r1, sl, lsr #3
    abf8:	andeq	pc, r1, sl, ror #2
    abfc:	andeq	pc, r1, r8, lsl #3
    ac00:	mcrmi	5, 0, fp, cr14, cr8, {7}
    ac04:	cmnlt	r8, lr, ror r4
    ac08:			; <UNDEFINED> instruction: 0xf850680c
    ac0c:	cmplt	sp, r4, lsr #32
    ac10:	strcc	r4, [r1], #-3851	; 0xfffff0f5
    ac14:	strtmi	r6, [r8], -ip
    ac18:			; <UNDEFINED> instruction: 0x4611601d
    ac1c:	blvs	16e13f0 <__assert_fail@plt+0x16ddbb8>
    ac20:	stmdblt	r0!, {r3, r4, r7, r8, r9, sl, lr}
    ac24:	ldcllt	0, cr2, [r8, #4]!
    ac28:	andsvs	r2, r8, r0
    ac2c:			; <UNDEFINED> instruction: 0xf7f8bdf8
    ac30:			; <UNDEFINED> instruction: 0x4629ec96
    ac34:			; <UNDEFINED> instruction: 0xf7fd6800
    ac38:	svclt	0x0000fd55
    ac3c:	andeq	r4, r3, ip, lsl #1
    ac40:	ldrdeq	r0, [r0], -r4
    ac44:	mvnsmi	lr, sp, lsr #18
    ac48:	blmi	1336f38 <__assert_fail@plt+0x1333700>
    ac4c:	andls	sl, r1, #4, 28	; 0x40
    ac50:	bmi	12dc48c <__assert_fail@plt+0x12d8c54>
    ac54:	ldrtmi	r4, [r0], -r4, lsl #12
    ac58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ac5c:	teqls	r9, #1769472	; 0x1b0000
    ac60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ac64:			; <UNDEFINED> instruction: 0xff06f7fc
    ac68:	stmdbls	r1, {r3, r5, r9, sl, lr}
    ac6c:	ldrtmi	sl, [r2], -r3, lsl #22
    ac70:			; <UNDEFINED> instruction: 0xffc6f7ff
    ac74:	ldrbtmi	r4, [sp], #-3395	; 0xfffff2bd
    ac78:	ldmdblt	r8, {r0, ip, pc}^
    ac7c:	blmi	fdd58c <__assert_fail@plt+0xfd9d54>
    ac80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ac84:	blls	e64cf4 <__assert_fail@plt+0xe614bc>
    ac88:	qdsuble	r4, sl, lr
    ac8c:	eorslt	r9, sl, r1, lsl #16
    ac90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ac94:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    ac98:			; <UNDEFINED> instruction: 0xf7fc4640
    ac9c:	blmi	f0a850 <__assert_fail@plt+0xf07018>
    aca0:	blvs	ee1064 <__assert_fail@plt+0xedd82c>
    aca4:	cmple	fp, r0, lsl #22
    aca8:	mlasne	r8, r7, r8, pc	; <UNPREDICTABLE>
    acac:	blls	239498 <__assert_fail@plt+0x235c60>
    acb0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    acb4:	svcmi	0x0020f5b3
    acb8:	stmdals	r3, {r2, r4, r6, ip, lr, pc}
    acbc:			; <UNDEFINED> instruction: 0xffdaf002
    acc0:	ble	6d24dc <__assert_fail@plt+0x6ceca4>
    acc4:	strtmi	r9, [r0], -r3, lsl #18
    acc8:	stc2l	7, cr15, [r0, #1008]!	; 0x3f0
    accc:			; <UNDEFINED> instruction: 0x671ce9dd
    acd0:	vhsub.s8	d18, d13, d1
    acd4:			; <UNDEFINED> instruction: 0xf6c3730a
    acd8:	subhi	r4, r2, #-1946157056	; 0x8c000000
    acdc:	ldmib	sp, {r0, r1, r6, r7, r8, sp, lr}^
    ace0:	orrvs	r2, r5, #4, 6	; 0x10000000
    ace4:	strvs	lr, [sl, -r0, asr #19]
    ace8:	movwcs	lr, #51648	; 0xc9c0
    acec:	stmdals	r3, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    acf0:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    acf4:			; <UNDEFINED> instruction: 0xffbef002
    acf8:	blle	ff8d2514 <__assert_fail@plt+0xff8cecdc>
    acfc:	strtmi	r4, [r9], -r2, asr #12
    ad00:			; <UNDEFINED> instruction: 0xf7f82003
    ad04:	bllt	fe4459bc <__assert_fail@plt+0xfe442184>
    ad08:			; <UNDEFINED> instruction: 0x46316b7b
    ad0c:	ldrmi	r9, [r8, r3, lsl #16]
    ad10:	blvs	ef9ab8 <__assert_fail@plt+0xef6280>
    ad14:			; <UNDEFINED> instruction: 0xf897b9f3
    ad18:	ldmiblt	fp, {r3, r4, r5, ip, sp}^
    ad1c:			; <UNDEFINED> instruction: 0xf4039b08
    ad20:			; <UNDEFINED> instruction: 0xf5b34370
    ad24:	andle	r4, pc, r0, lsr #30
    ad28:	ldrdeq	lr, [r4, -sp]
    ad2c:	tstcs	lr, #3620864	; 0x374000
    ad30:	svclt	0x00084299
    ad34:			; <UNDEFINED> instruction: 0xd1074290
    ad38:			; <UNDEFINED> instruction: 0x011ce9dd
    ad3c:	teqcs	r6, #3620864	; 0x374000
    ad40:	svclt	0x00084299
    ad44:	umlalsle	r4, sp, r0, r2
    ad48:			; <UNDEFINED> instruction: 0xf04f4628
    ad4c:			; <UNDEFINED> instruction: 0xf7f835ff
    ad50:	ldr	lr, [r7, sl, asr #26]!
    ad54:	ldrtmi	r4, [r0], -r1, asr #12
    ad58:			; <UNDEFINED> instruction: 0xf7f82268
    ad5c:	ldr	lr, [r1, r8, ror #20]!
    ad60:	str	r2, [sl, r0, lsl #2]!
    ad64:	streq	pc, [r1, #-111]	; 0xffffff91
    ad68:			; <UNDEFINED> instruction: 0xf7f8e7ac
    ad6c:			; <UNDEFINED> instruction: 0xf7f8eab0
    ad70:	stmdbls	r3, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    ad74:			; <UNDEFINED> instruction: 0xf7fd6800
    ad78:	svclt	0x0000fcb5
    ad7c:			; <UNDEFINED> instruction: 0x000002b4
    ad80:	andeq	r4, r3, r8, lsr r0
    ad84:	andeq	r4, r3, sl, lsl r0
    ad88:	andeq	r4, r3, r0, lsl r0
    ad8c:	ldrdeq	r0, [r0], -r4
    ad90:	ldrblt	r2, [r0, #-768]!	; 0xfffffd00
    ad94:	andvs	r4, fp, r5, lsl #12
    ad98:			; <UNDEFINED> instruction: 0x460c4618
    ad9c:	stc2	0, cr15, [r4, #-48]	; 0xffffffd0
    ada0:			; <UNDEFINED> instruction: 0x4e20491f
    ada4:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
    ada8:	strtmi	r4, [r8], -r3, lsl #12
    adac:			; <UNDEFINED> instruction: 0xf7f86123
    adb0:	movtlt	lr, #35274	; 0x89ca
    adb4:			; <UNDEFINED> instruction: 0x4628491c
    adb8:			; <UNDEFINED> instruction: 0xf7f84479
    adbc:			; <UNDEFINED> instruction: 0xb1b8e9c4
    adc0:			; <UNDEFINED> instruction: 0x46294b1a
    adc4:	bvs	1621198 <__assert_fail@plt+0x161d960>
    adc8:	stc2	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    adcc:	stmib	r4, {r0, r1, r9, sl, lr}^
    add0:	mvnslt	r0, r1, lsl #10
    add4:			; <UNDEFINED> instruction: 0xf7f84618
    add8:	mcrrne	12, 0, lr, r3, cr14
    addc:	andcs	fp, r0, r8, lsl #30
    ade0:			; <UNDEFINED> instruction: 0xf7f8d004
    ade4:	stmdacc	r0, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    ade8:	andcs	fp, r1, r8, lsl pc
    adec:	ldcllt	3, cr7, [r0, #-128]!	; 0xffffff80
    adf0:	andcs	r4, r5, #245760	; 0x3c000
    adf4:	ldrbtmi	r4, [r9], #-2831	; 0xfffff4f1
    adf8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    adfc:			; <UNDEFINED> instruction: 0xf7f86063
    ae00:	stmdavs	r3!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}^
    ae04:	strb	r6, [r5, r0, lsr #1]!
    ae08:	andcs	r4, r5, #180224	; 0x2c000
    ae0c:	ldrbtmi	r4, [r9], #-2827	; 0xfffff4f5
    ae10:			; <UNDEFINED> instruction: 0xf7f8e7f2
    ae14:	strtmi	lr, [r9], -r4, lsr #23
    ae18:			; <UNDEFINED> instruction: 0xf7fd6800
    ae1c:	svclt	0x0000fc73
    ae20:	ldrdeq	lr, [r1], -r0
    ae24:	andeq	r3, r3, sl, ror #29
    ae28:	ldrdeq	lr, [r1], -r8
    ae2c:			; <UNDEFINED> instruction: 0x000002b8
    ae30:	muleq	r1, r6, r2
    ae34:	andeq	r0, r0, r0, lsr #6
    ae38:	andeq	lr, r1, r2, ror pc
    ae3c:	andeq	r0, r0, r4, ror #5
    ae40:	mvnsmi	lr, sp, lsr #18
    ae44:	bmi	65c6a0 <__assert_fail@plt+0x658e68>
    ae48:	blmi	677068 <__assert_fail@plt+0x673830>
    ae4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae50:	movwls	r6, #22555	; 0x581b
    ae54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae58:			; <UNDEFINED> instruction: 0xf8d5b321
    ae5c:			; <UNDEFINED> instruction: 0xf8518000
    ae60:	mvnlt	r4, r8, lsr #32
    ae64:	ldmdami	r3, {r1, r2, r9, sl, lr}
    ae68:			; <UNDEFINED> instruction: 0xf108466f
    ae6c:	ldrbtmi	r0, [r8], #-769	; 0xfffffcff
    ae70:	eorvs	r4, fp, r9, lsr r6
    ae74:			; <UNDEFINED> instruction: 0xff8cf7ff
    ae78:	ldrtmi	r4, [r1], -r2, lsr #12
    ae7c:			; <UNDEFINED> instruction: 0xf7fe4638
    ae80:	cmplt	r0, r5, lsr lr	; <UNPREDICTABLE>
    ae84:	blmi	29d6bc <__assert_fail@plt+0x299e84>
    ae88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae8c:	blls	164efc <__assert_fail@plt+0x1616c4>
    ae90:	qaddle	r4, sl, r9
    ae94:	pop	{r1, r2, ip, sp, pc}
    ae98:			; <UNDEFINED> instruction: 0xf8c581f0
    ae9c:	ldrb	r8, [r1, r0]!
    aea0:	strb	r4, [pc, r0, lsr #12]!
    aea4:	strb	r4, [sp, r8, lsl #12]!
    aea8:	b	448e90 <__assert_fail@plt+0x445658>
    aeac:	andeq	r3, r3, r4, asr #28
    aeb0:			; <UNDEFINED> instruction: 0x000002b4
    aeb4:	andeq	lr, r1, r2, lsr #30
    aeb8:	andeq	r3, r3, r8, lsl #28
    aebc:			; <UNDEFINED> instruction: 0xf7fcb508
    aec0:	vadd.f32	d31, d0, d5
    aec4:			; <UNDEFINED> instruction: 0xf1001301
    aec8:	tstvs	r3, r8, lsr #2
    aecc:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    aed0:			; <UNDEFINED> instruction: 0xff5ef7ff
    aed4:	stclt	0, cr2, [r8, #-4]
    aed8:	andeq	lr, r1, r2, asr #29
    aedc:			; <UNDEFINED> instruction: 0x460db538
    aee0:	ldc2l	7, cr15, [r4], {252}	; 0xfc
    aee4:	cmnlt	r5, r4, lsl #12
    aee8:	msreq	CPSR_f, r4, lsl #2
    aeec:			; <UNDEFINED> instruction: 0xf7ff4628
    aef0:			; <UNDEFINED> instruction: 0xf04fff4f
    aef4:	vcge.s8	<illegal reg q10.5>, q0, q15
    aef8:	andcs	r1, r1, r1, lsl #4
    aefc:	mvnvs	r6, r2, lsr #2
    af00:			; <UNDEFINED> instruction: 0xf100bd38
    af04:	stmdami	r2, {r3, r5, r8}
    af08:			; <UNDEFINED> instruction: 0xf7ff4478
    af0c:	ldrb	pc, [r0, r1, asr #30]!	; <UNPREDICTABLE>
    af10:	andeq	lr, r1, r8, lsl #29
    af14:	strb	r2, [r1, r0, lsl #2]!
    af18:	ldmdavs	r3, {r0, r7, r8, ip, sp, pc}
    af1c:			; <UNDEFINED> instruction: 0x4614b510
    af20:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    af24:	movwcc	fp, #4417	; 0x1141
    af28:			; <UNDEFINED> instruction: 0xf7ff6013
    af2c:	ldmdblt	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    af30:	blcc	64fc4 <__assert_fail@plt+0x6178c>
    af34:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    af38:	ldclt	6, cr4, [r0, #-32]	; 0xffffffe0
    af3c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    af40:	ldrlt	fp, [r8, #-449]!	; 0xfffffe3f
    af44:			; <UNDEFINED> instruction: 0xf8516813
    af48:	orrlt	r4, ip, r3, lsr #32
    af4c:	andsvs	r3, r3, r1, lsl #6
    af50:	ldc2	7, cr15, [ip], #1008	; 0x3f0
    af54:	strtmi	r4, [r0], -r5, lsl #12
    af58:	msreq	CPSR_f, r5, lsl #2
    af5c:			; <UNDEFINED> instruction: 0xff18f7ff
    af60:	cmnpl	lr, #79	; 0x4f	; <UNPREDICTABLE>
    af64:	andne	pc, r1, #64, 4
    af68:	eorhi	r2, sl, #1
    af6c:	ldflts	f6, [r8, #-940]!	; 0xfffffc54
    af70:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    af74:	ldrbmi	r4, [r0, -r8, lsl #12]!
    af78:			; <UNDEFINED> instruction: 0x4614b5f0
    af7c:	addlt	r4, r7, r6, lsl sl
    af80:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    af84:	ldmpl	r3, {r0, r2, r5, fp, sp, lr}^
    af88:	movwls	r6, #22555	; 0x581b
    af8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af90:	strmi	fp, [r6], -r1, lsr #3
    af94:	eoreq	pc, r5, r1, asr r8	; <UNPREDICTABLE>
    af98:	cmnlt	r8, sl, lsr #1
    af9c:	stmdavs	pc, {r0, r4, sl, lr}^	; <UNPREDICTABLE>
    afa0:	strcc	fp, [r2, #-359]	; 0xfffffe99
    afa4:	strbtmi	r6, [sp], -r5, lsr #32
    afa8:			; <UNDEFINED> instruction: 0xf7ff4629
    afac:			; <UNDEFINED> instruction: 0x4628fef1
    afb0:			; <UNDEFINED> instruction: 0x4631463a
    afb4:			; <UNDEFINED> instruction: 0xf7fe6825
    afb8:	stmdblt	r8, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    afbc:	eorvs	r2, r5, r0
    afc0:	blmi	19d7e4 <__assert_fail@plt+0x199fac>
    afc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    afc8:	blls	165038 <__assert_fail@plt+0x161800>
    afcc:	qaddle	r4, sl, r1
    afd0:	ldcllt	0, cr11, [r0, #28]!
    afd4:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    afd8:	andeq	r3, r3, lr, lsl #26
    afdc:			; <UNDEFINED> instruction: 0x000002b4
    afe0:	andeq	r3, r3, ip, asr #25
    afe4:	ldrlt	fp, [r8, #-457]!	; 0xfffffe37
    afe8:			; <UNDEFINED> instruction: 0xf8516813
    afec:	orrslt	r4, r4, r3, lsr #32
    aff0:	strtmi	r3, [r1], -r1, lsl #6
    aff4:			; <UNDEFINED> instruction: 0xf7fc6013
    aff8:	strmi	pc, [r5], -r9, asr #24
    affc:			; <UNDEFINED> instruction: 0xf1054620
    b000:			; <UNDEFINED> instruction: 0xf7ff0128
    b004:			; <UNDEFINED> instruction: 0xf04ffec5
    b008:	vcge.s8	<illegal reg q10.5>, q0, q15
    b00c:	andcs	r1, r1, r1, lsl #4
    b010:	mvnvs	r6, sl, lsr #2
    b014:			; <UNDEFINED> instruction: 0x4620bd38
    b018:			; <UNDEFINED> instruction: 0x4608bd38
    b01c:	svclt	0x00004770
    b020:	ldrbmi	lr, [r0, sp, lsr #18]!
    b024:	stmdami	lr, {r0, r7, r9, sl, lr}^
    b028:	blmi	13b7248 <__assert_fail@plt+0x13b3a10>
    b02c:	cfstrdmi	mvd4, [lr, #-480]	; 0xfffffe20
    b030:	ldrbtmi	r5, [sp], #-2243	; 0xfffff73d
    b034:	movwls	r6, #22555	; 0x581b
    b038:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b03c:	rsble	r2, r5, r0, lsl #18
    b040:			; <UNDEFINED> instruction: 0xf8516813
    b044:	stccs	0, cr4, [r0], {35}	; 0x23
    b048:	movwcc	sp, #4164	; 0x1044
    b04c:	stmdavc	r3!, {r0, r1, r4, sp, lr}
    b050:	subsle	r2, r3, sp, lsr #22
    b054:	suble	r2, r9, pc, lsr #22
    b058:	bvc	2c7994 <__assert_fail@plt+0x2c415c>
    b05c:	bmi	908b70 <__assert_fail@plt+0x905338>
    b060:			; <UNDEFINED> instruction: 0xf04f4620
    b064:			; <UNDEFINED> instruction: 0xf0060802
    b068:	strmi	pc, [r7], -fp, ror #23
    b06c:	rsble	r2, r3, r0, lsl #16
    b070:	blcs	ae9104 <__assert_fail@plt+0xae58cc>
    b074:	stmdavc	r3!, {r0, r1, r8, ip, lr, pc}^
    b078:	blcs	1d9d40 <__assert_fail@plt+0x1d6508>
    b07c:	strcs	sp, [r0, #-2396]	; 0xfffff6a4
    b080:			; <UNDEFINED> instruction: 0x462a463b
    b084:	strtmi	r4, [r8], -r9, lsr #12
    b088:			; <UNDEFINED> instruction: 0xf0069500
    b08c:	ldrtmi	pc, [fp], -r5, asr #26	; <UNPREDICTABLE>
    b090:	tstcs	r1, sl, lsr #12
    b094:	strmi	r9, [r6], -r0, lsl #10
    b098:	strls	r4, [r3], -r8, lsr #12
    b09c:	ldc2	0, cr15, [ip, #-24]!	; 0xffffffe8
    b0a0:	ldrtmi	r4, [r8], -r3, lsl #12
    b0a4:	ldrmi	r9, [pc], -r4, lsl #6
    b0a8:	ldm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b0ac:	teqmi	lr, #2293760	; 0x230000
    b0b0:	svclt	0x00082b2f
    b0b4:	eorle	r4, fp, lr, lsr #5
    b0b8:	strbmi	r4, [r8], -r1, lsr #12
    b0bc:	blx	ff9c90b6 <__assert_fail@plt+0xff9c587e>
    b0c0:	strcs	sl, [r1], #-2563	; 0xfffff5fd
    b0c4:			; <UNDEFINED> instruction: 0xf8c04603
    b0c8:	bgt	f3140 <__assert_fail@plt+0xef908>
    b0cc:	eorhi	pc, r8, r3, asr #17
    b0d0:	tstvs	r9, #216, 4	; 0x8000000d
    b0d4:	blmi	8dd970 <__assert_fail@plt+0x8da138>
    b0d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b0dc:	blls	16514c <__assert_fail@plt+0x161914>
    b0e0:	qsuble	r4, sl, r7
    b0e4:	andlt	r4, r6, r0, lsr #12
    b0e8:			; <UNDEFINED> instruction: 0x87f0e8bd
    b0ec:	bne	fe6c8a18 <__assert_fail@plt+0xfe6c51e0>
    b0f0:			; <UNDEFINED> instruction: 0xf6c31c60
    b0f4:			; <UNDEFINED> instruction: 0xf04f6a99
    b0f8:	ldr	r0, [r4, r1, lsl #16]!
    b0fc:	bmi	ff388a34 <__assert_fail@plt+0xff3851fc>
    b100:			; <UNDEFINED> instruction: 0xf6c31c60
    b104:			; <UNDEFINED> instruction: 0xf04f6a4c
    b108:	str	r0, [ip, r0, lsl #16]!
    b10c:	strb	r4, [r1, ip, lsl #12]!
    b110:	andcs	r4, r5, #376832	; 0x5c000
    b114:	vmax.s8	d20, d10, d24
    b118:	ldrbtmi	r4, [r9], #-2624	; 0xfffff5c0
    b11c:	bvc	2008c30 <__assert_fail@plt+0x20053f8>
    b120:	stmia	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b124:	strtmi	r4, [r9], -r3, lsr #12
    b128:	strmi	r4, [r2], -r8, lsr #13
    b12c:			; <UNDEFINED> instruction: 0xf7f84628
    b130:			; <UNDEFINED> instruction: 0xe7c1e972
    b134:	stmia	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b138:	andcs	r4, r5, #229376	; 0x38000
    b13c:	ldrbtmi	r2, [r9], #-0
    b140:	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b144:	strtmi	r4, [r2], -ip, lsl #22
    b148:	ldcvs	8, cr5, [r9], {235}	; 0xeb
    b14c:	andcs	r4, r0, r6, lsl #12
    b150:	stc2	0, cr15, [r2], {12}
    b154:	tstcs	r0, r2, lsr r6
    b158:	andcs	r4, r1, r3, lsl #12
    b15c:	ldmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b160:	andeq	r3, r3, r4, ror #24
    b164:			; <UNDEFINED> instruction: 0x000002b4
    b168:	andeq	r3, r3, lr, asr ip
    b16c:			; <UNDEFINED> instruction: 0x00033bb8
    b170:	muleq	r1, r2, ip
    b174:	andeq	lr, r1, lr, asr ip
    b178:	ldrdeq	r0, [r0], -r4
    b17c:	svcmi	0x00f0e92d
    b180:			; <UNDEFINED> instruction: 0xf8df4606
    b184:	addslt	r4, r7, ip, lsr r4
    b188:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b18c:	movwls	r4, #42108	; 0xa47c
    b190:	stmdavs	r0, {r5, fp, ip, lr}
    b194:			; <UNDEFINED> instruction: 0xf04f9015
    b198:			; <UNDEFINED> instruction: 0xf8df0000
    b19c:	andls	r0, fp, #44, 8	; 0x2c000000
    b1a0:	andls	r4, r9, r8, ror r4
    b1a4:	bcs	1c9c8 <__assert_fail@plt+0x19190>
    b1a8:	orrhi	pc, lr, r0
    b1ac:			; <UNDEFINED> instruction: 0xf852681b
    b1b0:	stmdacs	r0, {r0, r1, r5}
    b1b4:	sbchi	pc, r9, r0
    b1b8:	ldrdhi	pc, [ip], -r1
    b1bc:			; <UNDEFINED> instruction: 0xf8df4608
    b1c0:	strbmi	r2, [r1], -ip, lsl #8
    b1c4:			; <UNDEFINED> instruction: 0xf7fc447a
    b1c8:			; <UNDEFINED> instruction: 0xf8dffb51
    b1cc:			; <UNDEFINED> instruction: 0xf8df2404
    b1d0:	vshl.s8	d19, d4, d0
    b1d4:	andls	r1, r8, r1, lsl #2
    b1d8:	tstcs	r0, r1, lsl #2
    b1dc:	addsne	pc, r0, r0, asr #17
    b1e0:	ldmpl	sl!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b1e4:	svclt	0x00184590
    b1e8:	movwls	r4, #30104	; 0x7598
    b1ec:	svclt	0x00144bfa
    b1f0:	beq	87334 <__assert_fail@plt+0x83afc>
    b1f4:	beq	47338 <__assert_fail@plt+0x43b00>
    b1f8:	adcshi	pc, r3, r0, asr #32
    b1fc:	andcs	r9, r1, #8, 18	; 0x20000
    b200:	addcs	pc, ip, r1, lsl #17
    b204:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
    b208:	movwls	r4, #26008	; 0x6598
    b20c:	blls	1ff220 <__assert_fail@plt+0x1fb9e8>
    b210:			; <UNDEFINED> instruction: 0xf0404598
    b214:	stmdbls	r9, {r0, r2, r3, r5, r7, pc}
    b218:	blmi	ffc13a20 <__assert_fail@plt+0xffc101e8>
    b21c:	stmiapl	fp, {r4, r5, r6, r7, fp, lr}^
    b220:	orrsvc	r4, sl, #120, 8	; 0x78000000
    b224:	ldmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b228:	stmdacs	r0, {r2, r9, sl, lr}
    b22c:	adchi	pc, sl, r0
    b230:			; <UNDEFINED> instruction: 0xf10d49ec
    b234:			; <UNDEFINED> instruction: 0xf8df0938
    b238:	stcge	3, cr11, [pc, #-704]	; af80 <__assert_fail@plt+0x7748>
    b23c:	andcs	r4, r1, #2030043136	; 0x79000000
    b240:	strls	r4, [r0, #-1611]	; 0xfffff9b5
    b244:	ldc2	0, cr15, [r4], #-12
    b248:	strd	r4, [ip], -fp
    b24c:			; <UNDEFINED> instruction: 0xf0402b2f
    b250:			; <UNDEFINED> instruction: 0x464b817f
    b254:	ldrbmi	r2, [r9], -r0, lsl #4
    b258:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    b25c:	stc2	0, cr15, [r8], #-12
    b260:			; <UNDEFINED> instruction: 0xf0002800
    b264:	bls	3eb4a8 <__assert_fail@plt+0x3e7c70>
    b268:	svcls	0x000eb13a
    b26c:	bl	115a78 <__assert_fail@plt+0x112240>
    b270:	stclpl	0, cr0, [r3, #28]!
    b274:	blcs	bbfa24 <__assert_fail@plt+0xbbc1ec>
    b278:	ldmibmi	ip, {r3, r5, r6, r7, r8, ip, lr, pc}^
    b27c:	andcs	r2, r0, r5, lsl #4
    b280:			; <UNDEFINED> instruction: 0xf7f84479
    b284:			; <UNDEFINED> instruction: 0x4633e818
    b288:	strmi	r2, [r2], -r0, lsl #2
    b28c:			; <UNDEFINED> instruction: 0xf7f82001
    b290:	blls	2455a0 <__assert_fail@plt+0x241d68>
    b294:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    b298:	strteq	pc, [ip], -r3, lsl #2
    b29c:	stmdbeq	r8!, {r0, r1, r8, ip, sp, lr, pc}
    b2a0:			; <UNDEFINED> instruction: 0xf0024630
    b2a4:	stmdacc	r1, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    b2a8:	vadd.i8	d18, d0, d1
    b2ac:	svcls	0x0008816b
    b2b0:			; <UNDEFINED> instruction: 0xf0024630
    b2b4:	blmi	ff3c9ad0 <__assert_fail@plt+0xff3c6298>
    b2b8:	ldmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}^
    b2bc:	ldrtmi	r9, [r8], -ip, lsl #20
    b2c0:	mlane	r8, r7, r8, pc	; <UNPREDICTABLE>
    b2c4:	bne	fe8b2ef0 <__assert_fail@plt+0xfe8af6b8>
    b2c8:			; <UNDEFINED> instruction: 0x460758fb
    b2cc:	stmdbcs	r0, {r0, r1, r6, r7, sl, sp, lr}
    b2d0:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    b2d4:	beq	47418 <__assert_fail@plt+0x43be0>
    b2d8:			; <UNDEFINED> instruction: 0xf8c01e53
    b2dc:	strbmi	sl, [sl], -r4, lsl #1
    b2e0:	strbmi	r6, [r1], -r3, lsl #9
    b2e4:	subge	pc, r4, r0, asr #17
    b2e8:			; <UNDEFINED> instruction: 0xf8c74630
    b2ec:			; <UNDEFINED> instruction: 0xf8c7a040
    b2f0:			; <UNDEFINED> instruction: 0xf8c7a050
    b2f4:			; <UNDEFINED> instruction: 0xf002a054
    b2f8:	bls	349abc <__assert_fail@plt+0x346284>
    b2fc:	addsmi	r1, r3, #1584	; 0x630
    b300:	blls	302774 <__assert_fail@plt+0x2fef3c>
    b304:			; <UNDEFINED> instruction: 0xf8dd4657
    b308:			; <UNDEFINED> instruction: 0xf04fb034
    b30c:			; <UNDEFINED> instruction: 0xf1a30a01
    b310:	bl	24d728 <__assert_fail@plt+0x249ef0>
    b314:			; <UNDEFINED> instruction: 0xf85b0984
    b318:	ldrmi	r2, [r0], -r4, lsl #22
    b31c:			; <UNDEFINED> instruction: 0xf7f89205
    b320:	bls	185720 <__assert_fail@plt+0x181ee8>
    b324:			; <UNDEFINED> instruction: 0xf8cd4641
    b328:	strls	sl, [r1, -r8]
    b32c:	mcrrne	7, 0, r9, r3, cr0
    b330:			; <UNDEFINED> instruction: 0xf0014630
    b334:	strbmi	pc, [fp, #3831]	; 0xef7	; <UNPREDICTABLE>
    b338:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    b33c:			; <UNDEFINED> instruction: 0xf0002b00
    b340:	blls	2ab718 <__assert_fail@plt+0x2a7ee0>
    b344:	strcc	r2, [r1], #-1
    b348:	bmi	feaa33c0 <__assert_fail@plt+0xfea9fb88>
    b34c:	ldrbtmi	r4, [sl], #-2973	; 0xfffff463
    b350:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b354:	subsmi	r9, sl, r5, lsl fp
    b358:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    b35c:	pop	{r0, r1, r2, r4, ip, sp, pc}
    b360:			; <UNDEFINED> instruction: 0xf8808ff0
    b364:	ldmpl	fp!, {r2, r3, r7, ip}^
    b368:	movwls	r4, #26008	; 0x6598
    b36c:	svcge	0x0053f43f
    b370:	bls	25e1fc <__assert_fail@plt+0x25a9c4>
    b374:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b378:			; <UNDEFINED> instruction: 0xf0002b00
    b37c:	bls	22b7a0 <__assert_fail@plt+0x227f68>
    b380:	addscc	pc, r0, r2, asr #17
    b384:			; <UNDEFINED> instruction: 0xf04f9b08
    b388:	stmdbls	fp, {r8, fp}
    b38c:	eorls	pc, r8, r3, lsl #17
    b390:	strmi	r9, [sl], -sl, lsl #22
    b394:			; <UNDEFINED> instruction: 0xf851681b
    b398:	bl	6742c <__assert_fail@plt+0x63bf4>
    b39c:	ldrmi	r0, [ip], -r3, lsl #11
    b3a0:	svccs	0x0000930c
    b3a4:	addshi	pc, r2, r0
    b3a8:	subslt	pc, r0, #14614528	; 0xdf0000
    b3ac:	strls	r4, [sp, #-1614]	; 0xfffff9b2
    b3b0:	ldrbtmi	r4, [fp], #1608	; 0x648
    b3b4:	ssatmi	r4, #12, r9, asr #12
    b3b8:			; <UNDEFINED> instruction: 0x46924655
    b3bc:			; <UNDEFINED> instruction: 0xf1bce01f
    b3c0:	svclt	0x00140f2b
    b3c4:			; <UNDEFINED> instruction: 0xf0052300
    b3c8:	blcs	bfd4 <__assert_fail@plt+0x879c>
    b3cc:	ldrtmi	sp, [r8], -lr, ror #2
    b3d0:			; <UNDEFINED> instruction: 0xf0059105
    b3d4:	stmdbls	r5, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    b3d8:			; <UNDEFINED> instruction: 0x3601b150
    b3dc:	ldmib	sp, {r2, r4, r5, r8, fp, ip, sp, pc}^
    b3e0:	ldrmi	r3, [r0, #518]	; 0x206
    b3e4:	ldrmi	fp, [r8, #3864]	; 0xf18
    b3e8:	adchi	pc, r7, r0
    b3ec:			; <UNDEFINED> instruction: 0x200146b9
    b3f0:			; <UNDEFINED> instruction: 0xf10b3401
    b3f4:			; <UNDEFINED> instruction: 0xf85a0b04
    b3f8:	svccs	0x00007024
    b3fc:			; <UNDEFINED> instruction: 0xf897d067
    b400:			; <UNDEFINED> instruction: 0xf1bcc000
    b404:	bicsle	r0, sl, fp, lsr pc
    b408:	stmdacs	r0, {r3, r4, r5, r6, fp, ip, sp, lr}
    b40c:			; <UNDEFINED> instruction: 0x465dd1df
    b410:	adcmi	r9, r3, #12, 22	; 0x3000
    b414:	stmdavs	fp!, {r0, r1, r3, r4, r6, ip, lr, pc}
    b418:	subsle	r2, r8, r0, lsl #22
    b41c:			; <UNDEFINED> instruction: 0xf8939b08
    b420:	blcs	174c8 <__assert_fail@plt+0x13c90>
    b424:	svcge	0x0035f43f
    b428:	ldrmi	r9, [r8, #2822]	; 0xb06
    b42c:	addhi	pc, r1, r0
    b430:	ldrdhi	pc, [ip, #143]	; 0x8f
    b434:	mcrcs	4, 0, r4, cr1, cr8, {7}
    b438:	adcshi	pc, r3, r0, lsl #6
    b43c:			; <UNDEFINED> instruction: 0xf7f84648
    b440:	stmdacs	r2, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    b444:	svcge	0x0025f43f
    b448:	bmi	1bb6490 <__assert_fail@plt+0x1bb2c58>
    b44c:			; <UNDEFINED> instruction: 0xf8cd2313
    b450:	ldrmi	r8, [r9], -r4
    b454:			; <UNDEFINED> instruction: 0x4620447a
    b458:	andcs	r9, r1, #0, 4
    b45c:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b460:	andcs	r4, r5, #1720320	; 0x1a4000
    b464:	ldrbtmi	r2, [r9], #-0
    b468:	svc	0x0024f7f7
    b46c:			; <UNDEFINED> instruction: 0x46224b5b
    b470:	andcs	r4, r0, r1, lsl #12
    b474:	stmdbls	r9, {r2, r3, r9, sl, lr}
    b478:	ldcvs	8, cr5, [r1], #824	; 0x338
    b47c:	blx	ffb474b4 <__assert_fail@plt+0xffb43c7c>
    b480:	vldmiavs	r1!, {s8-s105}
    b484:			; <UNDEFINED> instruction: 0x4603447a
    b488:	movwls	r2, #20481	; 0x5001
    b48c:	blx	ff9474c4 <__assert_fail@plt+0xff943c8c>
    b490:			; <UNDEFINED> instruction: 0x464a6cb1
    b494:	andcs	r4, r2, r5, lsl #12
    b498:	blx	ff7c74d0 <__assert_fail@plt+0xff7c3c98>
    b49c:	strtmi	r9, [r2], -r5, lsl #22
    b4a0:	strls	r2, [r0, #-256]	; 0xffffff00
    b4a4:	andcs	r9, r1, r1
    b4a8:	svc	0x00b4f7f7
    b4ac:	mulgt	r1, r7, r8
    b4b0:	svceq	0x0000f1bc
    b4b4:	andcs	fp, r0, r8, lsl pc
    b4b8:	addle	r2, r8, r0, lsl #16
    b4bc:	movwcs	r9, #6664	; 0x1a08
    b4c0:			; <UNDEFINED> instruction: 0xf882465d
    b4c4:	str	r3, [r3, r8, lsr #32]!
    b4c8:	ldr	r9, [lr, -fp, lsl #16]!
    b4cc:	blls	2b2504 <__assert_fail@plt+0x2aeccc>
    b4d0:	andsvs	r9, ip, r8, lsl #16
    b4d4:	mrc	7, 3, APSR_nzcv, cr12, cr7, {7}
    b4d8:	ldr	r2, [r6, -r0]!
    b4dc:	addseq	r9, r0, r8, lsl #30
    b4e0:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
    b4e4:	addcs	pc, r8, r7, asr #17
    b4e8:	andcs	r4, r2, #252, 8	; 0xfc000000
    b4ec:	tstne	r4, r7, asr #19
    b4f0:	subgt	pc, r4, r7, asr #17
    b4f4:			; <UNDEFINED> instruction: 0xf00c643a
    b4f8:	strbmi	pc, [r1], -r7, ror #28	; <UNPREDICTABLE>
    b4fc:			; <UNDEFINED> instruction: 0xf8c7464a
    b500:	ldrtmi	r0, [r0], -r4, lsl #1
    b504:			; <UNDEFINED> instruction: 0xf8e8f002
    b508:	ldrdne	pc, [r8], r7
    b50c:			; <UNDEFINED> instruction: 0xf77f2900
    b510:			; <UNDEFINED> instruction: 0xf8d7af14
    b514:	bls	35772c <__assert_fail@plt+0x353ef4>
    b518:	orreq	lr, r1, r3, lsl #22
    b51c:	bleq	14966c <__assert_fail@plt+0x145e34>
    b520:	bleq	149634 <__assert_fail@plt+0x145dfc>
    b524:			; <UNDEFINED> instruction: 0xd1f94299
    b528:	blls	2c514c <__assert_fail@plt+0x2c1914>
    b52c:	andsvs	r2, ip, r1
    b530:			; <UNDEFINED> instruction: 0xf8dfe70b
    b534:	ldrbtmi	r8, [r8], #224	; 0xe0
    b538:	ldmdbmi	r7!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    b53c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b540:			; <UNDEFINED> instruction: 0xf7f72000
    b544:			; <UNDEFINED> instruction: 0x2100eeb8
    b548:	andcs	r4, r1, r2, lsl #12
    b54c:	svc	0x0062f7f7
    b550:			; <UNDEFINED> instruction: 0xf7f74611
    b554:	ldmdbmi	r1!, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    b558:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b55c:	andcs	r4, r0, r5, lsl #12
    b560:	mcr	7, 5, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    b564:	movtlt	r4, #22018	; 0x5602
    b568:	andcs	r4, r0, r9, lsr #12
    b56c:			; <UNDEFINED> instruction: 0xf7fd9205
    b570:	bls	1897cc <__assert_fail@plt+0x185f94>
    b574:	strls	r2, [r0], -r0, lsl #2
    b578:	andcs	r4, r1, r3, lsl #12
    b57c:	svc	0x004af7f7
    b580:	mcr	7, 5, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    b584:	andcs	r4, r5, #622592	; 0x98000
    b588:			; <UNDEFINED> instruction: 0xe7d94479
    b58c:			; <UNDEFINED> instruction: 0xf6404b25
    b590:	stmdbmi	r5!, {r0, r1, r4, r5, r6, r9, ip, sp}
    b594:	ldrbtmi	r4, [fp], #-2085	; 0xfffff7db
    b598:	tstcc	r8, #2030043136	; 0x79000000
    b59c:			; <UNDEFINED> instruction: 0xf7f84478
    b5a0:	stmdbmi	r3!, {r2, r3, r6, r8, fp, sp, lr, pc}
    b5a4:	andcs	r2, r0, r5, lsl #4
    b5a8:			; <UNDEFINED> instruction: 0xf7f74479
    b5ac:	strbmi	lr, [r3], -r4, lsl #29
    b5b0:	strmi	r2, [r2], -r0, lsl #2
    b5b4:			; <UNDEFINED> instruction: 0xf7f72001
    b5b8:	stcls	15, cr14, [lr, #-184]	; 0xffffff48
    b5bc:	ldrb	r4, [r3, r5, lsr #8]
    b5c0:	andeq	r3, r3, r4, lsl #22
    b5c4:			; <UNDEFINED> instruction: 0x000002b4
    b5c8:	strdeq	r3, [r3], -r0
    b5cc:	andeq	lr, r1, ip, asr #25
    b5d0:	andeq	r0, r0, r0, asr #5
    b5d4:	andeq	r0, r0, r0, lsr #5
    b5d8:	andeq	r0, r0, r4, lsr #5
    b5dc:	ldrdeq	r0, [r0], -r4
    b5e0:	andeq	lr, r1, r4, lsr #28
    b5e4:	andeq	ip, r1, r0, asr #4
    b5e8:	andeq	ip, r1, r4, lsr r2
    b5ec:	andeq	lr, r1, r8, lsr #24
    b5f0:	andeq	r0, r0, r4, lsl r3
    b5f4:	andeq	r3, r3, r2, asr #18
    b5f8:	andeq	r0, r0, r8, lsr #6
    b5fc:	andeq	lr, r1, lr, lsr #25
    b600:	andeq	pc, r1, r4, ror #28
    b604:			; <UNDEFINED> instruction: 0x0001ecbc
    b608:			; <UNDEFINED> instruction: 0x0001ecbe
    b60c:	ldrdeq	lr, [r1], -ip
    b610:	andeq	lr, r1, r8, ror fp
    b614:	andeq	pc, r1, r6, lsl #9
    b618:	andeq	lr, r1, r6, lsr #22
    b61c:	andeq	lr, r1, sl, asr #20
    b620:	ldrdeq	lr, [r1], -r8
    b624:	ldrdeq	pc, [r1], -r6
    b628:	andeq	lr, r1, r0, lsl r7
    b62c:			; <UNDEFINED> instruction: 0x0001eab0
    b630:	andeq	lr, r1, r0, lsr fp
    b634:			; <UNDEFINED> instruction: 0x460cb410
    b638:	stmdami	r3, {r0, r9, sl, lr}
    b63c:			; <UNDEFINED> instruction: 0x46224613
    b640:			; <UNDEFINED> instruction: 0xf85d4478
    b644:	ldr	r4, [r9, #2820]	; 0xb04
    b648:	andeq	fp, r1, ip, lsl #28
    b64c:			; <UNDEFINED> instruction: 0x460cb410
    b650:	stmdami	r3, {r0, r9, sl, lr}
    b654:			; <UNDEFINED> instruction: 0x46224613
    b658:			; <UNDEFINED> instruction: 0xf85d4478
    b65c:	str	r4, [sp, #2820]	; 0xb04
    b660:	andeq	lr, r1, r4, lsr fp
    b664:			; <UNDEFINED> instruction: 0x460cb410
    b668:	stmdami	r3, {r0, r9, sl, lr}
    b66c:			; <UNDEFINED> instruction: 0x46224613
    b670:			; <UNDEFINED> instruction: 0xf85d4478
    b674:	str	r4, [r1, #2820]	; 0xb04
    b678:	ldrdeq	fp, [r1], -r0
    b67c:			; <UNDEFINED> instruction: 0x460cb410
    b680:	stmdami	r3, {r0, r9, sl, lr}
    b684:			; <UNDEFINED> instruction: 0x46224613
    b688:			; <UNDEFINED> instruction: 0xf85d4478
    b68c:	ldrb	r4, [r5, #-2820]!	; 0xfffff4fc
    b690:	andeq	lr, r1, r8, lsl #22
    b694:			; <UNDEFINED> instruction: 0xf7fab570
    b698:	strcs	pc, [r3], -r9, lsr #31
    b69c:	strcs	r4, [r2, #-2566]	; 0xfffff5fa
    b6a0:	strcs	r4, [r0], #-2310	; 0xfffff6fa
    b6a4:	ldmdapl	r2, {r1, r3, r4, r5, r6, sl, lr}^
    b6a8:	andcs	r4, r1, r3, lsl #12
    b6ac:	strvs	lr, [r2, #-2499]	; 0xfffff63d
    b6b0:	subshi	r6, ip, #26
    b6b4:	svclt	0x0000bd70
    b6b8:	andeq	r3, r3, ip, ror #11
    b6bc:	andeq	r0, r0, r4, lsl #5
    b6c0:			; <UNDEFINED> instruction: 0xf7fab538
    b6c4:	strcs	pc, [r3], #-3987	; 0xfffff06d
    b6c8:	strcs	r4, [r0, #-2565]	; 0xfffff5fb
    b6cc:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    b6d0:			; <UNDEFINED> instruction: 0x46035852
    b6d4:	subshi	r2, sp, #1
    b6d8:	mulsvs	sl, ip, r0
    b6dc:	ldclt	0, cr6, [r8, #-880]!	; 0xfffffc90
    b6e0:	andeq	r3, r3, r2, asr #11
    b6e4:	andeq	r0, r0, r8, asr r3
    b6e8:			; <UNDEFINED> instruction: 0xf7fab538
    b6ec:			; <UNDEFINED> instruction: 0xf04fff7f
    b6f0:	bmi	1e08f0 <__assert_fail@plt+0x1dd0b8>
    b6f4:	stmdbmi	r7, {r0, r1, r8, sl, sp}
    b6f8:	ldmdapl	r2, {r1, r3, r4, r5, r6, sl, lr}^
    b6fc:	strmi	r2, [r3], -r0, lsl #2
    b700:	addsvs	r2, sp, r1
    b704:	andsvs	r8, sl, r9, asr r2
    b708:	ldrsbvs	r6, [ip, #8]
    b70c:	svclt	0x0000bd38
    b710:	muleq	r3, r8, r5
    b714:	strdeq	r0, [r0], -r8
    b718:			; <UNDEFINED> instruction: 0xf7fab538
    b71c:	strcs	pc, [r0], #-3943	; 0xfffff099
    b720:	strcs	r4, [r5, #-2565]	; 0xfffff5fb
    b724:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    b728:			; <UNDEFINED> instruction: 0x46035852
    b72c:	stmib	r3, {r0, sp}^
    b730:	andsvs	r5, sl, r2, lsl #8
    b734:	lfmlt	f0, 1, [r8, #-368]!	; 0xfffffe90
    b738:	andeq	r3, r3, sl, ror #10
    b73c:	strdeq	r0, [r0], -r4
    b740:	mvnsmi	lr, sp, lsr #18
    b744:	svcmi	0x0041b084
    b748:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    b74c:	ldmdavs	r3, {r0, r4, r6, ip, lr, pc}
    b750:	eormi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    b754:	movwcc	fp, #5028	; 0x13a4
    b758:	andsvs	r4, r3, r5, lsl #12
    b75c:			; <UNDEFINED> instruction: 0xf7f84620
    b760:			; <UNDEFINED> instruction: 0x4606e85a
    b764:	ldc	7, cr15, [r0], #988	; 0x3dc
    b768:	ldmvs	r6!, {r1, r2, r6, r7, r8, ip, sp, pc}
    b76c:	strtmi	r4, [r8], -r1, lsr #12
    b770:			; <UNDEFINED> instruction: 0xf88cf7fc
    b774:	bvc	d06df8 <__assert_fail@plt+0xd035c0>
    b778:	bvc	d06efc <__assert_fail@plt+0xd036c4>
    b77c:	strmi	lr, [ip, #-2512]	; 0xfffff630
    b780:	addsvs	r4, lr, #3145728	; 0x300000
    b784:	stccs	0, cr2, [r0, #-4]
    b788:	stclcs	15, cr11, [r4], #-32	; 0xffffffe0
    b78c:	cdp	15, 15, cr11, cr0, cr8, {1}
    b790:	vstr	s15, [r3, #284]	; 0x11c
    b794:	andlt	r7, r4, r7, lsl #20
    b798:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b79c:	strtmi	r4, [r0], -ip, lsr #18
    b7a0:			; <UNDEFINED> instruction: 0xf7f84479
    b7a4:	strmi	lr, [r0], r4, asr #16
    b7a8:	stfpld	f3, [r3], #-448	; 0xfffffe40
    b7ac:	bllt	1adca34 <__assert_fail@plt+0x1ad91fc>
    b7b0:	strtmi	r4, [r0], -r8, lsr #22
    b7b4:	ldcvs	8, cr5, [r9], {251}	; 0xfb
    b7b8:			; <UNDEFINED> instruction: 0xf8fef003
    b7bc:	ldrb	r4, [r5, r6, lsl #12]
    b7c0:	andlt	r4, r4, r0, lsr #12
    b7c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b7c8:	andcs	r7, r5, #2424832	; 0x250000
    b7cc:	stmdbmi	r2!, {r0, r2, r3, r5, r7, r8, ip, sp, pc}
    b7d0:			; <UNDEFINED> instruction: 0xf7f74479
    b7d4:	blmi	806d9c <__assert_fail@plt+0x803564>
    b7d8:	ldmpl	fp!, {r1, r5, r9, sl, lr}^
    b7dc:			; <UNDEFINED> instruction: 0x46056c99
    b7e0:			; <UNDEFINED> instruction: 0xf00c4640
    b7e4:			; <UNDEFINED> instruction: 0x462af939
    b7e8:	strmi	r4, [r3], -r1, asr #12
    b7ec:			; <UNDEFINED> instruction: 0xf7f72001
    b7f0:			; <UNDEFINED> instruction: 0x4608ee12
    b7f4:	pop	{r2, ip, sp, pc}
    b7f8:	ldmdbmi	r8, {r4, r5, r6, r7, r8, pc}
    b7fc:			; <UNDEFINED> instruction: 0xf7f74479
    b800:			; <UNDEFINED> instruction: 0x4629ed5a
    b804:	andcs	r4, r1, r2, lsl #12
    b808:	mcr	7, 0, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    b80c:	andcs	r4, r5, #20, 18	; 0x50000
    b810:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b814:	stcl	7, cr15, [lr, #-988]	; 0xfffffc24
    b818:	strtmi	r4, [r2], -lr, lsl #22
    b81c:			; <UNDEFINED> instruction: 0x460158fd
    b820:			; <UNDEFINED> instruction: 0x460c4630
    b824:			; <UNDEFINED> instruction: 0xf00c6ca9
    b828:			; <UNDEFINED> instruction: 0x6ca9f917
    b82c:	andls	r4, r3, r2, asr #12
    b830:			; <UNDEFINED> instruction: 0xf00c2001
    b834:	blls	109c80 <__assert_fail@plt+0x106448>
    b838:	ldrtmi	r4, [r1], -r2, lsr #12
    b83c:	andcs	r9, r1, r0
    b840:	stcl	7, cr15, [r8, #988]!	; 0x3dc
    b844:	cdpcc	12, 4, cr12, cr12, cr13, {6}
    b848:	svccc	0x007d70a4
    b84c:	andeq	r3, r3, r8, asr #10
    b850:	andeq	lr, r1, r8, lsr #9
    b854:	ldrdeq	r0, [r0], -r4
    b858:	andeq	lr, r1, r8, asr #20
    b85c:	andeq	lr, r1, r4, asr #20
    b860:	andeq	lr, r1, r6, lsl #19
    b864:	tstcs	r0, r0, ror r5
    b868:	mcr2	7, 6, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    b86c:	stmdbmi	r8, {r0, r1, r2, sl, fp, lr}
    b870:	ldrbtmi	r2, [ip], #-1538	; 0xfffff9fe
    b874:	strtmi	r2, [r2], -r4, lsl #10
    b878:	ldmdapl	r2, {sl, sp}^
    b87c:	andcs	r4, r1, r3, lsl #12
    b880:	strvs	lr, [r2, #-2499]	; 0xfffff63d
    b884:	subshi	r6, ip, #26
    b888:	svclt	0x0000bd70
    b88c:	andeq	r3, r3, lr, lsl r4
    b890:	andeq	r0, r0, ip, ror #5
    b894:	tstcs	r0, r8, lsr r5
    b898:	mrc2	7, 5, pc, cr0, cr10, {7}
    b89c:	stmdbmi	r7, {r1, r2, sl, fp, lr}
    b8a0:	ldrbtmi	r2, [ip], #-1284	; 0xfffffafc
    b8a4:	strcs	r4, [r0], #-1570	; 0xfffff9de
    b8a8:			; <UNDEFINED> instruction: 0x46035852
    b8ac:	stmib	r3, {r0, sp}^
    b8b0:	andsvs	r5, sl, r2, lsl #8
    b8b4:	lfmlt	f0, 1, [r8, #-368]!	; 0xfffffe90
    b8b8:	andeq	r3, r3, lr, ror #7
    b8bc:	muleq	r0, ip, r2
    b8c0:	svcmi	0x00f0e92d
    b8c4:	bmi	ff35d124 <__assert_fail@plt+0xff3598ec>
    b8c8:	blmi	ff377b54 <__assert_fail@plt+0xff37431c>
    b8cc:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    b8d0:	teqls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    b8d4:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    b8d8:	tstls	pc, #1769472	; 0x1b0000
    b8dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b8e0:	rsble	r2, sl, r0, lsl #18
    b8e4:	ldrdhi	pc, [r0], -r6
    b8e8:	eormi	pc, r8, r1, asr r8	; <UNPREDICTABLE>
    b8ec:	beq	fe246230 <__assert_fail@plt+0xfe2429f8>
    b8f0:	rsble	r2, r3, r0, lsl #24
    b8f4:	strtmi	r4, [r0], -r7, lsl #12
    b8f8:	mrc	7, 0, APSR_nzcv, cr0, cr7, {7}
    b8fc:	cmple	ip, r8, lsl #16
    b900:	andcs	r4, r6, #197632	; 0x30400
    b904:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    b908:	andsls	r0, sp, r3
    b90c:			; <UNDEFINED> instruction: 0xf8ad48bf
    b910:			; <UNDEFINED> instruction: 0x46211078
    b914:			; <UNDEFINED> instruction: 0xf7f74478
    b918:	pkhtbmi	lr, r3, sl, asr #30
    b91c:			; <UNDEFINED> instruction: 0xf0402800
    b920:	stmibvc	r3!, {r0, r2, r8, pc}
    b924:	bcs	10aa0b4 <__assert_fail@plt+0x10a687c>
    b928:	blcs	10bb590 <__assert_fail@plt+0x10b7d58>
    b92c:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    b930:			; <UNDEFINED> instruction: 0xf0002400
    b934:	blcs	1d2bc48 <__assert_fail@plt+0x1d28410>
    b938:	eorsle	r9, pc, r0, lsl #4
    b93c:	bleq	1d47d78 <__assert_fail@plt+0x1d44540>
    b940:	movwls	r4, #5657	; 0x1619
    b944:			; <UNDEFINED> instruction: 0xf7f74658
    b948:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    b94c:	bls	3fa2c <__assert_fail@plt+0x3c1f4>
    b950:			; <UNDEFINED> instruction: 0x46114658
    b954:	stcl	7, cr15, [r8, #988]!	; 0x3dc
    b958:	strtmi	fp, [sl], #896	; 0x380
    b95c:	movwcs	lr, #2525	; 0x9dd
    b960:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    b964:	ldrdmi	pc, [r4], -sl
    b968:			; <UNDEFINED> instruction: 0xf0002c00
    b96c:	eorsvs	r8, r1, sl, ror #1
    b970:			; <UNDEFINED> instruction: 0x46214638
    b974:	andcc	lr, r0, #3358720	; 0x334000
    b978:			; <UNDEFINED> instruction: 0xff88f7fb
    b97c:	bls	72584 <__assert_fail@plt+0x6ed4c>
    b980:	strmi	r2, [r4], -r3, ror #22
    b984:	blcs	1b7fa28 <__assert_fail@plt+0x1b7c1f0>
    b988:	sbchi	pc, r3, r0
    b98c:	svclt	0x00042b61
    b990:	addvs	r2, r3, #0, 6
    b994:	ldrmi	sp, [r9], -r1, lsr #32
    b998:			; <UNDEFINED> instruction: 0xf7f74658
    b99c:	stmdacs	r0, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    b9a0:	addshi	pc, r8, r0
    b9a4:			; <UNDEFINED> instruction: 0xf44f4b9a
    b9a8:	ldmibmi	sl, {r3, r6, r7, r9, sp, lr}
    b9ac:	ldrbtmi	r4, [fp], #-2202	; 0xfffff766
    b9b0:			; <UNDEFINED> instruction: 0x33284479
    b9b4:			; <UNDEFINED> instruction: 0xf7f74478
    b9b8:	strcs	lr, [r0], #-3904	; 0xfffff0c0
    b9bc:	blmi	fe41e420 <__assert_fail@plt+0xfe41abe8>
    b9c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b9c4:	blls	7e5a34 <__assert_fail@plt+0x7e21fc>
    b9c8:			; <UNDEFINED> instruction: 0xf040405a
    b9cc:	strtmi	r8, [r0], -sp, lsr #1
    b9d0:	pop	{r0, r5, ip, sp, pc}
    b9d4:	movwcs	r8, #12272	; 0x2ff0
    b9d8:	bcs	1d243ec <__assert_fail@plt+0x1d20bb4>
    b9dc:	addhi	pc, r5, r0
    b9e0:	svcmi	0x008fa902
    b9e4:	strmi	r9, [r8], -r1, lsl #4
    b9e8:			; <UNDEFINED> instruction: 0xf7fc9100
    b9ec:	ldmdavs	r3!, {r0, r1, r6, fp, ip, sp, lr, pc}
    b9f0:	andvc	pc, r7, r9, asr r8	; <UNPREDICTABLE>
    b9f4:			; <UNDEFINED> instruction: 0xf8559900
    b9f8:	blvs	1ecba8c <__assert_fail@plt+0x1ec8254>
    b9fc:	bls	5d864 <__assert_fail@plt+0x5a02c>
    ba00:			; <UNDEFINED> instruction: 0xf0402800
    ba04:	bcs	18ebd0c <__assert_fail@plt+0x18e84d4>
    ba08:	addhi	pc, r9, r0
    ba0c:	bcs	1881b50 <__assert_fail@plt+0x187e318>
    ba10:	sbchi	pc, ip, r0, asr #32
    ba14:	andscc	lr, r4, #3620864	; 0x374000
    ba18:	andcc	lr, ip, #196, 18	; 0x310000
    ba1c:	vmul.i8	q11, q10, <illegal reg q12.5>
    ba20:	vsubl.s8	<illegal reg q10.5>, d12, d7
    ba24:	lfm	f2, 4, [pc, #184]	; bae4 <__assert_fail@plt+0x82ac>
    ba28:	bne	ff26a3f0 <__assert_fail@plt+0xff266bb8>
    ba2c:	rscvs	r2, r3, #0, 6
    ba30:	andcc	pc, r1, #133120	; 0x20800
    ba34:	strmi	r1, [sl], #-1995	; 0xfffff835
    ba38:			; <UNDEFINED> instruction: 0x4322ebc3
    ba3c:	bcc	fe447260 <__assert_fail@plt+0xfe443a28>
    ba40:	bvc	ffa07628 <__assert_fail@plt+0xffa03df0>
    ba44:	bvc	ff20761c <__assert_fail@plt+0xff203de4>
    ba48:	blx	447614 <__assert_fail@plt+0x443ddc>
    ba4c:	mrc	4, 5, sp, cr7, cr14, {2}
    ba50:	vmov.f32	s15, #64	; 0x3e000000  0.125
    ba54:	vsqrt.f32	s15, s14
    ba58:	ldrble	pc, [sp], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    ba5c:	bvs	19071e0 <__assert_fail@plt+0x19039a8>
    ba60:	bvc	19070e4 <__assert_fail@plt+0x19038ac>
    ba64:	bvc	ff9c763c <__assert_fail@plt+0xff9c3e04>
    ba68:	bvc	18c71ec <__assert_fail@plt+0x18c39b4>
    ba6c:	blx	447638 <__assert_fail@plt+0x443e00>
    ba70:	cdp	15, 15, cr11, cr0, cr8, {6}
    ba74:	stmdavs	r2!, {r0, r1, r2, r6, r9, fp, ip, sp, lr}
    ba78:	stcl	8, cr6, [r4, #204]	; 0xcc
    ba7c:	movwcc	r7, #6663	; 0x1a07
    ba80:	bcs	23b54 <__assert_fail@plt+0x2031c>
    ba84:	addhi	pc, r7, r0
    ba88:			; <UNDEFINED> instruction: 0xf8594b66
    ba8c:	addsmi	r3, sl, #3
    ba90:	stfvcd	f5, [r4], #440	; 0x1b8
    ba94:	orrsle	r2, r1, r0, lsl #24
    ba98:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q9.5>
    ba9c:	stmdbmi	r3!, {r0, r2, r5, r6, r9, sp, lr}^
    baa0:	ldrbtmi	r4, [fp], #-2147	; 0xfffff79d
    baa4:			; <UNDEFINED> instruction: 0x33284479
    baa8:			; <UNDEFINED> instruction: 0xf7f74478
    baac:	bcs	1b875cc <__assert_fail@plt+0x1b83d94>
    bab0:	ldmib	sp, {r2, r3, r4, r5, r6, r8, ip, lr, pc}^
    bab4:	stmib	r4, {r1, r2, r4, r9, ip, sp}^
    bab8:	str	r3, [pc, ip, lsl #4]!
    babc:	andcs	r4, r5, #1523712	; 0x174000
    bac0:	ldrbtmi	r4, [r9], #-1628	; 0xfffff9a4
    bac4:	bl	ffdc9aa8 <__assert_fail@plt+0xffdc6270>
    bac8:			; <UNDEFINED> instruction: 0x46024659
    bacc:			; <UNDEFINED> instruction: 0xf7f74658
    bad0:	ldrb	lr, [r3, -r2, lsr #25]!
    bad4:	vpadd.i8	q10, q0, q4
    bad8:	ldmdbmi	r8, {r0, r1, r2, r3, r4, r5, r9, sp, lr}^
    badc:	ldrbtmi	r4, [fp], #-2136	; 0xfffff7a8
    bae0:			; <UNDEFINED> instruction: 0x33284479
    bae4:			; <UNDEFINED> instruction: 0xf7f74478
    bae8:	blmi	1387590 <__assert_fail@plt+0x1383d58>
    baec:	eorseq	pc, r0, r4, lsl #2
    baf0:			; <UNDEFINED> instruction: 0xf8596832
    baf4:			; <UNDEFINED> instruction: 0xf8557003
    baf8:			; <UNDEFINED> instruction: 0xf1071022
    bafc:			; <UNDEFINED> instruction: 0xf00a0214
    bb00:	sxtab16mi	pc, r0, pc, ror #24	; <UNPREDICTABLE>
    bb04:	subsle	r2, ip, r0, lsl #16
    bb08:	str	r6, [r7, r3, lsr #22]
    bb0c:	bvc	ec7290 <__assert_fail@plt+0xec3a58>
    bb10:	movwcs	lr, #14257	; 0x37b1
    bb14:	strb	r6, [r0, -r3, lsl #5]!
    bb18:	bvc	d8729c <__assert_fail@plt+0xd83a64>
    bb1c:	ldmib	sp, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    bb20:	stmib	r4, {r3, r4, r9, ip, sp}^
    bb24:	ldrb	r3, [r9, -ip, lsl #4]!
    bb28:	bl	ff449b0c <__assert_fail@plt+0xff4462d4>
    bb2c:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q2.5>
    bb30:	stmdbmi	r5, {r0, r1, r2, r9, sp, lr}^
    bb34:	ldrbtmi	r4, [fp], #-2117	; 0xfffff7bb
    bb38:			; <UNDEFINED> instruction: 0x33284479
    bb3c:			; <UNDEFINED> instruction: 0xf7f74478
    bb40:	stmdbmi	r3, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    bb44:	strtmi	r2, [r0], -r5, lsl #4
    bb48:			; <UNDEFINED> instruction: 0xf7f74479
    bb4c:	blmi	d46a24 <__assert_fail@plt+0xd431ec>
    bb50:			; <UNDEFINED> instruction: 0xf8596832
    bb54:			; <UNDEFINED> instruction: 0xf8553003
    bb58:	ldcvs	0, cr2, [r9], {34}	; 0x22
    bb5c:	strtmi	r4, [r0], -r7, lsl #12
    bb60:			; <UNDEFINED> instruction: 0xff7af00b
    bb64:			; <UNDEFINED> instruction: 0x4621463a
    bb68:	andcs	r4, r1, r3, lsl #12
    bb6c:	mrrc	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
    bb70:	vpadd.i8	d20, d0, d24
    bb74:	ldmdbmi	r8!, {r2, r5, r6, r9, sp, lr}
    bb78:	ldrbtmi	r4, [fp], #-2104	; 0xfffff7c8
    bb7c:			; <UNDEFINED> instruction: 0x33284479
    bb80:			; <UNDEFINED> instruction: 0xf7f74478
    bb84:			; <UNDEFINED> instruction: 0xf7f7ee5a
    bb88:	ldmdavs	r3!, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    bb8c:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    bb90:			; <UNDEFINED> instruction: 0xf7fc6800
    bb94:	blmi	ccb238 <__assert_fail@plt+0xcc7a00>
    bb98:	rsbvs	pc, r3, #64, 4
    bb9c:	ldmdami	r2!, {r0, r4, r5, r8, fp, lr}
    bba0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bba4:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
    bba8:	mcr	7, 2, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    bbac:	vqdmulh.s<illegal width 8>	d20, d0, d31
    bbb0:	stmdbmi	pc!, {r0, r4, r5, r6, r7, r9, ip}	; <UNPREDICTABLE>
    bbb4:	ldrbtmi	r4, [fp], #-2095	; 0xfffff7d1
    bbb8:	teqcc	r8, #2030043136	; 0x79000000
    bbbc:			; <UNDEFINED> instruction: 0xf7f74478
    bbc0:	pushmi	{r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    bbc4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    bbc8:	bl	1d49bac <__assert_fail@plt+0x1d46374>
    bbcc:	ldcvs	8, cr6, [r9], #204	; 0xcc
    bbd0:	eorcs	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    bbd4:	strbmi	r4, [r0], -r4, lsl #12
    bbd8:			; <UNDEFINED> instruction: 0xff3ef00b
    bbdc:	strbmi	r4, [r1], -r2, lsr #12
    bbe0:	andcs	r4, r1, r3, lsl #12
    bbe4:	ldc	7, cr15, [r6], {247}	; 0xf7
    bbe8:	stclcc	12, cr12, [ip, #820]	; 0x334
    bbec:	sbcmi	r0, r8, #0
    bbf0:			; <UNDEFINED> instruction: 0x3e99999a
    bbf4:	mcrcc	14, 6, sl, cr7, cr4, {0}
    bbf8:	stccc	7, cr13, [r3], #-40	; 0xffffffd8
    bbfc:	andeq	r3, r3, r2, asr #7
    bc00:			; <UNDEFINED> instruction: 0x000002b4
    bc04:			; <UNDEFINED> instruction: 0x000333ba
    bc08:			; <UNDEFINED> instruction: 0x0001eab8
    bc0c:	andeq	lr, r1, r4, ror #18
    bc10:			; <UNDEFINED> instruction: 0x0001f1be
    bc14:	strdeq	lr, [r1], -r8
    bc18:	andeq	fp, r1, r4, asr #29
    bc1c:	ldrdeq	r3, [r3], -r0
    bc20:	ldrdeq	r0, [r0], -r4
    bc24:	andeq	r0, r0, r4, asr #5
    bc28:	andeq	pc, r1, sl, asr #1
    bc2c:	andeq	lr, r1, r4, lsl #4
    bc30:	andeq	lr, r1, r0, lsl #18
    bc34:	andeq	lr, r1, sl, ror #15
    bc38:	andeq	pc, r1, lr, lsl #1
    bc3c:	andeq	lr, r1, r8, asr #3
    bc40:	andeq	lr, r1, r0, lsr r8
    bc44:	andeq	pc, r1, r6, lsr r0	; <UNPREDICTABLE>
    bc48:	andeq	lr, r1, r0, ror r1
    bc4c:	andeq	lr, r1, r4, asr #14
    bc50:	andeq	lr, r1, ip, lsr #15
    bc54:	strdeq	lr, [r1], -r2
    bc58:	andeq	lr, r1, ip, lsr #2
    bc5c:	andeq	lr, r1, r4, lsl #16
    bc60:	andeq	lr, r1, ip, asr #31
    bc64:	andeq	lr, r1, r6, lsl #2
    bc68:	andeq	lr, r1, r2, asr #15
    bc6c:			; <UNDEFINED> instruction: 0x0001efb6
    bc70:	strdeq	lr, [r1], -r0
    bc74:			; <UNDEFINED> instruction: 0x0001bcbc
    bc78:	andeq	lr, r1, r6, ror #14
    bc7c:			; <UNDEFINED> instruction: 0x461db5f8
    bc80:	strmi	r4, [ip], -r6, lsl #12
    bc84:			; <UNDEFINED> instruction: 0xf7f74617
    bc88:	stmdavs	r3, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    bc8c:	blcs	9dcd8 <__assert_fail@plt+0x9a4a0>
    bc90:	andle	r4, r3, r8, ror r4
    bc94:	andle	r2, r1, r4, lsl fp
    bc98:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    bc9c:	stmiapl	r3, {r1, r2, r3, r8, r9, fp, lr}^
    bca0:			; <UNDEFINED> instruction: 0x079b6adb
    bca4:	ldrtmi	sp, [sl], -r6, lsl #8
    bca8:	ldrtmi	r4, [r0], -r1, lsr #12
    bcac:	ldrhtmi	lr, [r8], #141	; 0x8d
    bcb0:	ldclt	0, cr15, [r0], {24}
    bcb4:	strtmi	r4, [r3], -r9, lsl #26
    bcb8:	tstcs	r1, r9, lsl #20
    bcbc:	ldrbtmi	r5, [sl], #-2368	; 0xfffff6c0
    bcc0:			; <UNDEFINED> instruction: 0xf7f76800
    bcc4:	ldrtmi	lr, [sl], -r6, lsr #25
    bcc8:	ldrtmi	r4, [r0], -r1, lsr #12
    bccc:	ldrhtmi	lr, [r8], #141	; 0x8d
    bcd0:	stclt	0, cr15, [r0], {24}
    bcd4:	andeq	r3, r3, r0
    bcd8:	ldrdeq	r0, [r0], -r4
    bcdc:	andeq	r0, r0, r4, ror #5
    bce0:	andeq	lr, r1, r6, lsl #14
    bce4:			; <UNDEFINED> instruction: 0x4604b570
    bce8:	ldrmi	r4, [r6], -sp, lsl #12
    bcec:	blx	ff1c7d56 <__assert_fail@plt+0xff1c451e>
    bcf0:			; <UNDEFINED> instruction: 0xbd70b900
    bcf4:	ldrtmi	r4, [r2], -r3, lsl #12
    bcf8:	strtmi	r4, [r0], -r9, lsr #12
    bcfc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bd00:	svclt	0x0000e7bc
    bd04:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
    bd08:	cfstrsmi	mvf4, [ip], {123}	; 0x7b
    bd0c:	ldmdavs	fp, {r0, r1, r3, r4, r8, fp, ip, lr}
    bd10:	strmi	fp, [r5], -fp, ror #18
    bd14:	ldrmi	r4, [r4], -lr, lsl #12
    bd18:	blx	fec47d82 <__assert_fail@plt+0xfec4454a>
    bd1c:	stmdblt	r0, {r0, r1, r9, sl, lr}
    bd20:			; <UNDEFINED> instruction: 0x4622bd70
    bd24:			; <UNDEFINED> instruction: 0x46284631
    bd28:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bd2c:	pop	{r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    bd30:			; <UNDEFINED> instruction: 0xf0184070
    bd34:	svclt	0x0000bc4f
    bd38:	andeq	r2, r3, r8, lsl #31
    bd3c:			; <UNDEFINED> instruction: 0x000002b8
    bd40:	blmi	479168 <__assert_fail@plt+0x475930>
    bd44:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bd48:			; <UNDEFINED> instruction: 0xf7fbb148
    bd4c:			; <UNDEFINED> instruction: 0xf04ffdbf
    bd50:	tstcs	r0, lr, ror r2
    bd54:	andcs	r4, r1, r3, lsl #12
    bd58:	bicsvs	r8, sl, r9, asr r2
    bd5c:	blmi	2fb184 <__assert_fail@plt+0x2f794c>
    bd60:	ldrbtmi	r4, [fp], #-1538	; 0xfffff9fe
    bd64:	ldmdavs	r8, {r4, r8, r9, ip, sp}^
    bd68:	andcc	r3, r1, #16, 6	; 0x40000000
    bd6c:	rscle	r2, ip, r0, lsl #16
    bd70:	ldcne	8, cr15, [r0], {83}	; 0x53
    bd74:	mvnsle	r2, r1, lsl #18
    bd78:	stmdami	r6, {r0, r2, r8, r9, fp, lr}
    bd7c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    bd80:	andne	lr, r2, r0, lsl #22
    bd84:			; <UNDEFINED> instruction: 0xe7e06018
    bd88:	andeq	r3, r3, r8, asr pc
    bd8c:	muleq	r3, lr, r8
    bd90:	andeq	r3, r3, r0, lsr #30
    bd94:	andeq	r2, r3, r2, lsl #17
    bd98:	tstcs	r1, r3, lsl #22
    bd9c:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    bda0:	ldrvc	r5, [r9], #-2203	; 0xfffff765
    bda4:	svclt	0x0000e7cc
    bda8:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
    bdac:	ldrdeq	r0, [r0], -r4
    bdb0:	tstcs	r0, r3, lsl #22
    bdb4:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    bdb8:	ldrvc	r5, [r9], #-2203	; 0xfffff765
    bdbc:	svclt	0x0000e7c0
    bdc0:	ldrdeq	r2, [r3], -sl
    bdc4:	ldrdeq	r0, [r0], -r4
    bdc8:	tstcs	r0, r3, lsl #22
    bdcc:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    bdd0:	orrsvc	r5, r9, #10158080	; 0x9b0000
    bdd4:	svclt	0x0000e7b4
    bdd8:	andeq	r2, r3, r2, asr #29
    bddc:	ldrdeq	r0, [r0], -r4
    bde0:	tstcs	r1, r3, lsl #22
    bde4:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    bde8:	tstvc	r9, #10158080	; 0x9b0000
    bdec:	svclt	0x0000e7a8
    bdf0:	andeq	r2, r3, sl, lsr #29
    bdf4:	ldrdeq	r0, [r0], -r4
    bdf8:	tstcs	r1, r3, lsl #22
    bdfc:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    be00:	cmpvc	r9, #10158080	; 0x9b0000
    be04:	svclt	0x0000e79c
    be08:	muleq	r3, r2, lr
    be0c:	ldrdeq	r0, [r0], -r4
    be10:	tstcs	r1, r3, lsl #22
    be14:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    be18:	orrsvc	r5, r9, #10158080	; 0x9b0000
    be1c:	svclt	0x0000e790
    be20:	andeq	r2, r3, sl, ror lr
    be24:	ldrdeq	r0, [r0], -r4
    be28:			; <UNDEFINED> instruction: 0xf44f4b03
    be2c:	bmi	e8434 <__assert_fail@plt+0xe4bfc>
    be30:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    be34:	usada8	r3, r9, r0, r8
    be38:	andeq	r2, r3, r0, ror #28
    be3c:	ldrdeq	r0, [r0], -r4
    be40:	blmi	3f9328 <__assert_fail@plt+0x3f5af0>
    be44:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
    be48:	stclvc	8, cr5, [r5], #-624	; 0xfffffd90
    be4c:			; <UNDEFINED> instruction: 0x7c23b90d
    be50:	vst2.8	{d27,d29}, [pc :128], fp
    be54:	eorhi	r7, r3, r0, lsl #7
    be58:	ldrhtmi	lr, [r8], -sp
    be5c:	stmdbmi	sl, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    be60:	strtmi	r2, [r8], -r5, lsl #4
    be64:			; <UNDEFINED> instruction: 0xf7f74479
    be68:	strtmi	lr, [r9], -r6, lsr #20
    be6c:	strtmi	r4, [r8], -r2, lsl #12
    be70:	b	ff449e54 <__assert_fail@plt+0xff44661c>
    be74:	orrvc	pc, r0, #1325400064	; 0x4f000000
    be78:	pop	{r0, r1, r5, pc}
    be7c:	smmlar	pc, r8, r0, r4	; <UNPREDICTABLE>
    be80:	andeq	r2, r3, sl, asr #28
    be84:	ldrdeq	r0, [r0], -r4
    be88:			; <UNDEFINED> instruction: 0x0001e5b0
    be8c:	cfstr32mi	mvfx11, [r9], {16}
    be90:	smclt	37964	; 0x944c
    be94:			; <UNDEFINED> instruction: 0xf8516813
    be98:	cmplt	r8, r3, lsr #32
    be9c:	andsvs	r3, r3, r1, lsl #6
    bea0:	stc2l	0, cr15, [r0], {2}
    bea4:	stmiapl	r3!, {r2, r8, r9, fp, lr}^
    bea8:			; <UNDEFINED> instruction: 0x4010e8bd
    beac:			; <UNDEFINED> instruction: 0xe74763d8
    beb0:	ldclt	0, cr2, [r0, #-0]
    beb4:	andeq	r2, r3, r0, lsl #28
    beb8:	ldrdeq	r0, [r0], -r4
    bebc:	blmi	39e6f8 <__assert_fail@plt+0x39aec0>
    bec0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bec4:			; <UNDEFINED> instruction: 0x07896ad9
    bec8:	stmdbmi	ip, {r0, r2, r8, sl, ip, lr, pc}
    becc:	cmpvs	sl, #5373952	; 0x520000
    bed0:	tstvs	sl, #268435456	; 0x10000000
    bed4:	stmdami	sl, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    bed8:	strcs	fp, [r1], #-1040	; 0xfffffbf0
    bedc:	andcs	r5, r1, #16, 16	; 0x100000
    bee0:	tstvc	ip, #8, 18	; 0x20000
    bee4:			; <UNDEFINED> instruction: 0xf85d4479
    bee8:	ldrvs	r4, [r9], #-2820	; 0xfffff4fc
    beec:	tstvs	sl, #88, 6	; 0x60000001
    bef0:	svclt	0x0000e726
    bef4:	ldrdeq	r2, [r3], -r0
    bef8:	ldrdeq	r0, [r0], -r4
    befc:	andeq	r0, r0, r4, ror #6
    bf00:	andeq	r0, r0, r4, lsl #6
    bf04:			; <UNDEFINED> instruction: 0xfffffdfd
    bf08:	addlt	fp, r3, r0, lsr r5
    bf0c:	ldrbtmi	r4, [ip], #-3094	; 0xfffff3ea
    bf10:	tstlt	r2, r2, lsr #18
    bf14:	andlt	r2, r3, r1
    bf18:	ldmdbmi	r4, {r4, r5, r8, sl, fp, ip, sp, pc}
    bf1c:	tstls	r1, r9, ror r4
    bf20:			; <UNDEFINED> instruction: 0xf7f74608
    bf24:	stmdbls	r1, {r1, r3, r7, r9, fp, sp, lr, pc}
    bf28:	stmiblt	r8, {r1, r9, sl, lr}
    bf2c:	tstls	r1, r0, lsl sp
    bf30:			; <UNDEFINED> instruction: 0x4628447d
    bf34:	b	fe049f18 <__assert_fail@plt+0xfe0466e0>
    bf38:	stmdbls	r1, {r4, r6, r8, ip, sp, pc}
    bf3c:	andscs	r4, r0, #40, 12	; 0x2800000
    bf40:	b	1ec9f24 <__assert_fail@plt+0x1ec66ec>
    bf44:	movwcs	fp, #6432	; 0x1920
    bf48:			; <UNDEFINED> instruction: 0x71232001
    bf4c:	ldclt	0, cr11, [r0, #-12]!
    bf50:	andcs	r4, r5, #8, 18	; 0x20000
    bf54:	ldrbtmi	r2, [r9], #-0
    bf58:	stmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf5c:	strmi	r2, [r2], -r0, lsl #2
    bf60:			; <UNDEFINED> instruction: 0xf7f72001
    bf64:	svclt	0x0000ea58
    bf68:	andeq	r3, r3, lr, lsl #27
    bf6c:	andeq	lr, r1, ip, ror #10
    bf70:	muleq	r1, r4, r5
    bf74:	andeq	lr, r1, r6, lsr r5
    bf78:	mvnsmi	lr, sp, lsr #18
    bf7c:			; <UNDEFINED> instruction: 0xf8df460c
    bf80:	addlt	r8, r2, r4, asr #1
    bf84:	ldrmi	r4, [r5], -r6, lsl #12
    bf88:	ldrbtmi	r4, [r8], #1567	; 0x61f
    bf8c:			; <UNDEFINED> instruction: 0xffbcf7ff
    bf90:	stmdavs	sl!, {r2, r4, r5, r8, r9, ip, sp, pc}
    bf94:	eormi	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    bf98:	stmdbls	r8, {r2, r4, r8, r9, ip, sp, pc}
    bf9c:	ldrtmi	r3, [r0], -r1, lsl #4
    bfa0:	strtmi	r6, [r2], -sl, lsr #32
    bfa4:	stc2l	7, cr15, [r2], #-1004	; 0xfffffc14
    bfa8:	movwcs	r4, #2343	; 0x927
    bfac:			; <UNDEFINED> instruction: 0x46054479
    bfb0:	rsbhi	r6, fp, #132, 4	; 0x40000008
    bfb4:			; <UNDEFINED> instruction: 0xf7f74620
    bfb8:	vldr	d30, [pc, #856]	; c318 <__assert_fail@plt+0x8ae0>
    bfbc:	blmi	8ea844 <__assert_fail@plt+0x8e700c>
    bfc0:	bvc	807644 <__assert_fail@plt+0x803e0c>
    bfc4:	svclt	0x00082800
    bfc8:	bvc	1207b90 <__assert_fail@plt+0x1204358>
    bfcc:	bvc	2076e8 <__assert_fail@plt+0x203eb0>
    bfd0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    bfd4:	teqlt	fp, fp, asr ip
    bfd8:	andlt	r2, r2, r1
    bfdc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bfe0:	andlt	r4, r2, r0, lsr #12
    bfe4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bfe8:	strtmi	r2, [r0], -pc, lsr #2
    bfec:	bl	1849fd0 <__assert_fail@plt+0x1846798>
    bff0:	rscsle	r2, r1, r0, lsl #16
    bff4:	blcs	2a108 <__assert_fail@plt+0x268d0>
    bff8:	blmi	5807b8 <__assert_fail@plt+0x57cf80>
    bffc:			; <UNDEFINED> instruction: 0xf8584620
    c000:	blls	210014 <__assert_fail@plt+0x20c7dc>
    c004:	blx	fec52970 <__assert_fail@plt+0xfec4f138>
    c008:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    c00c:			; <UNDEFINED> instruction: 0xf8f4f7fa
    c010:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c014:	stmdbmi	pc, {r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    c018:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c01c:	stmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c020:			; <UNDEFINED> instruction: 0x4631463b
    c024:	strmi	r9, [r2], -r0, lsl #8
    c028:			; <UNDEFINED> instruction: 0xf7f74630
    c02c:			; <UNDEFINED> instruction: 0xf64ce9f4
    c030:	andcs	r4, r1, r7, ror r3
    c034:	msrcs	CPSR_fxc, #805306380	; 0x3000000c
    c038:	strb	r6, [lr, fp, ror #3]
    c03c:	svccc	0x004ccccd
    c040:	stclcc	12, cr12, [ip, #820]	; 0x334
    c044:	andeq	r2, r3, r6, lsl #26
    c048:	strdeq	sp, [r1], -r8
    c04c:	ldrdeq	r0, [r0], -r4
    c050:	muleq	r0, r0, r2
    c054:	andeq	lr, r1, lr, lsr #9
    c058:	addlt	fp, r3, r0, lsr r5
    c05c:	stcmi	13, cr4, [r6], {5}
    c060:	blmi	19d25c <__assert_fail@plt+0x199a24>
    c064:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    c068:			; <UNDEFINED> instruction: 0xf7ff9400
    c06c:	andlt	pc, r3, r5, lsl #31
    c070:	svclt	0x0000bd30
    c074:	andeq	r2, r3, r0, lsr ip
    c078:	andeq	r0, r0, r0, asr #6
    c07c:	andeq	lr, r1, r2, lsr #9
    c080:	addlt	fp, r3, r0, lsr r5
    c084:	stcmi	13, cr4, [r6], {5}
    c088:	blmi	19d284 <__assert_fail@plt+0x199a4c>
    c08c:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    c090:			; <UNDEFINED> instruction: 0xf7ff9400
    c094:	andlt	pc, r3, r1, ror pc	; <UNPREDICTABLE>
    c098:	svclt	0x0000bd30
    c09c:	andeq	r2, r3, r8, lsl #24
    c0a0:	andeq	r0, r0, r0, asr #6
    c0a4:	andeq	lr, r1, r6, lsl #9
    c0a8:	addlt	fp, r3, r0, lsr r5
    c0ac:	stcmi	13, cr4, [r6], {5}
    c0b0:	blmi	19d2ac <__assert_fail@plt+0x199a74>
    c0b4:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    c0b8:			; <UNDEFINED> instruction: 0xf7ff9400
    c0bc:	andlt	pc, r3, sp, asr pc	; <UNPREDICTABLE>
    c0c0:	svclt	0x0000bd30
    c0c4:	andeq	r2, r3, r0, ror #23
    c0c8:	muleq	r0, r0, r2
    c0cc:	andeq	lr, r1, r6, ror #8
    c0d0:	addlt	fp, r3, r0, lsr r5
    c0d4:	stcmi	13, cr4, [r6], {5}
    c0d8:	blmi	19d2d4 <__assert_fail@plt+0x199a9c>
    c0dc:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    c0e0:			; <UNDEFINED> instruction: 0xf7ff9400
    c0e4:	andlt	pc, r3, r9, asr #30
    c0e8:	svclt	0x0000bd30
    c0ec:			; <UNDEFINED> instruction: 0x00032bb8
    c0f0:	muleq	r0, r0, r2
    c0f4:	andeq	lr, r1, sl, asr #8
    c0f8:			; <UNDEFINED> instruction: 0x460cb570
    c0fc:	ldrmi	r4, [r5], -r6, lsl #12
    c100:			; <UNDEFINED> instruction: 0xff02f7ff
    c104:	stmdavs	fp!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
    c108:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    c10c:	movwcc	fp, #4556	; 0x11cc
    c110:	eorvs	r4, fp, r1, lsr #12
    c114:			; <UNDEFINED> instruction: 0xf7fb4630
    c118:	stmdbmi	sp, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    c11c:			; <UNDEFINED> instruction: 0x46054479
    c120:	adcvs	r4, ip, #32, 12	; 0x2000000
    c124:	bl	7ca108 <__assert_fail@plt+0x7c68d0>
    c128:	bvc	2077ac <__assert_fail@plt+0x203f74>
    c12c:	bvc	2078b0 <__assert_fail@plt+0x204078>
    c130:			; <UNDEFINED> instruction: 0xf04f2800
    c134:	svclt	0x00080001
    c138:	bvc	1207d00 <__assert_fail@plt+0x12044c8>
    c13c:	bvc	207858 <__assert_fail@plt+0x204020>
    c140:			; <UNDEFINED> instruction: 0x4620bd70
    c144:	svclt	0x0000bd70
    c148:	stccc	7, cr13, [r3], #-44	; 0xffffffd4
    c14c:	stccc	7, cr13, [r3, #44]!	; 0x2c
    c150:	andeq	sp, r1, r8, lsl #23
    c154:	mvnsmi	lr, #737280	; 0xb4000
    c158:			; <UNDEFINED> instruction: 0xf8dfb083
    c15c:	stmdavs	sp, {r7, pc}
    c160:	movwlt	r4, #34040	; 0x84f8
    c164:	eorvc	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    c168:	mvnlt	r0, fp, lsr #1
    c16c:	strmi	r4, [ip], -r3, lsl #8
    c170:	strcc	r4, [r1, #-2331]	; 0xfffff6e5
    c174:	stcls	8, cr15, [r4], {83}	; 0x53
    c178:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c17c:	ldrmi	r6, [r6], -r5, lsr #32
    c180:	bl	154a164 <__assert_fail@plt+0x154692c>
    c184:	ldcle	8, cr2, [r3, #-0]
    c188:	stmiblt	fp, {r0, r1, r3, r4, r5, sl, fp, ip, lr}
    c18c:			; <UNDEFINED> instruction: 0x46384b15
    c190:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c194:			; <UNDEFINED> instruction: 0xf0026ca1
    c198:	stmdacs	r0, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
    c19c:	blle	2a4264 <__assert_fail@plt+0x2a0a2c>
    c1a0:	pop	{r0, r1, ip, sp, pc}
    c1a4:	strb	r4, [fp, #1008]	; 0x3f0
    c1a8:	andlt	r2, r3, r0
    c1ac:	mvnshi	lr, #12386304	; 0xbd0000
    c1b0:			; <UNDEFINED> instruction: 0xf8584b0c
    c1b4:	stmdbmi	ip, {r0, r1, lr}
    c1b8:	andcs	r2, r0, r5, lsl #4
    c1bc:			; <UNDEFINED> instruction: 0xf7f74479
    c1c0:	stcvs	8, cr14, [r1], #488	; 0x1e8
    c1c4:			; <UNDEFINED> instruction: 0x4605463a
    c1c8:			; <UNDEFINED> instruction: 0xf00b2000
    c1cc:	strtmi	pc, [sl], -r5, asr #24
    c1d0:	tstcs	r0, fp, asr #12
    c1d4:	andcs	r9, r1, r0
    c1d8:	ldmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c1dc:	andeq	r2, r3, r0, lsr fp
    c1e0:	andeq	sp, r1, lr, asr #21
    c1e4:	ldrdeq	r0, [r0], -r4
    c1e8:	andeq	lr, r1, r4, ror r3
    c1ec:	strmi	r4, [r8], -r5, lsl #22
    c1f0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    c1f4:	ldrmi	r4, [r1], -r4, lsl #24
    c1f8:			; <UNDEFINED> instruction: 0xf85d591a
    c1fc:	andcc	r4, r8, #4, 22	; 0x1000
    c200:	svclt	0x0000e7a8
    c204:	muleq	r3, lr, sl
    c208:	ldrdeq	r0, [r0], -r4
    c20c:	strmi	r4, [r8], -r5, lsl #22
    c210:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    c214:	ldrmi	r4, [r1], -r4, lsl #24
    c218:			; <UNDEFINED> instruction: 0xf85d591a
    c21c:	andcc	r4, r4, #4, 22	; 0x1000
    c220:	svclt	0x0000e798
    c224:	andeq	r2, r3, lr, ror sl
    c228:	ldrdeq	r0, [r0], -r4
    c22c:			; <UNDEFINED> instruction: 0x460cb570
    c230:	ldmdavs	r3, {r0, r4, r5, r6, r7, r8, ip, sp, pc}
    c234:	ldrmi	r4, [r6], -r5, lsl #12
    c238:	eoreq	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    c23c:			; <UNDEFINED> instruction: 0xf7f6b1b8
    c240:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    c244:	tstcs	r0, r6, lsl sp
    c248:			; <UNDEFINED> instruction: 0xf7fb4628
    c24c:	ldmdavs	r2!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    c250:	tstvc	sl, sp, asr #4	; <UNPREDICTABLE>
    c254:	smlawtmi	r3, r3, r6, pc	; <UNPREDICTABLE>
    c258:	eorcs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    c25c:	andcs	r4, r0, r3, lsl #12
    c260:	ldrvc	r6, [r8], #473	; 0x1d9
    c264:	addsvs	r2, sl, #1
    c268:	strmi	r6, [r3], #-2099	; 0xfffff7cd
    c26c:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
    c270:	ldcllt	6, cr4, [r0, #-32]!	; 0xffffffe0
    c274:	andcs	r4, r5, #81920	; 0x14000
    c278:	ldrbtmi	r2, [r9], #-0
    c27c:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c280:	strmi	r2, [r2], -r0, lsl #2
    c284:			; <UNDEFINED> instruction: 0xf7f72001
    c288:	svclt	0x0000e8c6
    c28c:	strdeq	lr, [r1], -r6
    c290:	ldrblt	r4, [r0, #-2841]!	; 0xfffff4e7
    c294:	cfldrsmi	mvf4, [r9], {123}	; 0x7b
    c298:	addlt	r4, r4, sp, lsl #12
    c29c:	mcrrvc	9, 1, r5, ip, cr9	; <UNPREDICTABLE>
    c2a0:			; <UNDEFINED> instruction: 0x7c0bbb3c
    c2a4:	strmi	fp, [r6], -fp, lsr #6
    c2a8:	ldrmi	r2, [r0], -pc, lsr #2
    c2ac:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2b0:	ldmdbmi	r3, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    c2b4:	strtmi	r2, [r0], -r5, lsl #4
    c2b8:			; <UNDEFINED> instruction: 0xf7f64479
    c2bc:	shsub8mi	lr, r1, ip
    c2c0:	strtmi	r4, [r0], -r2, lsl #12
    c2c4:			; <UNDEFINED> instruction: 0xf7fc9203
    c2c8:	stmdbmi	lr, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    c2cc:			; <UNDEFINED> instruction: 0x46034479
    c2d0:	movwls	r2, #8193	; 0x2001
    c2d4:			; <UNDEFINED> instruction: 0xf9e2f7fc
    c2d8:	strmi	r4, [r6], -r9, lsr #12
    c2dc:			; <UNDEFINED> instruction: 0xf7fc2002
    c2e0:	ldmib	sp, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    c2e4:	strtmi	r3, [r1], -r2, lsl #4
    c2e8:	andls	r9, r1, r0, lsl #12
    c2ec:			; <UNDEFINED> instruction: 0xf7f74620
    c2f0:	mulcs	r1, r2, r8
    c2f4:	ldcllt	0, cr11, [r0, #-16]!
    c2f8:	strdeq	r2, [r3], -ip
    c2fc:	ldrdeq	r0, [r0], -r4
    c300:	andeq	lr, r1, ip, ror #5
    c304:	andeq	r0, r2, ip, lsl pc
    c308:	mvnsmi	lr, sp, lsr #18
    c30c:			; <UNDEFINED> instruction: 0xb1a1460c
    c310:			; <UNDEFINED> instruction: 0x46156817
    c314:	eorvs	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    c318:	cmnlt	r6, r4, lsr r6
    c31c:	andsvs	r1, r3, fp, ror ip
    c320:			; <UNDEFINED> instruction: 0xf7ff4680
    c324:	ldmdbmi	r5, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    c328:	ldmdami	r5, {r1, r4, r5, r9, sl, lr}
    c32c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c330:			; <UNDEFINED> instruction: 0xffaef7ff
    c334:	ldmdblt	r8, {r2, r9, sl, lr}
    c338:	strtmi	r6, [r0], -pc, lsr #32
    c33c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c340:			; <UNDEFINED> instruction: 0x46404631
    c344:	blx	fe8ca338 <__assert_fail@plt+0xfe8c6b00>
    c348:	movwcs	r4, #2318	; 0x90e
    c34c:			; <UNDEFINED> instruction: 0x46054479
    c350:	adcvs	r4, lr, #48, 12	; 0x3000000
    c354:			; <UNDEFINED> instruction: 0xf7f7826b
    c358:	vldr	s28, [pc, #24]	; c378 <__assert_fail@plt+0x8b40>
    c35c:	vldr	s15, [pc, #24]	; c37c <__assert_fail@plt+0x8b44>
    c360:	stmdacs	r0, {r1, r2, r9, fp, ip, sp, lr}
    c364:	svclt	0x00084620
    c368:	bvc	1207f30 <__assert_fail@plt+0x12046f8>
    c36c:	bvc	207a88 <__assert_fail@plt+0x204250>
    c370:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c374:	stclcc	12, cr12, [ip, #820]	; 0x334
    c378:	svccc	0x004ccccd
    c37c:	andeq	lr, r1, ip, lsr #6
    c380:	andeq	lr, r1, r6, lsr r3
    c384:	andeq	sp, r1, r8, asr r9
    c388:			; <UNDEFINED> instruction: 0x460cb5f8
    c38c:	ldrmi	r4, [r5], -r6, lsl #12
    c390:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    c394:	stmdavs	fp!, {r2, r4, r5, r6, r8, ip, sp, pc}
    c398:	eorvc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    c39c:	ldmdbmi	r5, {r0, r1, r2, r4, r6, r8, ip, sp, pc}
    c3a0:	ldmdami	r5, {r0, r8, r9, ip, sp}
    c3a4:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    c3a8:	ldrbtmi	r6, [r8], #-43	; 0xffffffd5
    c3ac:			; <UNDEFINED> instruction: 0xff70f7ff
    c3b0:	ldmdblt	r0, {r2, r9, sl, lr}
    c3b4:	strtmi	r2, [r0], -r0, lsl #8
    c3b8:			; <UNDEFINED> instruction: 0x4639bdf8
    c3bc:			; <UNDEFINED> instruction: 0xf7fb4630
    c3c0:	stmdbmi	lr, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    c3c4:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    c3c8:	ldrtmi	r4, [r8], -r5, lsl #12
    c3cc:	rsbhi	r6, fp, #-268435446	; 0xf000000a
    c3d0:	stmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c3d4:	bvc	187a58 <__assert_fail@plt+0x184220>
    c3d8:	bvc	187b5c <__assert_fail@plt+0x184324>
    c3dc:	strtmi	r2, [r0], -r0, lsl #16
    c3e0:	cdp	15, 15, cr11, cr0, cr8, {0}
    c3e4:	vstr	s15, [r5, #284]	; 0x11c
    c3e8:			; <UNDEFINED> instruction: 0xbdf87a07
    c3ec:	stclcc	12, cr12, [ip, #820]	; 0x334
    c3f0:	svccc	0x004ccccd
    c3f4:	andeq	lr, r1, r6, asr #5
    c3f8:	andeq	lr, r1, lr, asr #5
    c3fc:	ldrdeq	sp, [r1], -lr
    c400:	blmi	739be8 <__assert_fail@plt+0x7363b0>
    c404:	ldrbtmi	r4, [fp], #-2588	; 0xfffff5e4
    c408:			; <UNDEFINED> instruction: 0xf894589c
    c40c:	tstlt	fp, r4, lsr #32
    c410:	ldcllt	0, cr2, [r8, #4]!
    c414:			; <UNDEFINED> instruction: 0xf10469e2
    c418:	eorvs	r0, r3, #28
    c41c:	adccc	pc, r8, #8388608	; 0x800000
    c420:	sbcvc	pc, r0, #8388608	; 0x800000
    c424:			; <UNDEFINED> instruction: 0xf7f761e2
    c428:	stmibvs	r3!, {r1, r2, r3, r4, r5, fp, sp, lr, pc}^
    c42c:	stmdavs	r1, {r7, r8, ip, sp, pc}^
    c430:	stmdavs	r6, {r2, r3, r4, r5, r8, r9, sl, sp}
    c434:	strbvs	pc, [r1, #-1103]!	; 0xfffffbb1	; <UNPREDICTABLE>
    c438:	blx	1e664a <__assert_fail@plt+0x1e2e12>
    c43c:	blx	16484a <__assert_fail@plt+0x161012>
    c440:	bne	fe6d0c50 <__assert_fail@plt+0xfe6cd418>
    c444:	andcs	r2, r1, #1
    c448:			; <UNDEFINED> instruction: 0xf88461e3
    c44c:	ldcllt	0, cr2, [r8, #144]!	; 0x90
    c450:	tstpl	r7, r4, asr #4	; <UNPREDICTABLE>
    c454:	smlawtcs	lr, ip, r2, pc	; <UNPREDICTABLE>
    c458:	vst1.64	{d17}, [pc :64], sl
    c45c:	blx	fe05c6f2 <__assert_fail@plt+0xfe058eba>
    c460:	vaddw.s8	<illegal reg q10.5>, q0, d3
    c464:	ldrmi	r0, [r9], #-1
    c468:	eormi	lr, r1, #198656	; 0x30800
    c46c:	andscc	pc, r2, #0, 22
    c470:	svclt	0x0000e7e7
    c474:	andeq	r2, r3, sl, lsl #17
    c478:	ldrdeq	r0, [r0], -r4
    c47c:	mvnsmi	lr, sp, lsr #18
    c480:	ldcmi	0, cr11, [r2, #-520]!	; 0xfffffdf8
    c484:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    c488:			; <UNDEFINED> instruction: 0x461ed03b
    c48c:			; <UNDEFINED> instruction: 0xf850680b
    c490:	stccs	0, cr4, [r0], {35}	; 0x23
    c494:	svcmi	0x002ed045
    c498:	andvs	r3, fp, r1, lsl #6
    c49c:			; <UNDEFINED> instruction: 0x46224610
    c4a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c4a4:			; <UNDEFINED> instruction: 0xf7fb59e9
    c4a8:	strmi	pc, [r7], -r1, ror #19
    c4ac:			; <UNDEFINED> instruction: 0xf8a72020
    c4b0:			; <UNDEFINED> instruction: 0xf00b8012
    c4b4:	msrcs	SPSR_s, #2192	; 0x890
    c4b8:	adcsvs	r4, r8, #5242880	; 0x500000
    c4bc:	ldrmi	r6, [r8], -fp, rrx
    c4c0:	cdp2	0, 8, cr15, cr2, cr11, {0}
    c4c4:	andshi	pc, r0, r5, asr #17
    c4c8:	ldrtmi	r4, [r0], -r3, lsl #12
    c4cc:			; <UNDEFINED> instruction: 0xf017602b
    c4d0:	rscvs	pc, lr, fp, ror ip	; <UNPREDICTABLE>
    c4d4:	andshi	pc, r4, r5, asr #17
    c4d8:			; <UNDEFINED> instruction: 0xf7f74620
    c4dc:	strtmi	lr, [sl], -r0, lsr #16
    c4e0:	strtmi	r4, [r0], -r1, lsl #12
    c4e4:	mcrr2	0, 1, pc, r2, cr7	; <UNPREDICTABLE>
    c4e8:	ldmiblt	r0!, {r0, r2, r9, sl, lr}^
    c4ec:			; <UNDEFINED> instruction: 0x46204919
    c4f0:			; <UNDEFINED> instruction: 0xf7f74479
    c4f4:	vldr.16	s29, [pc, #112]	; c56c <__assert_fail@plt+0x8d34>
    c4f8:			; <UNDEFINED> instruction: 0xb1287a13
    c4fc:	bvc	207c20 <__assert_fail@plt+0x2043e8>
    c500:	andlt	r2, r2, r1
    c504:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c508:			; <UNDEFINED> instruction: 0x212e4620
    c50c:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c510:	bvc	347c94 <__assert_fail@plt+0x34445c>
    c514:	bvc	347b98 <__assert_fail@plt+0x344360>
    c518:	svclt	0x00082800
    c51c:	bvc	12080e4 <__assert_fail@plt+0x12048ac>
    c520:	strtmi	lr, [r0], -ip, ror #15
    c524:	pop	{r1, ip, sp, pc}
    c528:	stmdbmi	fp, {r4, r5, r6, r7, r8, pc}
    c52c:	strbmi	r2, [r0], -r5, lsl #4
    c530:			; <UNDEFINED> instruction: 0xf7f64479
    c534:	strtmi	lr, [r3], -r0, asr #29
    c538:	strls	r4, [r0, #-1601]	; 0xfffff9bf
    c53c:	andcs	r4, r1, r2, lsl #12
    c540:	svc	0x0068f7f6
    c544:	svccc	0x004ccccd
    c548:	stclcc	12, cr12, [ip, #820]	; 0x334
    c54c:	andeq	r2, r3, ip, lsl #16
    c550:	andeq	r0, r0, r8, lsl #6
    c554:			; <UNDEFINED> instruction: 0x0001d7b4
    c558:	andeq	lr, r1, r0, asr r1
    c55c:	ldrtlt	r4, [r0], #-2821	; 0xfffff4fb
    c560:	cfstrsmi	mvf4, [r5], {123}	; 0x7b
    c564:	strmi	r4, [r8], -r5, lsl #12
    c568:			; <UNDEFINED> instruction: 0x462a4611
    c56c:	blvs	ff8e29e4 <__assert_fail@plt+0xff8df1ac>
    c570:			; <UNDEFINED> instruction: 0xe783bc30
    c574:	andeq	r2, r3, r0, lsr r7
    c578:	ldrdeq	r0, [r0], -r4
    c57c:	ldrtlt	r4, [r0], #-2822	; 0xfffff4fa
    c580:	cfstrsmi	mvf4, [r6], {123}	; 0x7b
    c584:	strmi	r4, [r8], -r5, lsl #12
    c588:			; <UNDEFINED> instruction: 0x462a4611
    c58c:	blvs	ff8e2a04 <__assert_fail@plt+0xff8df1cc>
    c590:			; <UNDEFINED> instruction: 0xf443bc30
    c594:	ldrb	r0, [r1, -r0, lsl #7]!
    c598:	andeq	r2, r3, r0, lsl r7
    c59c:	ldrdeq	r0, [r0], -r4
    c5a0:			; <UNDEFINED> instruction: 0xf7fbb510
    c5a4:			; <UNDEFINED> instruction: 0x4604f993
    c5a8:			; <UNDEFINED> instruction: 0xf1044806
    c5ac:	ldrbtmi	r0, [r8], #-296	; 0xfffffed8
    c5b0:	blx	ffbca5b2 <__assert_fail@plt+0xffbc6d7a>
    c5b4:	cmnpl	lr, #79	; 0x4f	; <UNPREDICTABLE>
    c5b8:	andne	pc, r1, #64, 4
    c5bc:	eorhi	r2, r2, #1
    c5c0:	ldflts	f6, [r0, #-908]	; 0xfffffc74
    c5c4:	andeq	sp, r1, r2, ror #15
    c5c8:			; <UNDEFINED> instruction: 0x4606b5f0
    c5cc:	addlt	r4, fp, r5, asr #16
    c5d0:	ldrbtmi	r4, [r8], #-2885	; 0xfffff4bb
    c5d4:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    c5d8:			; <UNDEFINED> instruction: 0xf04f9309
    c5dc:	stmdbcs	r0, {r8, r9}
    c5e0:	ldmdavs	r0, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
    c5e4:	eorvc	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    c5e8:	subsle	r2, r5, r0, lsl #30
    c5ec:	ldfmis	f2, [pc], #-0	; c5f4 <__assert_fail@plt+0x8dbc>
    c5f0:	strmi	sl, [fp], -r5, lsl #26
    c5f4:	andcc	r4, r1, ip, ror r4
    c5f8:	smlabtne	r3, sp, r9, lr
    c5fc:	andsvs	r4, r0, r9, lsr #12
    c600:	strls	r4, [r0], #-1592	; 0xfffff9c8
    c604:	ldc	6, cr4, [pc, #104]	; c674 <__assert_fail@plt+0x8e3c>
    c608:			; <UNDEFINED> instruction: 0xf7fe0b30
    c60c:	strmi	pc, [r4], -r9, lsr #16
    c610:	suble	r2, sp, r0, lsl #16
    c614:			; <UNDEFINED> instruction: 0x46304639
    c618:			; <UNDEFINED> instruction: 0xf938f7fb
    c61c:	vmla.i8	d25, d4, d7
    c620:	vsubw.s8	<illegal reg q10.5>, q6, d7
    c624:	ldc	3, cr2, [pc, #184]	; c6e4 <__assert_fail@plt+0x8eac>
    c628:	blx	fe0eaeda <__assert_fail@plt+0xfe0e76a2>
    c62c:	strbne	r3, [fp, r1, lsl #4]
    c630:	bl	ff0dd660 <__assert_fail@plt+0xff0d9e28>
    c634:	cdp	3, 0, cr4, cr7, cr2, {1}
    c638:			; <UNDEFINED> instruction: 0xeef83a90
    c63c:	vcmpe.f32	s15, s15
    c640:	vsqrt.f32	s15, s14
    c644:			; <UNDEFINED> instruction: 0xf100fa10
    c648:	strmi	r0, [r6], -r8, lsr #14
    c64c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    c650:	andeq	lr, pc, r7, lsl #17
    c654:	cdp	4, 11, cr13, cr7, cr2, {1}
    c658:	vmov.f32	s15, #64	; 0x3e000000  0.125
    c65c:	vsqrt.f32	s15, s14
    c660:	strtle	pc, [r0], #-2576	; 0xfffff5f0
    c664:	bvs	707de8 <__assert_fail@plt+0x7045b0>
    c668:	bvc	707cec <__assert_fail@plt+0x7044b4>
    c66c:	bvc	ff9c8244 <__assert_fail@plt+0xff9c4a0c>
    c670:	bvc	6c7df4 <__assert_fail@plt+0x6c45bc>
    c674:	blx	448240 <__assert_fail@plt+0x444a08>
    c678:	cdp	15, 15, cr11, cr0, cr8, {6}
    c67c:	vstr	s15, [r6, #284]	; 0x11c
    c680:	bmi	6eaea4 <__assert_fail@plt+0x6e766c>
    c684:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    c688:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c68c:	subsmi	r9, sl, r9, lsl #22
    c690:	strtmi	sp, [r0], -ip, lsl #2
    c694:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    c698:			; <UNDEFINED> instruction: 0xe7f2463c
    c69c:	bvc	447e20 <__assert_fail@plt+0x4445e8>
    c6a0:	strmi	lr, [ip], -sp, ror #15
    c6a4:	ldcl	7, cr14, [pc, #948]	; ca60 <__assert_fail@plt+0x9228>
    c6a8:	strb	r7, [r8, ip, lsl #20]!
    c6ac:	mcr	7, 0, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    c6b0:	andcs	r4, r5, #16, 18	; 0x40000
    c6b4:			; <UNDEFINED> instruction: 0xf7f64479
    c6b8:			; <UNDEFINED> instruction: 0x463bedfe
    c6bc:	strmi	r4, [r2], -r1, lsr #12
    c6c0:			; <UNDEFINED> instruction: 0xf7f62001
    c6c4:	svclt	0x0000eea8
    c6c8:	andeq	r0, r0, r0
    c6cc:	rscsmi	r1, r5, r0, lsl #16
    c6d0:	stclcc	12, cr12, [ip, #820]	; 0x334
    c6d4:	sbcmi	r0, r8, #0
    c6d8:			; <UNDEFINED> instruction: 0x3e99999a
    c6dc:	mcrcc	14, 6, sl, cr7, cr4, {0}
    c6e0:	stccc	7, cr13, [r3], #-40	; 0xffffffd8
    c6e4:			; <UNDEFINED> instruction: 0x000326be
    c6e8:			; <UNDEFINED> instruction: 0x000002b4
    c6ec:	strheq	lr, [r1], -ip
    c6f0:	andeq	r2, r3, sl, lsl #12
    c6f4:	andeq	lr, r1, r0, asr #32
    c6f8:	adclt	fp, r0, r0, ror r5
    c6fc:	blmi	e5df18 <__assert_fail@plt+0xe5a6e0>
    c700:	bge	130f0c <__assert_fail@plt+0x12d6d4>
    c704:	strmi	r9, [ip], -r0, lsl #4
    c708:	bmi	dddf50 <__assert_fail@plt+0xdda718>
    c70c:	ldrbtmi	r4, [sl], #-3639	; 0xfffff1c9
    c710:	ldmpl	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    c714:	tstls	pc, #1769472	; 0x1b0000
    c718:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c71c:			; <UNDEFINED> instruction: 0xf9aaf7fb
    c720:	stmdbls	r1, {r5, r9, sl, lr}
    c724:	blge	f2f2c <__assert_fail@plt+0xef6f4>
    c728:	blx	1aca728 <__assert_fail@plt+0x1ac6ef0>
    c72c:	ldmdblt	r0, {r2, r9, sl, lr}^
    c730:	blmi	b1eff4 <__assert_fail@plt+0xb1b7bc>
    c734:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c738:	blls	7e67a8 <__assert_fail@plt+0x7e2f70>
    c73c:	qdaddle	r4, sl, r4
    c740:	eorlt	r4, r0, r0, lsr #12
    c744:	stmdbls	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c748:			; <UNDEFINED> instruction: 0xf7fb4628
    c74c:	stcmi	8, cr15, [r9, #-636]!	; 0xfffffd84
    c750:			; <UNDEFINED> instruction: 0x3118e9dd
    c754:	lfm	f2, 4, [pc, #12]	; c768 <__assert_fail@plt+0x8f30>
    c758:	stmib	r0, {r1, r2, r3, r4, r9, fp, ip, sp, lr}^
    c75c:	addvs	r3, r2, #12, 2
    c760:	sbcvs	r2, r2, #0, 4
    c764:	andpl	pc, r7, #68, 4	; 0x40000004
    c768:	vqrshrn.s16	d21, <illegal reg q8.5>, #4
    c76c:	stmibvs	r9, {r1, r2, r3, r5, r9, sp}^
    c770:	blx	fe09329e <__assert_fail@plt+0xfe08fa66>
    c774:	strbne	r3, [fp, r1, lsl #4]
    c778:	bl	ff0dd7a8 <__assert_fail@plt+0xff0d9f70>
    c77c:	cdp	3, 0, cr4, cr7, cr2, {1}
    c780:			; <UNDEFINED> instruction: 0xeef83a90
    c784:	vcmpe.f32	s15, s15
    c788:	vsqrt.f32	s15, s14
    c78c:	ldrle	pc, [r6], #-2576	; 0xfffff5f0
    c790:	bvc	48274 <__assert_fail@plt+0x44a3c>
    c794:	bvc	ff20836c <__assert_fail@plt+0xff204b34>
    c798:	blx	448364 <__assert_fail@plt+0x444b2c>
    c79c:	cfldrd	mvd13, [pc, #72]	; c7ec <__assert_fail@plt+0x8fb4>
    c7a0:	vldr	s12, [pc, #52]	; c7dc <__assert_fail@plt+0x8fa4>
    c7a4:	vmov.f32	s15, #77	; 0x3e680000  0.2265625
    c7a8:	vldr	s15, [pc, #920]	; cb48 <__assert_fail@plt+0x9310>
    c7ac:	vmov.f32	s15, #28	; 0x40e00000  7.0
    c7b0:	svclt	0x00c8fa10
    c7b4:	bvc	120837c <__assert_fail@plt+0x1204b44>
    c7b8:	bvc	207ec0 <__assert_fail@plt+0x204688>
    c7bc:	ldcl	7, cr14, [pc, #736]	; caa4 <__assert_fail@plt+0x926c>
    c7c0:	ldrb	r7, [r9, r8, lsl #20]!
    c7c4:	bvc	147f48 <__assert_fail@plt+0x144710>
    c7c8:			; <UNDEFINED> instruction: 0xf7f6e7f6
    c7cc:	svclt	0x0000ed80
    c7d0:	stclcc	12, cr12, [ip, #820]	; 0x334
    c7d4:	sbcmi	r0, r8, #0
    c7d8:			; <UNDEFINED> instruction: 0x3e99999a
    c7dc:	mcrcc	14, 6, sl, cr7, cr4, {0}
    c7e0:	stccc	7, cr13, [r3], #-40	; 0xffffffd8
    c7e4:			; <UNDEFINED> instruction: 0x000002b4
    c7e8:	andeq	r2, r3, r2, lsl #11
    c7ec:	andeq	r2, r3, r0, lsl #11
    c7f0:	andeq	r2, r3, ip, asr r5
    c7f4:	ldrdeq	r0, [r0], -r4
    c7f8:	adclt	fp, r0, r0, ror r5
    c7fc:	blmi	e1e018 <__assert_fail@plt+0xe1a7e0>
    c800:	bge	13100c <__assert_fail@plt+0x12d7d4>
    c804:	strmi	r9, [ip], -r0, lsl #4
    c808:	bmi	d9e050 <__assert_fail@plt+0xd9a818>
    c80c:	ldrbtmi	r4, [sl], #-3638	; 0xfffff1ca
    c810:	ldmpl	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    c814:	tstls	pc, #1769472	; 0x1b0000
    c818:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c81c:			; <UNDEFINED> instruction: 0xf92af7fb
    c820:	stmdbls	r1, {r5, r9, sl, lr}
    c824:	blge	f302c <__assert_fail@plt+0xef7f4>
    c828:			; <UNDEFINED> instruction: 0xf9eaf7fe
    c82c:	ldmdblt	r0, {r2, r9, sl, lr}^
    c830:	blmi	adf0f0 <__assert_fail@plt+0xadb8b8>
    c834:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c838:	blls	7e68a8 <__assert_fail@plt+0x7e3070>
    c83c:	qdaddle	r4, sl, r3
    c840:	eorlt	r4, r0, r0, lsr #12
    c844:	stmdbls	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c848:			; <UNDEFINED> instruction: 0xf7fb4628
    c84c:	stcmi	8, cr15, [r8, #-124]!	; 0xffffff84
    c850:			; <UNDEFINED> instruction: 0x3118e9dd
    c854:	lfm	f2, 4, [pc]	; c85c <__assert_fail@plt+0x9024>
    c858:	stmib	r0, {r0, r2, r3, r4, r9, fp, ip, sp, lr}^
    c85c:	stmib	r0, {r2, r3, r8, ip, sp}^
    c860:	vhsub.s8	d18, d4, d10
    c864:	ldmdbpl	r1!, {r0, r1, r2, r9, ip, lr}^
    c868:	eorcs	pc, lr, #204, 4	; 0xc000000c
    c86c:	bne	ff266f98 <__assert_fail@plt+0xff263760>
    c870:	andcc	pc, r1, #133120	; 0x20800
    c874:	strmi	r1, [sl], #-1995	; 0xfffff835
    c878:			; <UNDEFINED> instruction: 0x4322ebc3
    c87c:	bcc	fe4480a0 <__assert_fail@plt+0xfe444868>
    c880:	bvc	ffa08468 <__assert_fail@plt+0xffa04c30>
    c884:	bvc	ff20845c <__assert_fail@plt+0xff204c24>
    c888:	blx	448454 <__assert_fail@plt+0x444c1c>
    c88c:	mrc	4, 5, sp, cr7, cr6, {0}
    c890:	vmov.f32	s15, #64	; 0x3e000000  0.125
    c894:	vsqrt.f32	s15, s14
    c898:	ldrle	pc, [r2], #-2576	; 0xfffff5f0
    c89c:	bvs	348020 <__assert_fail@plt+0x3447e8>
    c8a0:	bvc	347f24 <__assert_fail@plt+0x3446ec>
    c8a4:	bvc	ff9c847c <__assert_fail@plt+0xff9c4c44>
    c8a8:	bvc	30802c <__assert_fail@plt+0x3047f4>
    c8ac:	blx	448478 <__assert_fail@plt+0x444c40>
    c8b0:	cdp	15, 15, cr11, cr0, cr8, {6}
    c8b4:	vstr	s15, [r0, #284]	; 0x11c
    c8b8:	ldr	r7, [r9, r7, lsl #20]!
    c8bc:	bvc	208040 <__assert_fail@plt+0x204808>
    c8c0:	ldcl	7, cr14, [pc, #996]	; ccac <__assert_fail@plt+0x9474>
    c8c4:	ldrb	r7, [r6, r4, lsl #20]!
    c8c8:	stc	7, cr15, [r0, #-984]	; 0xfffffc28
    c8cc:	stclcc	12, cr12, [ip, #820]	; 0x334
    c8d0:	sbcmi	r0, r8, #0
    c8d4:			; <UNDEFINED> instruction: 0x3e99999a
    c8d8:	mcrcc	14, 6, sl, cr7, cr4, {0}
    c8dc:	stccc	7, cr13, [r3], #-40	; 0xffffffd8
    c8e0:			; <UNDEFINED> instruction: 0x000002b4
    c8e4:	andeq	r2, r3, r2, lsl #9
    c8e8:	andeq	r2, r3, r0, lsl #9
    c8ec:	andeq	r2, r3, ip, asr r4
    c8f0:	ldrdeq	r0, [r0], -r4
    c8f4:	adclt	fp, r0, r0, ror r5
    c8f8:	blmi	e5e114 <__assert_fail@plt+0xe5a8dc>
    c8fc:	bge	131108 <__assert_fail@plt+0x12d8d0>
    c900:	strmi	r9, [ip], -r0, lsl #4
    c904:	bmi	dde14c <__assert_fail@plt+0xdda914>
    c908:	ldrbtmi	r4, [sl], #-3639	; 0xfffff1c9
    c90c:	ldmpl	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    c910:	tstls	pc, #1769472	; 0x1b0000
    c914:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c918:			; <UNDEFINED> instruction: 0xf8acf7fb
    c91c:	stmdbls	r1, {r5, r9, sl, lr}
    c920:	blge	f3128 <__assert_fail@plt+0xef8f0>
    c924:			; <UNDEFINED> instruction: 0xf96cf7fe
    c928:	ldmdblt	r0, {r2, r9, sl, lr}^
    c92c:	blmi	b1f1f0 <__assert_fail@plt+0xb1b9b8>
    c930:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c934:	blls	7e69a4 <__assert_fail@plt+0x7e316c>
    c938:	qdaddle	r4, sl, r4
    c93c:	eorlt	r4, r0, r0, lsr #12
    c940:	stmdbls	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c944:			; <UNDEFINED> instruction: 0xf7fa4628
    c948:	stcmi	15, cr15, [r9, #-644]!	; 0xfffffd7c
    c94c:	andscc	lr, r8, #3620864	; 0x374000
    c950:	ldfs	f2, [pc, #8]	; c960 <__assert_fail@plt+0x9128>
    c954:	movtvs	r7, #10782	; 0x2a1e
    c958:	addvs	r2, r1, #0, 4
    c95c:	movwcs	lr, #47552	; 0xb9c0
    c960:	andpl	pc, r7, #68, 4	; 0x40000004
    c964:	vqrshrn.s16	d21, <illegal reg q8.5>, #4
    c968:	stmibvs	r9, {r1, r2, r3, r5, r9, sp}^
    c96c:	blx	fe09349a <__assert_fail@plt+0xfe08fc62>
    c970:	strbne	r3, [fp, r1, lsl #4]
    c974:	bl	ff0dd9a4 <__assert_fail@plt+0xff0da16c>
    c978:	cdp	3, 0, cr4, cr7, cr2, {1}
    c97c:			; <UNDEFINED> instruction: 0xeef83a90
    c980:	vcmpe.f32	s15, s15
    c984:	vsqrt.f32	s15, s14
    c988:	ldrle	pc, [r6], #-2576	; 0xfffff5f0
    c98c:	bvc	48470 <__assert_fail@plt+0x44c38>
    c990:	bvc	ff208568 <__assert_fail@plt+0xff204d30>
    c994:	blx	448560 <__assert_fail@plt+0x444d28>
    c998:	cfldrd	mvd13, [pc, #72]	; c9e8 <__assert_fail@plt+0x91b0>
    c99c:	vldr	s12, [pc, #52]	; c9d8 <__assert_fail@plt+0x91a0>
    c9a0:	vmov.f32	s15, #77	; 0x3e680000  0.2265625
    c9a4:	vldr	s15, [pc, #920]	; cd44 <__assert_fail@plt+0x950c>
    c9a8:	vmov.f32	s15, #28	; 0x40e00000  7.0
    c9ac:	svclt	0x00c8fa10
    c9b0:	bvc	1208578 <__assert_fail@plt+0x1204d40>
    c9b4:	bvc	2080bc <__assert_fail@plt+0x204884>
    c9b8:	ldcl	7, cr14, [pc, #736]	; cca0 <__assert_fail@plt+0x9468>
    c9bc:	ldrb	r7, [r9, r8, lsl #20]!
    c9c0:	bvc	148144 <__assert_fail@plt+0x14490c>
    c9c4:			; <UNDEFINED> instruction: 0xf7f6e7f6
    c9c8:	svclt	0x0000ec82
    c9cc:	stclcc	12, cr12, [ip, #820]	; 0x334
    c9d0:	sbcmi	r0, r8, #0
    c9d4:			; <UNDEFINED> instruction: 0x3e99999a
    c9d8:	mcrcc	14, 6, sl, cr7, cr4, {0}
    c9dc:	stccc	7, cr13, [r3], #-40	; 0xffffffd8
    c9e0:			; <UNDEFINED> instruction: 0x000002b4
    c9e4:	andeq	r2, r3, r6, lsl #7
    c9e8:	andeq	r2, r3, r4, lsl #7
    c9ec:	andeq	r2, r3, r0, ror #6
    c9f0:	ldrdeq	r0, [r0], -r4
    c9f4:	svcmi	0x00f0e92d
    c9f8:	cdpmi	6, 7, cr4, cr14, cr12, {0}
    c9fc:	blmi	1fb8c38 <__assert_fail@plt+0x1fb5400>
    ca00:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
    ca04:			; <UNDEFINED> instruction: 0xf8df497d
    ca08:			; <UNDEFINED> instruction: 0x461591f8
    ca0c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    ca10:	andcs	r2, r0, r5, lsl #4
    ca14:	movwls	r6, #47131	; 0xb81b
    ca18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ca1c:	mcrr	7, 15, pc, sl, cr6	; <UNPREDICTABLE>
    ca20:	cmplt	ip, #-117440512	; 0xf9000000
    ca24:	ldrdge	pc, [r0], -r5
    ca28:	eorvs	pc, sl, r4, asr r8	; <UNPREDICTABLE>
    ca2c:			; <UNDEFINED> instruction: 0xb32e4634
    ca30:			; <UNDEFINED> instruction: 0xf10a4974
    ca34:	eorvs	r0, sl, r1, lsl #4
    ca38:			; <UNDEFINED> instruction: 0xf8964603
    ca3c:	bge	17ca44 <__assert_fail@plt+0x17920c>
    ca40:	andhi	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    ca44:	bleq	748e80 <__assert_fail@plt+0x745648>
    ca48:	svceq	0x002df1bc
    ca4c:	bleq	18c80d0 <__assert_fail@plt+0x18c4898>
    ca50:	ldrdeq	lr, [r7, -r8]
    ca54:	svclt	0x00084604
    ca58:	strtcc	pc, [r8], #1280	; 0x500
    ca5c:	andeq	lr, r3, r2, lsl #17
    ca60:	vmax.f32	d11, d4, d8
    ca64:	movwls	r1, #1151	; 0x47f
    ca68:	strls	r4, [r5], #-1584	; 0xfffff9d0
    ca6c:	bgt	31e3d8 <__assert_fail@plt+0x31aba0>
    ca70:	ldc2l	7, cr15, [r6, #1012]!	; 0x3f4
    ca74:	ldmdblt	r0!, {r2, r9, sl, lr}^
    ca78:	andge	pc, r0, r5, asr #17
    ca7c:	blmi	179f40c <__assert_fail@plt+0x179bbd4>
    ca80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca84:	blls	2e6af4 <__assert_fail@plt+0x2e32bc>
    ca88:			; <UNDEFINED> instruction: 0xf040405a
    ca8c:	strtmi	r8, [r0], -r1, lsr #1
    ca90:	pop	{r0, r2, r3, ip, sp, pc}
    ca94:	shsub8mi	r8, r1, r0
    ca98:			; <UNDEFINED> instruction: 0xf7fa4638
    ca9c:	blls	28c680 <__assert_fail@plt+0x288e48>
    caa0:			; <UNDEFINED> instruction: 0x101cf8d8
    caa4:	andpl	pc, r7, #68, 4	; 0x40000004
    caa8:	eorcs	pc, lr, #204, 4	; 0xc000000c
    caac:	bvc	1348130 <__assert_fail@plt+0x13448f8>
    cab0:	blx	fe0935de <__assert_fail@plt+0xfe08fda6>
    cab4:	strbne	r3, [fp, r1, lsl #4]
    cab8:	bl	ff0ddae8 <__assert_fail@plt+0xff0da2b0>
    cabc:	cdp	3, 0, cr4, cr7, cr2, {1}
    cac0:			; <UNDEFINED> instruction: 0xeef83a90
    cac4:	vcmpe.f32	s15, s15
    cac8:	vsqrt.f32	s15, s14
    cacc:			; <UNDEFINED> instruction: 0xf100fa10
    cad0:	strmi	r0, [r5], -r8, lsr #12
    cad4:	muleq	pc, fp, r8	; <UNPREDICTABLE>
    cad8:	andeq	lr, pc, r6, lsl #17
    cadc:	mrc	4, 5, sp, cr7, cr2, {1}
    cae0:	vmov.f32	s15, #64	; 0x3e000000  0.125
    cae4:	vsqrt.f32	s15, s14
    cae8:	strtle	pc, [r8], #-2576	; 0xfffff5f0
    caec:	bvs	f88270 <__assert_fail@plt+0xf84a38>
    caf0:	bvc	f88174 <__assert_fail@plt+0xf8493c>
    caf4:	bvc	ff9c86cc <__assert_fail@plt+0xff9c4e94>
    caf8:	bvc	f4827c <__assert_fail@plt+0xf44a44>
    cafc:	blx	4486c8 <__assert_fail@plt+0x444e90>
    cb00:	cdp	15, 15, cr11, cr0, cr8, {6}
    cb04:			; <UNDEFINED> instruction: 0xf8d87a47
    cb08:	stcl	0, cr3, [r5, #176]	; 0xb0
    cb0c:	ldrbeq	r7, [fp, r7, lsl #20]
    cb10:	ldmdami	lr!, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
    cb14:	bmi	f94f20 <__assert_fail@plt+0xf916e8>
    cb18:			; <UNDEFINED> instruction: 0xf859686b
    cb1c:	ldrbtmi	r7, [sl], #-0
    cb20:			; <UNDEFINED> instruction: 0xf7f66838
    cb24:	blls	248104 <__assert_fail@plt+0x2448cc>
    cb28:	cmnlt	r3, r8, lsr r8
    cb2c:	suble	r2, r5, r1, lsl #22
    cb30:	suble	r2, r8, r2, lsl #22
    cb34:	bmi	e1f818 <__assert_fail@plt+0xe1bfe0>
    cb38:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    cb3c:	ldcl	0, cr14, [pc, #36]	; cb68 <__assert_fail@plt+0x9330>
    cb40:	strb	r7, [r0, sl, lsr #20]!
    cb44:	bvc	ac82c8 <__assert_fail@plt+0xac4a90>
    cb48:	blmi	d46ac4 <__assert_fail@plt+0xd4328c>
    cb4c:	ldrbtmi	r4, [fp], #-2612	; 0xfffff5cc
    cb50:	andls	r4, r0, #2046820352	; 0x7a000000
    cb54:	bmi	cd4f60 <__assert_fail@plt+0xcd1728>
    cb58:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    cb5c:			; <UNDEFINED> instruction: 0xf7f6447a
    cb60:	blvs	bc80c8 <__assert_fail@plt+0xbc4890>
    cb64:			; <UNDEFINED> instruction: 0xf8d74640
    cb68:	strls	r9, [r4], -r0
    cb6c:	bl	fe6cab4c <__assert_fail@plt+0xfe6c7314>
    cb70:	tstcs	r1, r2, lsr r6
    cb74:	movwls	r4, #9731	; 0x2603
    cb78:	stmib	sp, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip}^
    cb7c:	bmi	a95784 <__assert_fail@plt+0xa91f4c>
    cb80:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    cb84:	stcl	7, cr15, [r4, #-984]	; 0xfffffc28
    cb88:	blcs	b37b0 <__assert_fail@plt+0xaff78>
    cb8c:	svcge	0x0076f47f
    cb90:	strbmi	r6, [r0], -sp, lsr #22
    cb94:			; <UNDEFINED> instruction: 0xf505683e
    cb98:			; <UNDEFINED> instruction: 0xf50535a8
    cb9c:	strls	r7, [r4, #-1472]	; 0xfffffa40
    cba0:	bl	fe04ab80 <__assert_fail@plt+0xfe047348>
    cba4:	strtmi	r2, [sl], -r1, lsl #2
    cba8:	stmib	sp, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip}^
    cbac:	bmi	7d57b4 <__assert_fail@plt+0x7d1f7c>
    cbb0:	andls	r4, r2, sl, ror r4
    cbb4:			; <UNDEFINED> instruction: 0xf7f64630
    cbb8:	ldrb	lr, [pc, -ip, lsr #26]
    cbbc:	bmi	75f834 <__assert_fail@plt+0x75bffc>
    cbc0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    cbc4:	blmi	746ae0 <__assert_fail@plt+0x7432a8>
    cbc8:	ldrbtmi	r4, [fp], #-2588	; 0xfffff5e4
    cbcc:			; <UNDEFINED> instruction: 0xe7c0447a
    cbd0:	bl	1f4abb0 <__assert_fail@plt+0x1f47378>
    cbd4:	andhi	pc, r0, pc, lsr #7
    cbd8:	andeq	r0, r0, r0
    cbdc:	rscsmi	r1, r5, r0, lsl #16
    cbe0:	stclcc	12, cr12, [ip, #820]	; 0x334
    cbe4:	sbcmi	r0, r8, #0
    cbe8:			; <UNDEFINED> instruction: 0x3e99999a
    cbec:	mcrcc	14, 6, sl, cr7, cr4, {0}
    cbf0:	stccc	7, cr13, [r3], #-40	; 0xffffffd8
    cbf4:	andeq	r2, r3, lr, lsl #5
    cbf8:			; <UNDEFINED> instruction: 0x000002b4
    cbfc:	andeq	sp, r1, r2, lsr #25
    cc00:	andeq	r2, r3, r0, ror r2
    cc04:	ldrdeq	r0, [r0], -r4
    cc08:	andeq	r2, r3, r0, lsl r2
    cc0c:	andeq	r0, r0, r4, ror #5
    cc10:	andeq	sp, r1, sl, asr #3
    cc14:	andeq	sp, r1, ip, lsl fp
    cc18:	andeq	sp, r1, sl, lsr #3
    cc1c:	andeq	sp, r1, lr, lsl #3
    cc20:	muleq	r1, r0, r1
    cc24:	muleq	r1, ip, r1
    cc28:	andeq	sp, r1, sl, lsr #23
    cc2c:	andeq	sp, r1, r8, ror #22
    cc30:			; <UNDEFINED> instruction: 0x0001ebb0
    cc34:	andeq	sp, r1, r6, lsl r1
    cc38:	andeq	sp, r1, r6, lsl #2
    cc3c:	andeq	sp, r1, r8, asr #22
    cc40:	ldrbmi	lr, [r0, sp, lsr #18]!
    cc44:	stmdami	r9, {r1, r2, r9, sl, lr}^
    cc48:	bmi	125e4a4 <__assert_fail@plt+0x125ac6c>
    cc4c:	ldrbtmi	fp, [r8], #-138	; 0xffffff76
    cc50:	stmpl	r2, {r2, r3, r9, sl, lr}
    cc54:	andls	r6, r9, #1179648	; 0x120000
    cc58:	andeq	pc, r0, #79	; 0x4f
    cc5c:	ldrbtmi	r4, [sl], #-2629	; 0xfffff5bb
    cc60:	stmdavs	pc!, {r0, r4, r5, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
    cc64:	eorhi	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    cc68:			; <UNDEFINED> instruction: 0xf1b84644
    cc6c:	andsle	r0, pc, r0, lsl #30
    cc70:	ldclne	8, cr4, [r9], #-260	; 0xfffffefc
    cc74:			; <UNDEFINED> instruction: 0xf10d6029
    cc78:	stmdbmi	r0, {r2, r4, r9, fp}^
    cc7c:	andls	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    cc80:	tstls	r0, r9, ror r4
    cc84:	blge	f18a0 <__assert_fail@plt+0xee068>
    cc88:	ldrdcs	lr, [r7, -r9]
    cc8c:	bleq	c48310 <__assert_fail@plt+0xc44ad8>
    cc90:			; <UNDEFINED> instruction: 0xf5024610
    cc94:	stm	r3, {r3, r5, r7, r9, ip, sp}
    cc98:			; <UNDEFINED> instruction: 0xf5020003
    cc9c:	ldrbmi	r7, [r1], -r0, asr #5
    cca0:	strbmi	r9, [r0], -r3, lsl #4
    cca4:			; <UNDEFINED> instruction: 0xf7fdcb0c
    cca8:			; <UNDEFINED> instruction: 0x4604fcdb
    ccac:	eorvs	fp, pc, r0, ror #18
    ccb0:	blmi	bdf584 <__assert_fail@plt+0xbdbd4c>
    ccb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ccb8:	blls	266d28 <__assert_fail@plt+0x2634f0>
    ccbc:	qdaddle	r4, sl, r4
    ccc0:	andlt	r4, sl, r0, lsr #12
    ccc4:			; <UNDEFINED> instruction: 0x87f0e8bd
    ccc8:	ldrtmi	r4, [r0], -r1, asr #12
    cccc:	ldc2l	7, cr15, [lr, #1000]	; 0x3e8
    ccd0:			; <UNDEFINED> instruction: 0xf8d99b07
    ccd4:	vqadd.s8	d17, d4, d12
    ccd8:	vsubl.s8	<illegal reg q10.5>, d12, d7
    ccdc:	lfm	f2, 4, [pc, #184]	; cd9c <__assert_fail@plt+0x9564>
    cce0:	bne	ff26b560 <__assert_fail@plt+0xff267d28>
    cce4:	andcc	pc, r1, #133120	; 0x20800
    cce8:	strmi	r1, [sl], #-1995	; 0xfffff835
    ccec:			; <UNDEFINED> instruction: 0x4322ebc3
    ccf0:	bcc	fe448514 <__assert_fail@plt+0xfe444cdc>
    ccf4:	bvc	ffa088dc <__assert_fail@plt+0xffa050a4>
    ccf8:	bvc	ff2088d0 <__assert_fail@plt+0xff205098>
    ccfc:	blx	4488c8 <__assert_fail@plt+0x445090>
    cd00:	strteq	pc, [r8], -r0, lsl #2
    cd04:	ldm	sl, {r0, r2, r9, sl, lr}
    cd08:	stm	r6, {r0, r1, r2, r3}
    cd0c:	ldrle	r0, [r6], #-15
    cd10:	bvc	487f4 <__assert_fail@plt+0x44fbc>
    cd14:	bvc	ff2088ec <__assert_fail@plt+0xff2050b4>
    cd18:	blx	4488e4 <__assert_fail@plt+0x4450ac>
    cd1c:	cfldrd	mvd13, [pc, #72]	; cd6c <__assert_fail@plt+0x9534>
    cd20:	vldr	s12, [pc, #60]	; cd64 <__assert_fail@plt+0x952c>
    cd24:	vmov.f32	s15, #79	; 0x3e780000  0.2421875
    cd28:	vldr	s15, [pc, #920]	; d0c8 <__assert_fail@plt+0x9890>
    cd2c:	vmov.f32	s15, #30	; 0x40f00000  7.5
    cd30:	svclt	0x00c8fa10
    cd34:	bvc	12088fc <__assert_fail@plt+0x12050c4>
    cd38:	bvc	208454 <__assert_fail@plt+0x204c1c>
    cd3c:	ldcl	7, cr14, [pc, #736]	; d024 <__assert_fail@plt+0x97ec>
    cd40:	ldrb	r7, [r9, sl, lsl #20]!
    cd44:	bvc	1c84c8 <__assert_fail@plt+0x1c4c90>
    cd48:			; <UNDEFINED> instruction: 0xf7f6e7f6
    cd4c:	svclt	0x0000eac0
    cd50:	andeq	r0, r0, r0
    cd54:	submi	r0, lr, r0
    cd58:	stclcc	12, cr12, [ip, #820]	; 0x334
    cd5c:	sbcmi	r0, r8, #0
    cd60:			; <UNDEFINED> instruction: 0x3e99999a
    cd64:	mcrcc	14, 6, sl, cr7, cr4, {0}
    cd68:	stccc	7, cr13, [r3], #-40	; 0xffffffd8
    cd6c:	andeq	r2, r3, r2, asr #32
    cd70:			; <UNDEFINED> instruction: 0x000002b4
    cd74:	andeq	r2, r3, r2, lsr r0
    cd78:	ldrdeq	r0, [r0], -r4
    cd7c:			; <UNDEFINED> instruction: 0x0001dab4
    cd80:	ldrdeq	r1, [r3], -ip
    cd84:	ldrb	r2, [fp, -r3, lsl #6]
    cd88:	ldrb	r2, [r9, -r2, lsl #6]
    cd8c:	ldrb	r2, [r7, -r0, lsl #6]
    cd90:	cfldr32mi	mvfx11, [r5, #-224]	; 0xffffff20
    cd94:			; <UNDEFINED> instruction: 0xb1a8447d
    cd98:			; <UNDEFINED> instruction: 0x46044b14
    cd9c:	stmiapl	r8!, {r8, sp}^
    cda0:	addmi	r6, r3, #2293760	; 0x230000
    cda4:			; <UNDEFINED> instruction: 0xf041bf08
    cda8:	andle	r0, r5, r1, lsl #2
    cdac:	stmiapl	sl!, {r4, r9, fp, lr}
    cdb0:	svclt	0x00084293
    cdb4:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    cdb8:			; <UNDEFINED> instruction: 0x4098f8d4
    cdbc:	mvnle	r2, r0, lsl #24
    cdc0:	andle	r2, r0, r3, lsl #18
    cdc4:	blmi	2fc2ac <__assert_fail@plt+0x2f8a74>
    cdc8:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
    cdcc:	mvnsle	r2, r0, lsl #22
    cdd0:	andcs	r4, r5, #147456	; 0x24000
    cdd4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    cdd8:	b	1b4adb8 <__assert_fail@plt+0x1b47580>
    cddc:	strmi	r4, [r2], -r1, lsr #12
    cde0:			; <UNDEFINED> instruction: 0xf7f62001
    cde4:	svclt	0x0000eb18
    cde8:	strdeq	r1, [r3], -ip
    cdec:	andeq	r0, r0, ip, asr #6
    cdf0:	andeq	r0, r0, ip, asr #5
    cdf4:	ldrdeq	r0, [r0], -r4
    cdf8:	andeq	sp, r1, r6, lsr #19
    cdfc:	blmi	69f668 <__assert_fail@plt+0x69be30>
    ce00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ce04:			; <UNDEFINED> instruction: 0x07896ad9
    ce08:	ldmdbmi	r8, {r2, r8, sl, ip, lr, pc}
    ce0c:	stmib	r3, {r1, r4, r6, fp, ip, lr}^
    ce10:	ldrbmi	r0, [r0, -ip, lsl #4]!
    ce14:	ldrtlt	r2, [r0], #-2049	; 0xfffff7ff
    ce18:	stmdacs	r2, {r0, r3, r4, ip, lr, pc}
    ce1c:	tstlt	r0, ip
    ce20:	tstvs	r8, #48, 24	; 0x3000
    ce24:	ldcmi	7, cr4, [r2], {112}	; 0x70
    ce28:	ldmdbpl	r4, {r1, r4, r8, fp, lr}
    ce2c:	tstvs	r8, #2030043136	; 0x79000000
    ce30:	cmpvs	ip, #419430400	; 0x19000000
    ce34:			; <UNDEFINED> instruction: 0x4770bc30
    ce38:	strcs	r4, [r1, #-3087]	; 0xfffff3f1
    ce3c:	ldmdbpl	r4, {r0, r1, r2, r3, r8, fp, lr}
    ce40:	tstvc	sp, #2030043136	; 0x79000000
    ce44:	cmpvs	ip, #419430400	; 0x19000000
    ce48:	ldclt	3, cr6, [r0], #-96	; 0xffffffa0
    ce4c:	stcmi	7, cr4, [ip], {112}	; 0x70
    ce50:	ldmdbpl	r4, {r2, r3, r8, fp, lr}
    ce54:	tstvc	r8, #2030043136	; 0x79000000
    ce58:	cmpvs	ip, #419430400	; 0x19000000
    ce5c:	ldclt	3, cr6, [r0], #-96	; 0xffffffa0
    ce60:	svclt	0x00004770
    ce64:	muleq	r3, r0, lr
    ce68:	ldrdeq	r0, [r0], -r4
    ce6c:	andeq	r0, r0, r4, ror #6
    ce70:	andeq	r0, r0, r4, lsr r3
    ce74:			; <UNDEFINED> instruction: 0xffffd2c9
    ce78:	andeq	r0, r0, r8, ror #6
    ce7c:			; <UNDEFINED> instruction: 0xffffeec1
    ce80:	andeq	r0, r0, r4, lsl #6
    ce84:			; <UNDEFINED> instruction: 0xffffee8d
    ce88:	andcs	r4, r0, #2048	; 0x800
    ce8c:	addsvs	r4, sl, fp, ror r4
    ce90:	svclt	0x00004770
    ce94:	andeq	r2, r3, r0, lsl lr
    ce98:	svclt	0x00004770
    ce9c:	mvnsmi	lr, #737280	; 0xb4000
    cea0:	ldmdami	r1!, {r0, r1, r2, r9, sl, lr}
    cea4:			; <UNDEFINED> instruction: 0xf8dfb083
    cea8:	andcs	r8, r6, #196	; 0xc4
    ceac:			; <UNDEFINED> instruction: 0x46394478
    ceb0:			; <UNDEFINED> instruction: 0xf7f644f8
    ceb4:	stmdblt	r0!, {r2, r3, r7, sl, fp, sp, lr, pc}
    ceb8:			; <UNDEFINED> instruction: 0xf7f64638
    cebc:	stmdacs	r8, {r4, r5, r8, r9, fp, sp, lr, pc}
    cec0:	ldmdavc	fp!, {r0, r6, ip, lr, pc}
    cec4:	stcmi	6, cr2, [sl, #-0]
    cec8:			; <UNDEFINED> instruction: 0x4c2a2b2d
    cecc:			; <UNDEFINED> instruction: 0xf107bf08
    ced0:	ldrbtmi	r0, [sp], #-2305	; 0xfffff6ff
    ced4:	svclt	0x0018447c
    ced8:			; <UNDEFINED> instruction: 0xe00246b9
    cedc:	strcc	r6, [r1], -ip, ror #16
    cee0:	strtmi	fp, [r0], -ip, asr #6
    cee4:	ldrcc	r4, [r0, #-1609]	; 0xfffff9b7
    cee8:	stmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ceec:	mvnsle	r2, r0, lsl #16
    cef0:	teqeq	r6, r1, lsr #20
    cef4:	ldmibne	r4, {r1, r3, r4, r5, r6, sl, lr}
    cef8:	bcs	a3548 <__assert_fail@plt+0x9fd10>
    cefc:	bcs	80f70 <__assert_fail@plt+0x7d738>
    cf00:	ldcmi	0, cr13, [lr, #-168]	; 0xffffff58
    cf04:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    cf08:			; <UNDEFINED> instruction: 0xb1a3b9ca
    cf0c:			; <UNDEFINED> instruction: 0xf8584b1c
    cf10:	mrrcvc	0, 0, r3, lr, cr3
    cf14:			; <UNDEFINED> instruction: 0x7c1bb97e
    cf18:	ldmdbmi	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    cf1c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cf20:	stmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf24:	ldrtmi	r6, [fp], -sp, lsr #17
    cf28:	smladxls	r1, r1, r6, r4
    cf2c:	strmi	r9, [r2], -r0, lsl #10
    cf30:			; <UNDEFINED> instruction: 0xf7f64630
    cf34:			; <UNDEFINED> instruction: 0x4620ea70
    cf38:	pop	{r0, r1, ip, sp, pc}
    cf3c:	blcs	2df04 <__assert_fail@plt+0x2a6cc>
    cf40:	strdvs	sp, [pc], r9	; <UNPREDICTABLE>
    cf44:	blmi	446f28 <__assert_fail@plt+0x4436f0>
    cf48:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    cf4c:	stfmid	f3, [pc], {50}	; 0x32
    cf50:			; <UNDEFINED> instruction: 0xf504447c
    cf54:	strb	r6, [lr, ip, lsr #9]!
    cf58:	strb	r4, [ip, r4, lsl #12]!
    cf5c:	addsvs	r4, pc, ip, lsl #24
    cf60:			; <UNDEFINED> instruction: 0xf504447c
    cf64:	strb	r6, [r6, ip, lsr #9]!
    cf68:	andeq	sp, r1, ip, asr #7
    cf6c:	andeq	r1, r3, r0, ror #27
    cf70:	andeq	r1, r3, lr, lsr #14
    cf74:			; <UNDEFINED> instruction: 0x0001b2b8
    cf78:	andeq	r1, r3, ip, lsl #14
    cf7c:	muleq	r3, r8, sp
    cf80:	ldrdeq	r0, [r0], -r4
    cf84:	andeq	sp, r1, sl, lsl #18
    cf88:	andeq	r2, r3, r4, asr sp
    cf8c:			; <UNDEFINED> instruction: 0x000316b0
    cf90:	andeq	r1, r3, r0, lsr #13
    cf94:	strlt	r4, [r8, #-2054]	; 0xfffff7fa
    cf98:			; <UNDEFINED> instruction: 0xf7ff4478
    cf9c:			; <UNDEFINED> instruction: 0xf7faff7f
    cfa0:	andcs	pc, r0, #38144	; 0x9500
    cfa4:	strmi	r2, [r3], -r0, lsl #2
    cfa8:	tstvs	r9, r1
    cfac:	stflts	f6, [r8, #-872]	; 0xfffffc98
    cfb0:	andeq	sp, r1, r8, lsl #19
    cfb4:	svclt	0x0000e7ee
    cfb8:			; <UNDEFINED> instruction: 0x4606b5f0
    cfbc:	addslt	r4, sp, r0, lsr r8
    cfc0:	ldrbtmi	r4, [r8], #-2864	; 0xfffff4d0
    cfc4:	stmiapl	r3, {r4, r5, r8, sl, fp, lr}^
    cfc8:			; <UNDEFINED> instruction: 0x4608447d
    cfcc:	tstls	fp, #1769472	; 0x1b0000
    cfd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cfd4:	ldmdavs	r3, {r0, r5, r7, r8, ip, sp, pc}
    cfd8:	eormi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    cfdc:	cmnlt	ip, r0, lsr #12
    cfe0:	movwcc	r4, #6442	; 0x192a
    cfe4:	stmdapl	pc!, {r0, r1, r4, sp, lr}^	; <UNPREDICTABLE>
    cfe8:	strhcc	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
    cfec:	ldmdble	r1, {r0, r8, r9, fp, sp}
    cff0:			; <UNDEFINED> instruction: 0xfffcf7fc
    cff4:	bvs	ffefb5bc <__assert_fail@plt+0xffef7d84>
    cff8:	strtle	r0, [r0], #-1819	; 0xfffff8e5
    cffc:			; <UNDEFINED> instruction: 0xffcaf7ff
    d000:	blmi	81f894 <__assert_fail@plt+0x81c05c>
    d004:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d008:	blls	6e7078 <__assert_fail@plt+0x6e3840>
    d00c:	teqle	r1, sl, asr r0
    d010:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    d014:			; <UNDEFINED> instruction: 0x46214630
    d018:	ldc2	7, cr15, [r8], #-1000	; 0xfffffc18
    d01c:	uqadd16mi	r4, lr, sp
    d020:			; <UNDEFINED> instruction: 0x4632447f
    d024:			; <UNDEFINED> instruction: 0x46054639
    d028:	adcvs	r2, ip, #3
    d02c:	bl	feb4b00c <__assert_fail@plt+0xfeb477d4>
    d030:	mrc	1, 7, fp, cr7, cr8, {3}
    d034:	vstr	s15, [r5]
    d038:	andcs	r7, r1, r7, lsl #20
    d03c:	ldmdami	r6, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d040:	bmi	59e8d4 <__assert_fail@plt+0x59b09c>
    d044:	stmdapl	r8!, {r0, r8, sp}
    d048:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    d04c:	b	ff84b02c <__assert_fail@plt+0xff8477f4>
    d050:			; <UNDEFINED> instruction: 0x4639e7d4
    d054:			; <UNDEFINED> instruction: 0xf7fc4630
    d058:			; <UNDEFINED> instruction: 0x4601ff51
    d05c:			; <UNDEFINED> instruction: 0xf7f64620
    d060:	ldcl	8, cr14, [pc, #456]	; d230 <__assert_fail@plt+0x99f8>
    d064:	vldr	s14, [pc, #20]	; d080 <__assert_fail@plt+0x9848>
    d068:	stmdacs	r0, {r0, r2, r9, fp, ip, sp, lr}
    d06c:	mrc	15, 7, fp, cr0, cr8, {0}
    d070:	strb	r7, [r0, r7, asr #20]!
    d074:	stmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d078:	svccc	0x00333333
    d07c:			; <UNDEFINED> instruction: 0x3e99999a
    d080:	andeq	r1, r3, lr, asr #25
    d084:			; <UNDEFINED> instruction: 0x000002b4
    d088:	andeq	r1, r3, r8, asr #25
    d08c:	ldrdeq	r0, [r0], -r4
    d090:	andeq	r1, r3, ip, lsl #25
    d094:	andeq	r0, r2, r8, asr #3
    d098:	andeq	r0, r0, r4, ror #5
    d09c:	andeq	sp, r1, r0, ror #17
    d0a0:	ldrbmi	r2, [r0, -r0]!
    d0a4:	blmi	71f918 <__assert_fail@plt+0x71c0e0>
    d0a8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    d0ac:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    d0b0:	strmi	r4, [r5], -ip, lsl #12
    d0b4:	movwls	r6, #22555	; 0x581b
    d0b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d0bc:	stmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0c0:	strcs	fp, [r0], -r0, ror #2
    d0c4:	stmdbge	r3, {r2, r8, r9, fp, sp, pc}
    d0c8:	strls	r2, [r0], -sl, lsl #4
    d0cc:			; <UNDEFINED> instruction: 0xf9c6f00b
    d0d0:	bls	13b6d8 <__assert_fail@plt+0x137ea0>
    d0d4:	svclt	0x002c42a2
    d0d8:	andcs	r2, r1, r0
    d0dc:	blmi	39f920 <__assert_fail@plt+0x39c0e8>
    d0e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d0e4:	blls	167154 <__assert_fail@plt+0x16391c>
    d0e8:	qaddle	r4, sl, r1
    d0ec:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    d0f0:	stmia	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0f4:	b	ccb0d4 <__assert_fail@plt+0xcc789c>
    d0f8:	andcs	r4, r5, #147456	; 0x24000
    d0fc:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    d100:			; <UNDEFINED> instruction: 0xf7f64630
    d104:			; <UNDEFINED> instruction: 0x462be8d8
    d108:	strmi	r4, [r2], -r1, lsr #12
    d10c:			; <UNDEFINED> instruction: 0xf7f62001
    d110:	svclt	0x0000e982
    d114:	andeq	r1, r3, r8, ror #23
    d118:			; <UNDEFINED> instruction: 0x000002b4
    d11c:			; <UNDEFINED> instruction: 0x00031bb0
    d120:			; <UNDEFINED> instruction: 0x0001dab8
    d124:	mvnsmi	lr, sp, lsr #18
    d128:	bcs	34d50 <__assert_fail@plt+0x31518>
    d12c:	adchi	pc, r5, r0
    d130:	blmi	179eb98 <__assert_fail@plt+0x179b360>
    d134:	strmi	r4, [ip], -r5, lsl #12
    d138:			; <UNDEFINED> instruction: 0x4616447b
    d13c:	mlale	pc, sl, r2, r4	; <UNPREDICTABLE>
    d140:	stmdbvs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    d144:	tsteq	r3, r8, lsl #22
    d148:	ldrmi	r6, [r1], #-2243	; 0xfffff73d
    d14c:	ldmdble	r1!, {r0, r3, r4, r7, r9, lr}^
    d150:			; <UNDEFINED> instruction: 0xf0402f00
    d154:	stmdavs	r2!, {r2, r3, r4, r7, pc}
    d158:	addsmi	r6, sl, #3194880	; 0x30c000
    d15c:	addshi	pc, r7, r0
    d160:	blcs	27774 <__assert_fail@plt+0x23f3c>
    d164:	addshi	pc, lr, r0, asr #32
    d168:	teqlt	fp, r3, lsl #16
    d16c:	blcs	27a80 <__assert_fail@plt+0x24248>
    d170:	addshi	pc, r8, r0, asr #32
    d174:	blcs	27b88 <__assert_fail@plt+0x24350>
    d178:	addshi	pc, r4, r0, asr #32
    d17c:	strtmi	r4, [r8], -r1, lsr #12
    d180:			; <UNDEFINED> instruction: 0xf936f000
    d184:	bvs	feaa7210 <__assert_fail@plt+0xfeaa39d8>
    d188:	stmibvs	fp!, {r1, r3, r4, r8, ip, sp, pc}^
    d18c:	addsmi	r1, sl, #831488	; 0xcb000
    d190:	stmdbvs	fp!, {r1, ip, lr, pc}
    d194:	smlabble	r4, fp, r2, r4
    d198:	strtmi	r4, [r8], -r1, lsr #12
    d19c:			; <UNDEFINED> instruction: 0xf928f000
    d1a0:	movwcs	fp, #6415	; 0x190f
    d1a4:	stmdavs	r3!, {r0, r1, r5, r6, r7, r8, sp, lr}
    d1a8:			; <UNDEFINED> instruction: 0x0c01e9d4
    d1ac:	eorsle	r4, r6, #415236096	; 0x18c00000
    d1b0:	vmovne	r4, r9, s31, s32
    d1b4:	vstmiaeq	r3, {d14-d13}
    d1b8:	addsmi	r4, r6, #2046820352	; 0x7a000000
    d1bc:	eorvs	fp, r1, r2, lsl #30
    d1c0:			; <UNDEFINED> instruction: 0xf8402200
    d1c4:	eorle	r2, r7, r3, lsr #32
    d1c8:	stmiavs	r3!, {r1, r5, r8, fp, sp, lr}^
    d1cc:	ldrmi	r6, [r3], #-33	; 0xffffffdf
    d1d0:	andcc	pc, r0, ip, asr #17
    d1d4:	cmplt	r3, r6, lsl #22
    d1d8:	ldrmi	r6, [r9], -r0, ror #17
    d1dc:			; <UNDEFINED> instruction: 0xf7f64410
    d1e0:	stmdbvs	r2!, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    d1e4:	ldrmi	r9, [sl], #-2823	; 0xfffff4f9
    d1e8:	stmiavs	r0!, {r1, r5, r8, sp, lr}^
    d1ec:	ldrmi	r4, [r0], #-1585	; 0xfffff9cf
    d1f0:	ldm	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d1f4:	stmdavs	r2!, {r0, r1, r5, r8, fp, sp, lr}
    d1f8:			; <UNDEFINED> instruction: 0x61234443
    d1fc:	bvs	feafbf20 <__assert_fail@plt+0xfeaf86e8>
    d200:	stmibvs	r9!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    d204:	addmi	r1, fp, #331776	; 0x51000
    d208:	stmdbvs	fp!, {r1, ip, lr, pc}
    d20c:			; <UNDEFINED> instruction: 0xd104429a
    d210:	strtmi	r4, [r1], -r8, lsr #12
    d214:			; <UNDEFINED> instruction: 0xf8ecf000
    d218:	pop	{r0, r1, r2, r4, r8, r9, fp, ip, sp, pc}
    d21c:	tstlt	r8, #240, 2	; 0x3c
    d220:	movteq	lr, #51791	; 0xca4f
    d224:	biceq	lr, ip, pc, asr #20
    d228:			; <UNDEFINED> instruction: 0xf00a60a3
    d22c:	stmdavs	r3!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d230:	ldr	r6, [sp, r0, rrx]!
    d234:	svccs	0x00006821
    d238:	stmdbvs	r3, {r0, r2, r5, r7, ip, lr, pc}
    d23c:	umlalle	r4, fp, r9, r2
    d240:			; <UNDEFINED> instruction: 0x0c01e9d4
    d244:	stmible	sl!, {r2, r3, r7, r8, sl, lr}^
    d248:	vstmiaeq	r1, {d14-d13}
    d24c:	ldr	r3, [ip, r1, lsl #2]!
    d250:	addmi	r6, sl, #671744	; 0xa4000
    d254:	strtmi	sp, [r8], -r5, lsl #2
    d258:			; <UNDEFINED> instruction: 0xf0004621
    d25c:	ldrb	pc, [fp, r9, asr #17]	; <UNPREDICTABLE>
    d260:	cmnvs	r3, r3, lsr #18
    d264:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d268:	vst2.16	{d18-d21}, [pc], r0
    d26c:	adcvs	r7, r3, r0, lsl #1
    d270:			; <UNDEFINED> instruction: 0xffaaf00a
    d274:	rsbvs	r6, r0, r3, lsr #16
    d278:	blmi	3c70e8 <__assert_fail@plt+0x3c38b0>
    d27c:	subsne	pc, r5, #64, 4
    d280:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    d284:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d288:			; <UNDEFINED> instruction: 0xf7f64478
    d28c:	stmdbmi	ip, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    d290:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d294:			; <UNDEFINED> instruction: 0xf7f62000
    d298:	tstcs	r0, lr, lsl #16
    d29c:	andcs	r4, r1, r2, lsl #12
    d2a0:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2a4:	andcs	r4, r5, #114688	; 0x1c000
    d2a8:			; <UNDEFINED> instruction: 0xe7f34479
    d2ac:	ldrdeq	sp, [r1], -r4
    d2b0:	andeq	sp, r1, r4, asr sl
    d2b4:	andeq	sp, r1, ip, lsl fp
    d2b8:	andeq	sp, r1, lr, ror #18
    d2bc:	andeq	sp, r1, r8, ror r9
    d2c0:	andeq	sp, r1, r6, lsl #19
    d2c4:	andeq	sp, r1, ip, lsr #19
    d2c8:	svcmi	0x00f0e92d
    d2cc:	stclmi	6, cr4, [r6, #-124]	; 0xffffff84
    d2d0:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    d2d4:	ldrbtmi	r8, [sp], #-2818	; 0xfffff4fe
    d2d8:	stmdavs	ip!, {r6, r7, fp, sp, lr}
    d2dc:	bne	fe448b04 <__assert_fail@plt+0xfe4452cc>
    d2e0:	cdpne	0, 4, cr11, cr6, cr7, {4}
    d2e4:	ldrmi	r9, [r4], -r4, lsl #8
    d2e8:	blls	133b38 <__assert_fail@plt+0x130300>
    d2ec:	bls	4f1afc <__assert_fail@plt+0x4ee2c4>
    d2f0:	bls	531b04 <__assert_fail@plt+0x52e2cc>
    d2f4:	bcs	448b1c <__assert_fail@plt+0x4452e4>
    d2f8:	andls	r9, r1, #86016	; 0x15000
    d2fc:	andls	r9, r5, #90112	; 0x16000
    d300:	rsble	r2, r0, r0, lsl #22
    d304:			; <UNDEFINED> instruction: 0xa010f8dd
    d308:	bls	f3f14 <__assert_fail@plt+0xf06dc>
    d30c:	bl	dee60 <__assert_fail@plt+0xdb628>
    d310:	eor	r0, r6, r2, lsl #18
    d314:	beq	14819c <__assert_fail@plt+0x144964>
    d318:	ldmdble	sl!, {r1, r2, r4, r6, r8, sl, lr}
    d31c:	bl	fe99ec84 <__assert_fail@plt+0xfe99b44c>
    d320:	strtmi	r0, [r1], -sl, lsl #12
    d324:			; <UNDEFINED> instruction: 0xf7f64652
    d328:	ldrmi	lr, [r1, #2382]!	; 0x94e
    d32c:	suble	r4, r7, #-754974720	; 0xd3000000
    d330:	bl	fe9b3f40 <__assert_fail@plt+0xfe9b0708>
    d334:			; <UNDEFINED> instruction: 0xb12b0609
    d338:			; <UNDEFINED> instruction: 0x46584619
    d33c:	stmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d340:	ldrmi	r9, [fp], #2819	; 0xb03
    d344:	mrc	6, 0, r4, cr8, cr8, {2}
    d348:			; <UNDEFINED> instruction: 0xf7f61a10
    d34c:			; <UNDEFINED> instruction: 0xf8d8e846
    d350:	blls	5d3a8 <__assert_fail@plt+0x59b70>
    d354:	strtmi	r1, [ip], #-2879	; 0xfffff4c1
    d358:	bl	fe9de5cc <__assert_fail@plt+0xfe9dad94>
    d35c:	stmdavc	r2!, {r1, r3, r8, r9, sl}
    d360:			; <UNDEFINED> instruction: 0xf8d8b1aa
    d364:			; <UNDEFINED> instruction: 0x46201018
    d368:	ldc2	0, cr15, [r0, #-12]!
    d36c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d370:	adcsmi	sp, r7, #208, 2	; 0x34
    d374:	strtmi	sp, [r1], -sp, lsl #4
    d378:			; <UNDEFINED> instruction: 0x463a443c
    d37c:			; <UNDEFINED> instruction: 0xf7f64658
    d380:	stmdavc	r2!, {r1, r5, r8, fp, sp, lr, pc}
    d384:	ldrtmi	r1, [fp], #3062	; 0xbf6
    d388:	bcs	1ec4c <__assert_fail@plt+0x1b414>
    d38c:	ldrbmi	sp, [sl], r9, ror #3
    d390:	ldrbmi	lr, [sl], r2
    d394:	stmiblt	r2!, {r1, r5, fp, ip, sp, lr}^
    d398:	bne	fe448c00 <__assert_fail@plt+0xfe4453c8>
    d39c:			; <UNDEFINED> instruction: 0xf80a2400
    d3a0:	strbmi	r4, [r0], -r1, lsl #22
    d3a4:	ldrmi	lr, [r2], #-2509	; 0xfffff633
    d3a8:	bls	1343c4 <__assert_fail@plt+0x130b8c>
    d3ac:	bl	feab2404 <__assert_fail@plt+0xfeaaebcc>
    d3b0:	andlt	r0, r7, r2, lsl #6
    d3b4:	blhi	c86b0 <__assert_fail@plt+0xc4e78>
    d3b8:	svcmi	0x00f0e8bd
    d3bc:	mrclt	7, 5, APSR_nzcv, cr2, cr15, {7}
    d3c0:			; <UNDEFINED> instruction: 0x462c46da
    d3c4:	andcc	lr, r1, r6, ror #15
    d3c8:	cdp2	0, 15, cr15, cr14, cr10, {0}
    d3cc:	eorvs	r9, r8, r4
    d3d0:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    d3d4:	andcs	r2, r0, r5, lsl #4
    d3d8:			; <UNDEFINED> instruction: 0xf7f54479
    d3dc:	tstcs	r0, ip, ror #30
    d3e0:	andcs	r4, r1, r2, lsl #12
    d3e4:	ldmda	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3e8:	ldrdeq	r2, [r3], -r2	; <UNPREDICTABLE>
    d3ec:	muleq	r1, r4, r8
    d3f0:	svcmi	0x00f0e92d
    d3f4:	bmi	1d39610 <__assert_fail@plt+0x1d35dd8>
    d3f8:	strmi	r2, [pc], -r0, lsl #6
    d3fc:	movwcc	lr, #6605	; 0x19cd
    d400:	movwls	r4, #1146	; 0x47a
    d404:			; <UNDEFINED> instruction: 0xf7ff4680
    d408:	ldmdavs	r8!, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    d40c:			; <UNDEFINED> instruction: 0xf0002800
    d410:	ldmdavs	fp!, {r4, r6, r7, pc}^
    d414:	addmi	pc, r0, r0, lsl #2
    d418:			; <UNDEFINED> instruction: 0xf8533801
    d41c:	addeq	r5, r0, r0, lsr #32
    d420:			; <UNDEFINED> instruction: 0xf0402d00
    d424:	strhcc	r8, [r8], -fp
    d428:			; <UNDEFINED> instruction: 0xf00a46a9
    d42c:	ldmdavs	sl!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    d430:			; <UNDEFINED> instruction: 0x401cf8d8
    d434:	ldrmi	r4, [r6], -sl, lsr #13
    d438:	stccs	6, cr4, [r0], {131}	; 0x83
    d43c:	addshi	pc, r8, r0
    d440:			; <UNDEFINED> instruction: 0xf1ab687b
    d444:	bl	cd85c <__assert_fail@plt+0xca024>
    d448:			; <UNDEFINED> instruction: 0xf8530584
    d44c:	addsmi	r0, sp, #4, 22	; 0x1000
    d450:	svceq	0x0004f841
    d454:	bl	281c40 <__assert_fail@plt+0x27e408>
    d458:	adcmi	r0, r6, #4, 2
    d45c:	svclt	0x00944625
    d460:	movwcs	r2, #4864	; 0x1300
    d464:	svclt	0x00284291
    d468:			; <UNDEFINED> instruction: 0xb1bb2300
    d46c:	bl	2e7660 <__assert_fail@plt+0x2e3e28>
    d470:	strtmi	r0, [r5], -r4, lsl #25
    d474:	addeq	lr, r1, r3, lsl #22
    d478:			; <UNDEFINED> instruction: 0xf8503501
    d47c:	stmdbne	fp, {r2, r8, r9, fp, sp, lr, pc}^
    d480:	addsmi	r1, r3, #27648	; 0x6c00
    d484:	bl	14b5bc <__assert_fail@plt+0x147d84>
    d488:	movwcs	fp, #3884	; 0xf2c
    d48c:	adcmi	r2, lr, #67108864	; 0x4000000
    d490:	movwcs	fp, #3992	; 0xf98
    d494:	mvnle	r2, r0, lsl #22
    d498:	cmnle	fp, #1342177290	; 0x5000000a
    d49c:	ldrdmi	pc, [r0], -r8	; <UNPREDICTABLE>
    d4a0:	ldmibvs	r9!, {r0, r1, r3, r4, r6, r9, sl, lr}
    d4a4:	strbmi	r4, [r0], -sl, lsr #12
    d4a8:	eorge	pc, r5, fp, asr #16
    d4ac:	strmi	r4, [r4], -r0, lsr #15
    d4b0:	teqle	sl, r0, lsl #16
    d4b4:			; <UNDEFINED> instruction: 0x201cf8d8
    d4b8:	adcsmi	r1, r1, #20736	; 0x5100
    d4bc:	bvs	fee41e54 <__assert_fail@plt+0xfee3e61c>
    d4c0:	addmi	r4, r6, #20, 12	; 0x1400000
    d4c4:	movwcs	fp, #3884	; 0xf2c
    d4c8:	stmdacs	r0, {r0, r8, r9, sp}
    d4cc:	movwcs	fp, #7944	; 0x1f08
    d4d0:	adcsvs	fp, lr, #-1073741820	; 0xc0000004
    d4d4:			; <UNDEFINED> instruction: 0x401cf8d8
    d4d8:			; <UNDEFINED> instruction: 0xb3206a78
    d4dc:	addsmi	r6, r8, #765952	; 0xbb000
    d4e0:	bne	701d6c <__assert_fail@plt+0x6fe534>
    d4e4:	svclt	0x00142b01
    d4e8:	ldrbeq	lr, [r3], -r6, lsr #23
    d4ec:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    d4f0:	addmi	fp, lr, #-2147483644	; 0x80000004
    d4f4:			; <UNDEFINED> instruction: 0x460ebf38
    d4f8:	svclt	0x00382e01
    d4fc:	ldmdavs	sl!, {r0, r9, sl, sp}
    d500:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    d504:	addmi	r1, fp, #17408	; 0x4400
    d508:			; <UNDEFINED> instruction: 0x4658d397
    d50c:	mcr	7, 3, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d510:	tstcs	r0, sl, ror r9
    d514:	mvnscc	pc, #79	; 0x4f
    d518:	mvnsvs	r6, ip, lsr r0
    d51c:	eorsvs	r6, fp, #-2147483634	; 0x8000000e
    d520:	pop	{r0, r2, ip, sp, pc}
    d524:	ldmdaeq	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    d528:	bvs	1f074b8 <__assert_fail@plt+0x1f03c80>
    d52c:			; <UNDEFINED> instruction: 0x201cf8d8
    d530:	svclt	0x0083429e
    d534:			; <UNDEFINED> instruction: 0x4633627e
    d538:			; <UNDEFINED> instruction: 0x401cf8d8
    d53c:	orrslt	r4, fp, r4, lsl r6
    d540:	addsmi	r6, r9, #757760	; 0xb9000
    d544:	bne	ff30398c <__assert_fail@plt+0xff300154>
    d548:	andle	r2, pc, r1, lsl #22
    d54c:	ldrbeq	lr, [r3], -r6, lsl #22
    d550:	andcc	fp, r1, #-2147483642	; 0x80000006
    d554:	svclt	0x00384296
    d558:	mcrcs	6, 0, r4, cr1, cr6, {0}
    d55c:	bl	fea5e808 <__assert_fail@plt+0xfea5afd0>
    d560:	svclt	0x00380904
    d564:	strb	r2, [sl, r1, lsl #12]
    d568:	rscsle	r1, r1, r3, ror ip
    d56c:	strb	r3, [pc, r1, lsl #12]!
    d570:	ldrb	r4, [r2, -r9, asr #12]!
    d574:	rscscs	r4, r2, #21504	; 0x5400
    d578:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    d57c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d580:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    d584:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d588:	andcs	r4, r5, #311296	; 0x4c000
    d58c:			; <UNDEFINED> instruction: 0xf7f54479
    d590:			; <UNDEFINED> instruction: 0x4621ee92
    d594:	andcs	r4, r1, r2, lsl #12
    d598:	svc	0x003cf7f5
    d59c:			; <UNDEFINED> instruction: 0xf44f4b0f
    d5a0:	stmdbmi	pc, {r0, r1, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
    d5a4:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    d5a8:	movwcc	r4, #50297	; 0xc479
    d5ac:			; <UNDEFINED> instruction: 0xf7f64478
    d5b0:	blmi	387ac8 <__assert_fail@plt+0x384290>
    d5b4:	andne	pc, r5, #64, 4
    d5b8:	stmdami	sp, {r2, r3, r8, fp, lr}
    d5bc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d5c0:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    d5c4:	ldmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d5c8:	andeq	sp, r1, ip, lsl #16
    d5cc:	andeq	sp, r1, r4, lsr #16
    d5d0:	andeq	sp, r1, r6, ror r6
    d5d4:	andeq	sp, r1, lr, lsr r7
    d5d8:	andeq	sp, r1, r4, asr r7
    d5dc:	strdeq	sp, [r1], -sl
    d5e0:	andeq	sp, r1, ip, asr #12
    d5e4:	andeq	sp, r1, r8, ror #13
    d5e8:	andeq	sp, r1, r4, ror #15
    d5ec:	andeq	sp, r1, r6, lsr r6
    d5f0:			; <UNDEFINED> instruction: 0x0001d6be
    d5f4:	andcs	fp, r0, r8, lsl #10
    d5f8:	mcr	7, 3, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    d5fc:	svclt	0x00d82800
    d600:	andmi	pc, r0, pc, rrx
    d604:	svclt	0x0000bd08
    d608:	blmi	2faaf0 <__assert_fail@plt+0x2f72b8>
    d60c:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    d610:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    d614:	cmplt	sl, r2, lsr #16
    d618:	ldrmi	r2, [r0], -r0, lsl #10
    d61c:	svc	0x007ef7f5
    d620:	svccs	0x0004f854
    d624:	ldrmi	r1, [sp], #-3139	; 0xfffff3bd
    d628:	mvnsle	r2, r0, lsl #20
    d62c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    d630:			; <UNDEFINED> instruction: 0x46284615
    d634:	svclt	0x0000bd38
    d638:	andeq	r1, r3, r2, lsl #13
    d63c:	andeq	r0, r0, ip, asr r3
    d640:			; <UNDEFINED> instruction: 0x4604b570
    d644:			; <UNDEFINED> instruction: 0xf7ff460e
    d648:			; <UNDEFINED> instruction: 0xf44fffdf
    d64c:	adcvs	r5, r3, r0, lsl #7
    d650:	andcs	r4, r0, r5, lsl #12
    d654:	mcr	7, 2, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d658:	eorvs	r2, r2, r0, lsl #4
    d65c:	svclt	0x00d82800
    d660:	andmi	pc, r0, pc, rrx
    d664:	rsbvs	r4, r0, r5, lsl #5
    d668:	stmibne	r9!, {r0, r1, r4, fp, ip, lr, pc}
    d66c:	andsle	r4, r2, #268435464	; 0x10000008
    d670:	rsbvs	r1, r3, r3, asr #20
    d674:	stmdbcc	r2, {r0, r3, r4, r7, fp}
    d678:	cmnlt	r1, r1, lsr #2
    d67c:	ldrmi	r4, [r0], -ip, lsl #18
    d680:	andcs	lr, r5, #196, 18	; 0x310000
    d684:	mvnvs	r4, r9, ror r4
    d688:	andcs	lr, r9, #196, 18	; 0x310000
    d68c:	eorvs	r6, r1, #227	; 0xe3
    d690:	andcs	fp, r1, r0, ror sp
    d694:	andcs	fp, r2, r0, ror sp
    d698:	blmi	1bcc60 <__assert_fail@plt+0x1b9428>
    d69c:	andcs	pc, r6, #64, 4
    d6a0:	stmdami	r6, {r0, r2, r8, fp, lr}
    d6a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d6a8:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    d6ac:	stmia	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6b0:			; <UNDEFINED> instruction: 0xfffffa19
    d6b4:	strdeq	sp, [r1], -ip
    d6b8:	andeq	sp, r1, lr, asr #10
    d6bc:	andeq	sp, r1, sl, ror #12
    d6c0:			; <UNDEFINED> instruction: 0xf5b36843
    d6c4:	movwle	r3, #24320	; 0x5f00
    d6c8:			; <UNDEFINED> instruction: 0xf5b36883
    d6cc:	svclt	0x00983f00
    d6d0:	movwcc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d6d4:	ldrbmi	r6, [r0, -r3, asr #1]!
    d6d8:	vadd.i8	q11, <illegal reg q15.5>, q0
    d6dc:			; <UNDEFINED> instruction: 0xf6c773ff
    d6e0:	addsmi	r7, r8, #-67108861	; 0xfc000003
    d6e4:			; <UNDEFINED> instruction: 0xf04fb570
    d6e8:	andvs	r0, sp, r0, lsl #10
    d6ec:	stmib	r1, {r0, r2, r3, r8, sp, lr}^
    d6f0:	stmib	r1, {r0, r8, sl, ip, lr}^
    d6f4:	stmdale	sp, {r0, r3, r8, sl, ip, lr}
    d6f8:	strmi	r3, [ip], -r1
    d6fc:			; <UNDEFINED> instruction: 0xf00a4616
    d700:			; <UNDEFINED> instruction: 0xf04ffd63
    d704:	strdvs	r3, [r5, #-63]!	; 0xffffffc1
    d708:	strvs	lr, [r6, #-2500]	; 0xfffff63c
    d70c:	stmib	r4, {r0, r1, r5, r9, sp, lr}^
    d710:	cfldr64lt	mvdx0, [r0, #-12]!
    d714:			; <UNDEFINED> instruction: 0xf44f4b05
    d718:	stmdbmi	r5, {r0, r1, r2, r3, r9, ip, sp, lr}
    d71c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    d720:	teqcc	r8, #2030043136	; 0x79000000
    d724:			; <UNDEFINED> instruction: 0xf7f64478
    d728:	svclt	0x0000e888
    d72c:	andeq	sp, r1, r2, lsl #13
    d730:	ldrdeq	sp, [r1], -r4
    d734:	andeq	sp, r1, r8, lsl #12
    d738:			; <UNDEFINED> instruction: 0xf04f69c0
    d73c:	stmdbvs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    d740:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    d744:	bicvs	r6, ip, r8
    d748:			; <UNDEFINED> instruction: 0xf85d610a
    d74c:	andvs	r4, fp, #4, 22	; 0x1000
    d750:	svclt	0x00004770
    d754:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    d758:	strcs	fp, [r0, #-483]	; 0xfffffe1d
    d75c:	strtmi	r4, [lr], -r4, lsl #12
    d760:	strcc	r4, [r1, #-1560]	; 0xfffff9e8
    d764:	mrc	7, 6, APSR_nzcv, cr10, cr5, {7}
    d768:	svccc	0x0004f854
    d76c:	blcs	1e78c <__assert_fail@plt+0x1af54>
    d770:	stmdami	sl, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d774:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    d778:	ldc2	7, cr15, [r4], {255}	; 0xff
    d77c:	andcs	fp, r1, r8, lsl #2
    d780:	stmdami	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    d784:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    d788:	stc2	7, cr15, [ip], {255}	; 0xff
    d78c:	svclt	0x00183800
    d790:	ldcllt	0, cr2, [r0, #-4]!
    d794:			; <UNDEFINED> instruction: 0x461e461d
    d798:	svclt	0x0000e7eb
    d79c:	ldrdeq	sp, [r1], -sl
    d7a0:	strdeq	sp, [r1], -r2
    d7a4:			; <UNDEFINED> instruction: 0x4615b5f0
    d7a8:	addlt	r4, r5, r2, lsr #20
    d7ac:	vmlage.f64	d4, d1, d18
    d7b0:			; <UNDEFINED> instruction: 0x4607447a
    d7b4:			; <UNDEFINED> instruction: 0x460c4630
    d7b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d7bc:			; <UNDEFINED> instruction: 0xf04f9303
    d7c0:			; <UNDEFINED> instruction: 0xf00a0300
    d7c4:	bllt	1a4c328 <__assert_fail@plt+0x1a48af0>
    d7c8:			; <UNDEFINED> instruction: 0xf00a4638
    d7cc:	bllt	84c390 <__assert_fail@plt+0x848b58>
    d7d0:	strmi	r4, [r0, r8, lsr #12]!
    d7d4:	blle	454fec <__assert_fail@plt+0x4517b4>
    d7d8:			; <UNDEFINED> instruction: 0xf00a4630
    d7dc:	stmiblt	r0!, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    d7e0:			; <UNDEFINED> instruction: 0xf00a4630
    d7e4:	bmi	58c3a0 <__assert_fail@plt+0x588b68>
    d7e8:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    d7ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d7f0:	subsmi	r9, sl, r3, lsl #22
    d7f4:			; <UNDEFINED> instruction: 0x4620d11b
    d7f8:	ldcllt	0, cr11, [r0, #20]!
    d7fc:	mcr	7, 5, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    d800:	ldrtmi	r4, [r0], -r5, lsl #12
    d804:			; <UNDEFINED> instruction: 0xf00a682f
    d808:	ldmdblt	r0!, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    d80c:			; <UNDEFINED> instruction: 0xf00a4630
    d810:	svccs	0x0000fad7
    d814:	eorvs	sp, pc, r7, ror #1
    d818:			; <UNDEFINED> instruction: 0xf7f5e7e5
    d81c:	stmdavs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
    d820:	blx	2c9838 <__assert_fail@plt+0x2c6000>
    d824:	mrc	7, 4, APSR_nzcv, cr10, cr5, {7}
    d828:			; <UNDEFINED> instruction: 0xf0046800
    d82c:			; <UNDEFINED> instruction: 0xf7f5f9eb
    d830:	svclt	0x0000ed4e
    d834:	andeq	r1, r3, r0, ror #9
    d838:			; <UNDEFINED> instruction: 0x000002b4
    d83c:	andeq	r1, r3, r6, lsr #9
    d840:			; <UNDEFINED> instruction: 0x4616b5f0
    d844:			; <UNDEFINED> instruction: 0xf1104a2b
    d848:	blmi	ad15e0 <__assert_fail@plt+0xacdda8>
    d84c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    d850:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    d854:	movwls	r6, #14363	; 0x381b
    d858:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d85c:	svcge	0x0001d02f
    d860:	ldrtmi	r4, [r8], -r4, lsl #12
    d864:	blx	fe1c9894 <__assert_fail@plt+0xfe1c605c>
    d868:	teqle	r9, r0, lsl #16
    d86c:			; <UNDEFINED> instruction: 0xf7f54620
    d870:	bllt	1049600 <__assert_fail@plt+0x1045dc8>
    d874:			; <UNDEFINED> instruction: 0x47a84630
    d878:	blle	455090 <__assert_fail@plt+0x451858>
    d87c:			; <UNDEFINED> instruction: 0xf00a4638
    d880:	bllt	fe44c2dc <__assert_fail@plt+0xfe448aa4>
    d884:			; <UNDEFINED> instruction: 0xf00a4638
    d888:	bmi	74c2fc <__assert_fail@plt+0x748ac4>
    d88c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    d890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d894:	subsmi	r9, sl, r3, lsl #22
    d898:	strtmi	sp, [r0], -r0, lsr #2
    d89c:	ldcllt	0, cr11, [r0, #20]!
    d8a0:	mrc	7, 2, APSR_nzcv, cr12, cr5, {7}
    d8a4:	ldrtmi	r4, [r8], -r5, lsl #12
    d8a8:			; <UNDEFINED> instruction: 0xf00a682e
    d8ac:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    d8b0:			; <UNDEFINED> instruction: 0xf00a4638
    d8b4:	vmlacs.f32	s30, s1, s10
    d8b8:	eorvs	sp, lr, r7, ror #1
    d8bc:	ldrtmi	lr, [r0], -r5, ror #15
    d8c0:	strmi	r4, [r4], -r8, lsl #15
    d8c4:			; <UNDEFINED> instruction: 0xf7f5e7e1
    d8c8:			; <UNDEFINED> instruction: 0xf04fee4a
    d8cc:			; <UNDEFINED> instruction: 0x460534ff
    d8d0:	stmdavs	lr!, {r3, r4, r5, r9, sl, lr}
    d8d4:	blx	1d49904 <__assert_fail@plt+0x1d460cc>
    d8d8:	ldrb	r6, [r6, lr, lsr #32]
    d8dc:	ldcl	7, cr15, [r6], #980	; 0x3d4
    d8e0:	mrc	7, 1, APSR_nzcv, cr12, cr5, {7}
    d8e4:			; <UNDEFINED> instruction: 0xf0046800
    d8e8:			; <UNDEFINED> instruction: 0xf7f5f98d
    d8ec:	stmdavs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    d8f0:			; <UNDEFINED> instruction: 0xf9a2f004
    d8f4:	andeq	r1, r3, r2, asr #8
    d8f8:			; <UNDEFINED> instruction: 0x000002b4
    d8fc:	andeq	r1, r3, r2, lsl #8
    d900:	mvnsmi	lr, #737280	; 0xb4000
    d904:	strmi	r4, [sp], -r6, lsl #12
    d908:			; <UNDEFINED> instruction: 0xf7f54617
    d90c:			; <UNDEFINED> instruction: 0xf8d0ee28
    d910:	orrslt	r9, sp, #0
    d914:			; <UNDEFINED> instruction: 0x4680683a
    d918:	svclt	0x00142a00
    d91c:	andscs	r4, r0, r0, lsl r6
    d920:	bl	fec4593c <__assert_fail@plt+0xfec42104>
    d924:	b	13d162c <__assert_fail@plt+0x13cddf4>
    d928:	ldmdale	sl, {r6, sl}
    d92c:	addmi	r4, r5, #32, 12	; 0x2000000
    d930:	stmdblt	r2, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}^
    d934:	eorsvs	fp, r8, lr, asr #19
    d938:	ldc	7, cr15, [r6, #980]	; 0x3d4
    d93c:			; <UNDEFINED> instruction: 0xf8c8b170
    d940:	pop	{ip, pc}
    d944:	addmi	r8, r2, #248, 6	; 0xe0000003
    d948:	ldrtmi	fp, [r0], -r8, lsl #30
    d94c:			; <UNDEFINED> instruction: 0x4601d0f6
    d950:			; <UNDEFINED> instruction: 0x46306038
    d954:	stcl	7, cr15, [ip], {245}	; 0xf5
    d958:	mvnsle	r2, r0, lsl #16
    d95c:	ldmfd	sp!, {sp}
    d960:			; <UNDEFINED> instruction: 0x462883f8
    d964:	mvnle	r2, r0, lsl #20
    d968:	blmi	287900 <__assert_fail@plt+0x2840c8>
    d96c:	stmdbmi	r9, {r0, r1, r2, r3, r6, r9, sp}
    d970:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    d974:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d978:	svc	0x005ef7f5
    d97c:	subcs	r4, r7, #7168	; 0x1c00
    d980:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    d984:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d988:			; <UNDEFINED> instruction: 0xf7f54478
    d98c:	svclt	0x0000ef56
    d990:	andeq	sp, r1, r2, lsr #9
    d994:	andeq	sp, r1, r4, ror r4
    d998:	andeq	sp, r1, sl, lsl #9
    d99c:	muleq	r1, r0, r4
    d9a0:	andeq	sp, r1, r2, ror #8
    d9a4:	andeq	sp, r1, ip, ror #8
    d9a8:			; <UNDEFINED> instruction: 0x4604b510
    d9ac:			; <UNDEFINED> instruction: 0xffa8f7ff
    d9b0:	ldfltd	f3, [r0, #-0]
    d9b4:			; <UNDEFINED> instruction: 0xf7f54620
    d9b8:			; <UNDEFINED> instruction: 0xf00aec0c
    d9bc:	svclt	0x0000fcdd
    d9c0:	push	{r2, r5, fp, lr}
    d9c4:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
    d9c8:			; <UNDEFINED> instruction: 0xf9f6f001
    d9cc:	eorsle	r2, ip, r0, lsl #16
    d9d0:			; <UNDEFINED> instruction: 0xf7f54605
    d9d4:			; <UNDEFINED> instruction: 0xf04fedc4
    d9d8:			; <UNDEFINED> instruction: 0xf04f0900
    d9dc:			; <UNDEFINED> instruction: 0x46c837ff
    d9e0:	strtmi	r4, [r8], -r6, lsl #12
    d9e4:	andhi	pc, r0, r6, asr #17
    d9e8:	mcr	7, 4, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    d9ec:	strmi	r2, [r4], -r0, lsl #2
    d9f0:	stfvcp	f3, [r3], {136}	; 0x88
    d9f4:	blcs	b99a48 <__assert_fail@plt+0xb96210>
    d9f8:	stfvcd	f5, [r3, #-20]!	; 0xffffffec
    d9fc:	rscsle	r2, r0, r0, lsl #22
    da00:	blcs	bb0494 <__assert_fail@plt+0xbacc5c>
    da04:			; <UNDEFINED> instruction: 0xf000d0ed
    da08:			; <UNDEFINED> instruction: 0xf04fffd7
    da0c:	addmi	r0, r7, #16384	; 0x4000
    da10:			; <UNDEFINED> instruction: 0x4607bfb8
    da14:	ldmdavs	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    da18:	strtmi	fp, [r8], -r6, asr #18
    da1c:	mcr	7, 7, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    da20:	svceq	0x0000f1b9
    da24:			; <UNDEFINED> instruction: 0x4638d011
    da28:	mvnshi	lr, #12386304	; 0xbd0000
    da2c:	tstcs	r8, sl, lsl #20
    da30:			; <UNDEFINED> instruction: 0xf00a447a
    da34:	bmi	28ba80 <__assert_fail@plt+0x288248>
    da38:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    da3c:	strtmi	r4, [r0], -r3, lsl #12
    da40:	stcl	7, cr15, [r8], #980	; 0x3d4
    da44:			; <UNDEFINED> instruction: 0xf7f54628
    da48:			; <UNDEFINED> instruction: 0xf04feeda
    da4c:			; <UNDEFINED> instruction: 0x463837ff
    da50:	mvnshi	lr, #12386304	; 0xbd0000
    da54:	andeq	sp, r1, sl, asr r4
    da58:	strdeq	sp, [r1], -r0
    da5c:	andeq	sp, r1, sl, lsl #16
    da60:			; <UNDEFINED> instruction: 0x460cb570
    da64:	strmi	r2, [r6], -r1, lsl #2
    da68:	blx	ff6c9a9e <__assert_fail@plt+0xff6c6266>
    da6c:	streq	pc, [r1, #-16]
    da70:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    da74:	strtmi	sp, [r8], -r1
    da78:	stmdavs	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    da7c:	andeq	pc, r8, #4, 2
    da80:	tstcc	r1, r0, lsr #16
    da84:			; <UNDEFINED> instruction: 0xf7ff0089
    da88:	cmplt	r0, fp, lsr pc	; <UNPREDICTABLE>
    da8c:	eorvs	r6, r0, r3, ror #16
    da90:	eorvs	pc, r3, r0, asr #16
    da94:	stmdavs	r3!, {r3, r5, r9, sl, lr}^
    da98:	rsbvs	r3, r3, r1, lsl #6
    da9c:			; <UNDEFINED> instruction: 0xf04fbd70
    daa0:			; <UNDEFINED> instruction: 0xe7e835ff
    daa4:			; <UNDEFINED> instruction: 0x460cb538
    daa8:	strmi	r2, [r5], -r1, lsl #2
    daac:	blx	fee49ae2 <__assert_fail@plt+0xfee462aa>
    dab0:	ldrle	r0, [r4], #-1987	; 0xfffff83d
    dab4:	movweq	lr, #6612	; 0x19d4
    dab8:	svclt	0x003c4283
    dabc:	bl	a7b4c <__assert_fail@plt+0xa4314>
    dac0:	movwle	r0, #25219	; 0x6283
    dac4:	rscscc	pc, pc, pc, asr #32
    dac8:	ldclt	0, cr6, [r8, #-916]!	; 0xfffffc6c
    dacc:	adcvs	r4, r3, r3, lsl #5
    dad0:			; <UNDEFINED> instruction: 0xf852d0f8
    dad4:	movwcc	r1, #6916	; 0x1b04
    dad8:	lfmle	f4, 2, [r7], #564	; 0x234
    dadc:	strdcs	sp, [r0], -r2
    dae0:	svclt	0x0000bd38
    dae4:	andcs	r4, r4, r5, lsl sl
    dae8:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    daec:	addlt	fp, r6, r0, lsl r5
    daf0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    daf4:			; <UNDEFINED> instruction: 0xf04f9305
    daf8:			; <UNDEFINED> instruction: 0xf7f50300
    dafc:	strbtmi	lr, [r9], -lr, ror #23
    db00:	andcs	r4, r7, r4, lsl #12
    db04:	svccc	0x00fff1b4
    db08:	ldrcs	fp, [r4], #-3848	; 0xfffff0f8
    db0c:	bl	ffacbae8 <__assert_fail@plt+0xffac82b0>
    db10:	ldmib	sp, {r4, r5, r8, fp, ip, sp, pc}^
    db14:	movwcc	r2, #4864	; 0x1300
    db18:			; <UNDEFINED> instruction: 0xf1b2bf0c
    db1c:	ssub8mi	r3, r4, pc	; <UNPREDICTABLE>
    db20:	blmi	1e0348 <__assert_fail@plt+0x1dcb10>
    db24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    db28:	blls	167b98 <__assert_fail@plt+0x164360>
    db2c:	qaddle	r4, sl, r2
    db30:	andlt	r4, r6, r0, lsr #12
    db34:			; <UNDEFINED> instruction: 0xf7f5bd10
    db38:	svclt	0x0000ebca
    db3c:	andeq	r1, r3, r6, lsr #3
    db40:			; <UNDEFINED> instruction: 0x000002b4
    db44:	andeq	r1, r3, ip, ror #2
    db48:	svcmi	0x00f0e92d
    db4c:	bmi	a1f59c <__assert_fail@plt+0xa1bd64>
    db50:	cfstr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
    db54:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    db58:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    db5c:			; <UNDEFINED> instruction: 0xf04f9383
    db60:	cdpne	3, 0, cr0, cr3, cr0, {0}
    db64:	ldcle	3, cr9, [r3, #-4]!
    db68:			; <UNDEFINED> instruction: 0xf10d2300
    db6c:	strmi	r0, [r9], ip, lsl #22
    db70:			; <UNDEFINED> instruction: 0x27054698
    db74:	ldrbmi	r9, [ip], -r1, lsl #20
    db78:			; <UNDEFINED> instruction: 0x465a1ad5
    db7c:	svclt	0x00a82d40
    db80:	stmiane	lr!, {r6, r8, sl, sp}^
    db84:			; <UNDEFINED> instruction: 0xf8a28097
    db88:			; <UNDEFINED> instruction: 0xf8428006
    db8c:	movwcc	r3, #6920	; 0x1b08
    db90:	ldrhle	r4, [r7, #35]!	; 0x23
    db94:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    db98:	strtmi	r2, [r9], -r0, lsl #4
    db9c:			; <UNDEFINED> instruction: 0xf7f54658
    dba0:	mcrrne	11, 14, lr, r3, cr4
    dba4:			; <UNDEFINED> instruction: 0x4633d015
    dba8:	strbeq	lr, [r5, #2827]	; 0xb0b
    dbac:	ldrmi	r4, [r9], lr, asr #12
    dbb0:			; <UNDEFINED> instruction: 0x3006f9b4
    dbb4:	andle	r2, r3, r0, lsr #22
    dbb8:	ldrbmi	r6, [r1], -r0, lsr #16
    dbbc:	stmdblt	r0, {r4, r5, r7, r8, r9, sl, lr}^
    dbc0:	adcmi	r3, ip, #8, 8	; 0x8000000
    dbc4:	bls	8239c <__assert_fail@plt+0x7eb64>
    dbc8:	ldrtmi	r4, [r1], fp, asr #12
    dbcc:	lfmle	f4, 2, [r1], {154}	; 0x9a
    dbd0:	bmi	255bd8 <__assert_fail@plt+0x2523a0>
    dbd4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    dbd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dbdc:	subsmi	r9, sl, r3, lsl #23
    dbe0:			; <UNDEFINED> instruction: 0xf50dd103
    dbe4:	pop	{r0, r2, r8, sl, fp, ip, sp, lr}
    dbe8:			; <UNDEFINED> instruction: 0xf7f58ff0
    dbec:	svclt	0x0000eb70
    dbf0:	andeq	r1, r3, sl, lsr r1
    dbf4:			; <UNDEFINED> instruction: 0x000002b4
    dbf8:	strheq	r1, [r3], -sl
    dbfc:	blmi	660464 <__assert_fail@plt+0x65cc2c>
    dc00:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    dc04:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    dc08:	movwls	r6, #14363	; 0x381b
    dc0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dc10:	mrc2	7, 6, pc, cr6, cr15, {7}
    dc14:	ble	57c1c <__assert_fail@plt+0x543e4>
    dc18:			; <UNDEFINED> instruction: 0xff64f7ff
    dc1c:			; <UNDEFINED> instruction: 0xf06f4912
    dc20:	addsmi	r4, r0, #0, 4
    dc24:	svclt	0x0018466a
    dc28:	ldrbtmi	r3, [r9], #-1
    dc2c:	movwls	r2, #768	; 0x300
    dc30:	movwcc	lr, #6605	; 0x19cd
    dc34:			; <UNDEFINED> instruction: 0xff88f7ff
    dc38:	ldmib	sp, {r2, r3, r8, r9, fp, lr}^
    dc3c:	ldrbtmi	r1, [fp], #-512	; 0xfffffe00
    dc40:	andne	lr, r0, #3194880	; 0x30c000
    dc44:	blmi	1e0474 <__assert_fail@plt+0x1dcc3c>
    dc48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dc4c:	blls	e7cbc <__assert_fail@plt+0xe4484>
    dc50:	qaddle	r4, sl, r2
    dc54:			; <UNDEFINED> instruction: 0xf85db005
    dc58:			; <UNDEFINED> instruction: 0xf7f5fb04
    dc5c:	svclt	0x0000eb38
    dc60:	muleq	r3, r0, r0
    dc64:			; <UNDEFINED> instruction: 0x000002b4
    dc68:			; <UNDEFINED> instruction: 0xfffffe33
    dc6c:	andeq	r2, r3, lr, rrx
    dc70:	andeq	r1, r3, r8, asr #32
    dc74:	bmi	a3acb4 <__assert_fail@plt+0xa3747c>
    dc78:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    dc7c:	strdlt	fp, [r4], r0
    dc80:			; <UNDEFINED> instruction: 0x460458d3
    dc84:	ldmdavs	fp, {r0, r3, r9, sl, fp, ip, pc}
    dc88:			; <UNDEFINED> instruction: 0xf04f9303
    dc8c:			; <UNDEFINED> instruction: 0xf0160300
    dc90:	svclt	0x001c0240
    dc94:	movwls	sl, #11018	; 0x2b0a
    dc98:	svclt	0x00184b21
    dc9c:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
    dca0:	biclt	r7, r5, sp, lsl sl
    dca4:	vst1.8	{d20-d22}, [r6 :128], r0
    dca8:			; <UNDEFINED> instruction: 0xf0012100
    dcac:			; <UNDEFINED> instruction: 0x1e04f93b
    dcb0:	blmi	7448c4 <__assert_fail@plt+0x74108c>
    dcb4:	bvc	16deea8 <__assert_fail@plt+0x16db670>
    dcb8:	bmi	6fa46c <__assert_fail@plt+0x6f6c34>
    dcbc:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    dcc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dcc4:	subsmi	r9, sl, r3, lsl #22
    dcc8:	strtmi	sp, [r0], -r4, lsr #2
    dccc:	pop	{r2, ip, sp, pc}
    dcd0:	strdlt	r4, [r3], -r0
    dcd4:	ldmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    dcd8:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    dcdc:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    dce0:			; <UNDEFINED> instruction: 0xf920f001
    dce4:	vmlane.f32	s18, s14, s2
    dce8:	blmi	484514 <__assert_fail@plt+0x480cdc>
    dcec:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    dcf0:	andsvc	r7, r9, #-805306363	; 0xd0000005
    dcf4:	ldrdcs	lr, [r1, -r6]
    dcf8:			; <UNDEFINED> instruction: 0xffdaf000
    dcfc:	ldrdcs	lr, [r1, -sp]
    dd00:	blx	fe3c9d34 <__assert_fail@plt+0xfe3c64fc>
    dd04:	ldrtmi	r4, [r8], -r5, lsl #12
    dd08:	stcl	7, cr15, [ip, #-980]!	; 0xfffffc2c
    dd0c:	streq	pc, [r1, #-5]
    dd10:	strb	r9, [sl, r1, lsl #20]!
    dd14:	b	ff6cbcf0 <__assert_fail@plt+0xff6c84b8>
    dd18:	andeq	r1, r3, r6, lsl r0
    dd1c:			; <UNDEFINED> instruction: 0x000002b4
    dd20:	andeq	r2, r3, lr
    dd24:	strdeq	r1, [r3], -r8
    dd28:	ldrdeq	r0, [r3], -r2
    dd2c:	andeq	pc, r1, sl, lsl #10
    dd30:			; <UNDEFINED> instruction: 0x00031fbe
    dd34:	cfstr32mi	mvfx11, [r4], {16}
    dd38:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    dd3c:	b	124bd18 <__assert_fail@plt+0x12484e0>
    dd40:	stmib	r4, {r8, r9, sp}^
    dd44:	ldclt	3, cr3, [r0, #-0]
    dd48:	andeq	r1, r3, r4, ror pc
    dd4c:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    dd50:			; <UNDEFINED> instruction: 0xf7f54478
    dd54:	stmdacc	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    dd58:	andcs	fp, r1, r8, lsl pc
    dd5c:	svclt	0x0000bd08
    dd60:	andeq	sp, r1, r0, ror #1
    dd64:	bmi	9601fc <__assert_fail@plt+0x95c9c4>
    dd68:	blmi	95ef54 <__assert_fail@plt+0x95b71c>
    dd6c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    dd70:	addlt	r5, r6, sl, lsl #17
    dd74:	strvs	lr, [r0, #-2515]	; 0xfffff62d
    dd78:	andls	r6, r5, #1179648	; 0x120000
    dd7c:	andeq	pc, r0, #79	; 0x4f
    dd80:	mrc2	7, 0, pc, cr14, cr15, {7}
    dd84:	ble	57d8c <__assert_fail@plt+0x54554>
    dd88:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    dd8c:			; <UNDEFINED> instruction: 0xf06f491d
    dd90:	addsmi	r4, r8, #0, 6
    dd94:	svclt	0x0018aa01
    dd98:	ldrbtmi	r3, [r9], #-1
    dd9c:			; <UNDEFINED> instruction: 0xf04f2400
    dda0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    dda4:	strls	r5, [r1], -r2, lsl #8
    dda8:			; <UNDEFINED> instruction: 0xf7ff9304
    ddac:	stcls	14, cr15, [r4, #-820]	; 0xfffffccc
    ddb0:	ble	25e84c <__assert_fail@plt+0x25b014>
    ddb4:	blmi	46060c <__assert_fail@plt+0x45cdd4>
    ddb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ddbc:	blls	167e2c <__assert_fail@plt+0x1645f4>
    ddc0:	tstle	r7, sl, asr r0
    ddc4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    ddc8:	andcs	r4, r5, #16, 18	; 0x40000
    ddcc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ddd0:	b	1c4bdac <__assert_fail@plt+0x1c48574>
    ddd4:	strtmi	r4, [r1], -fp, lsr #12
    ddd8:	strtmi	r4, [r0], -r2, lsl #12
    dddc:	bl	6cbdb8 <__assert_fail@plt+0x6c8580>
    dde0:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
    dde4:	sbcvc	pc, r6, #1325400064	; 0x4f000000
    dde8:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    ddec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ddf0:	stc	7, cr15, [r2, #-980]!	; 0xfffffc2c
    ddf4:	b	1acbdd0 <__assert_fail@plt+0x1ac8598>
    ddf8:	andeq	r0, r3, r8, lsr #30
    ddfc:			; <UNDEFINED> instruction: 0x000002b4
    de00:	andeq	r1, r3, lr, lsr pc
    de04:			; <UNDEFINED> instruction: 0xfffffd07
    de08:	ldrdeq	r0, [r3], -r8
    de0c:	andeq	sp, r1, lr, ror r0
    de10:	andeq	sp, r1, r2, lsl r1
    de14:	strdeq	sp, [r1], -r8
    de18:	andeq	sp, r1, r2, lsl #2
    de1c:			; <UNDEFINED> instruction: 0x4605b5f0
    de20:	addlt	r4, r7, r8, lsl ip
    de24:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
    de28:	stmiapl	r3!, {r3, r4, r9, sl, fp, lr}^
    de2c:			; <UNDEFINED> instruction: 0xf00b6818
    de30:	blmi	60c924 <__assert_fail@plt+0x6090ec>
    de34:	andcs	r5, r5, #164, 18	; 0x290000
    de38:	ldmdbmi	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    de3c:	ldmdavs	fp, {sp}
    de40:	stmdavs	r7!, {r0, r3, r4, r5, r6, sl, lr}
    de44:			; <UNDEFINED> instruction: 0xf7f59305
    de48:	ldmdbmi	r3, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    de4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    de50:	andcs	r4, r0, r6, lsl #12
    de54:	b	bcbe30 <__assert_fail@plt+0xbc85f8>
    de58:	andcs	r4, r5, #16, 18	; 0x40000
    de5c:			; <UNDEFINED> instruction: 0x46044479
    de60:			; <UNDEFINED> instruction: 0xf7f52000
    de64:	stmib	sp, {r3, r5, r9, fp, sp, lr, pc}^
    de68:	blls	166e70 <__assert_fail@plt+0x163638>
    de6c:	strcs	r4, [r0], #-1577	; 0xfffff9d7
    de70:	strmi	r9, [r2], -r3, lsl #8
    de74:	bmi	2b2684 <__assert_fail@plt+0x2aee4c>
    de78:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    de7c:			; <UNDEFINED> instruction: 0xf936f00a
    de80:	ldcllt	0, cr11, [r0, #28]!
    de84:	andeq	r0, r3, sl, ror #28
    de88:	andeq	r0, r0, r4, ror #5
    de8c:	andeq	r0, r0, r0, lsr #6
    de90:	andeq	r1, r3, r4, ror #11
    de94:	ldrdeq	sp, [r1], -r8
    de98:	ldrdeq	sp, [r1], -sl
    de9c:	ldrdeq	sp, [r1], -ip
    dea0:	andeq	sp, r1, lr, asr #1
    dea4:	mvnsmi	lr, sp, lsr #18
    dea8:			; <UNDEFINED> instruction: 0xf8144604
    deac:	cmplt	r3, #1024	; 0x400
    deb0:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    deb4:	svcmi	0x003a460d
    deb8:	ldrbtmi	r4, [r8], #3642	; 0xe3a
    debc:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    dec0:	ldmdale	ip, {r1, r5, r8, r9, fp, sp}^
    dec4:	stmdble	pc, {r0, r1, r2, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    dec8:	andeq	pc, r8, #-1073741784	; 0xc0000028
    decc:	stmdale	fp, {r1, r3, r4, r9, fp, sp}^
    ded0:			; <UNDEFINED> instruction: 0xf002e8df
    ded4:	bmi	d5cfe8 <__assert_fail@plt+0xd597b0>
    ded8:	bmi	1297b98 <__assert_fail@plt+0x1294360>
    dedc:	bmi	12a080c <__assert_fail@plt+0x129cfd4>
    dee0:	bmi	12a0810 <__assert_fail@plt+0x129cfd8>
    dee4:	bmi	12a0814 <__assert_fail@plt+0x129cfdc>
    dee8:	bmi	12a0818 <__assert_fail@plt+0x129cfe0>
    deec:	andeq	r4, lr, ip, lsl sl
    def0:	tstcs	r1, r2, lsr r6
    def4:			; <UNDEFINED> instruction: 0xf7f54628
    def8:	stmdacs	r0, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    defc:			; <UNDEFINED> instruction: 0xf814db0e
    df00:	blcs	1cb0c <__assert_fail@plt+0x192d4>
    df04:	ldrdcs	sp, [r1], -ip
    df08:	ldrhhi	lr, [r0, #141]!	; 0x8d
    df0c:	tstcs	r1, r6, lsr #20
    df10:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    df14:	bl	1f4bef0 <__assert_fail@plt+0x1f486b8>
    df18:	ble	ffc17f20 <__assert_fail@plt+0xffc146e8>
    df1c:	ldmfd	sp!, {sp}
    df20:	bmi	8ae6e8 <__assert_fail@plt+0x8aaeb0>
    df24:	strtmi	r2, [r8], -r1, lsl #2
    df28:			; <UNDEFINED> instruction: 0xf7f5447a
    df2c:			; <UNDEFINED> instruction: 0xe7e4eb72
    df30:	tstcs	r1, pc, lsl sl
    df34:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    df38:	bl	1acbf14 <__assert_fail@plt+0x1ac86dc>
    df3c:	bmi	787eb8 <__assert_fail@plt+0x784680>
    df40:	strtmi	r2, [r8], -r1, lsl #2
    df44:			; <UNDEFINED> instruction: 0xf7f5447a
    df48:	ldrb	lr, [r6, r4, ror #22]
    df4c:	tstcs	r1, sl, lsl sl
    df50:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    df54:	bl	174bf30 <__assert_fail@plt+0x17486f8>
    df58:	bmi	647e9c <__assert_fail@plt+0x644664>
    df5c:	strtmi	r2, [r8], -r1, lsl #2
    df60:			; <UNDEFINED> instruction: 0xf7f5447a
    df64:			; <UNDEFINED> instruction: 0xe7c8eb56
    df68:	eoreq	pc, r1, #-1073741784	; 0xc0000028
    df6c:	stmdale	lr, {r0, r2, r3, r4, r6, r9, fp, sp}
    df70:			; <UNDEFINED> instruction: 0x46294618
    df74:	bl	ff44bf50 <__assert_fail@plt+0xff448718>
    df78:	bicle	r3, r0, r1
    df7c:	blcs	1747ebc <__assert_fail@plt+0x1744684>
    df80:			; <UNDEFINED> instruction: 0x463ad1f2
    df84:	strtmi	r2, [r8], -r1, lsl #2
    df88:	bl	10cbf64 <__assert_fail@plt+0x10c872c>
    df8c:			; <UNDEFINED> instruction: 0x4642e7b5
    df90:	strtmi	r2, [r8], -r1, lsl #2
    df94:	bl	f4bf70 <__assert_fail@plt+0xf48738>
    df98:	svclt	0x0000e7af
    df9c:	andeq	sp, r1, r6, asr #1
    dfa0:	andeq	sp, r1, r4, lsr #1
    dfa4:	strheq	sp, [r1], -lr
    dfa8:	andeq	sp, r1, r6, rrx
    dfac:	andeq	sp, r1, r4, asr #32
    dfb0:	andeq	sp, r1, lr, lsr r0
    dfb4:	andeq	sp, r1, r0, lsr #32
    dfb8:	andeq	sp, r1, lr, lsl r0
    dfbc:	andeq	sp, r1, r8
    dfc0:	svcmi	0x00f0e92d
    dfc4:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    dfc8:	strmi	r8, [r5], -r2, lsl #22
    dfcc:			; <UNDEFINED> instruction: 0xf8df460b
    dfd0:			; <UNDEFINED> instruction: 0xf04fa5a4
    dfd4:			; <UNDEFINED> instruction: 0xf04f0801
    dfd8:	ldrbtmi	r0, [sl], #2304	; 0x900
    dfdc:	cfldr64vc	mvdx15, [r3, #-692]!	; 0xfffffd4c
    dfe0:	stmdbvs	r0!, {r2, r8, r9, sl, fp, sp, pc}
    dfe4:	bleq	74a408 <__assert_fail@plt+0x746bd0>
    dfe8:			; <UNDEFINED> instruction: 0xf8df607a
    dfec:	ldrbmi	r2, [r9], -ip, lsl #11
    dff0:	strcc	lr, [r4, #-2503]	; 0xfffff639
    dff4:	strcc	pc, [r4, #2271]	; 0x8df
    dff8:			; <UNDEFINED> instruction: 0xf8d7447a
    dffc:	ldmpl	r3, {r2, r4, r5, r6, r7, r8, r9, ip, lr}^
    e000:			; <UNDEFINED> instruction: 0xf8c7681b
    e004:			; <UNDEFINED> instruction: 0xf04f33b4
    e008:			; <UNDEFINED> instruction: 0xf5070300
    e00c:	mcr	3, 0, r7, cr8, cr4, {4}
    e010:			; <UNDEFINED> instruction: 0xf0003a10
    e014:			; <UNDEFINED> instruction: 0xf8daffb3
    e018:	ldmib	r4, {ip, sp}^
    e01c:	mrc	1, 0, r0, cr8, cr8, {0}
    e020:			; <UNDEFINED> instruction: 0x461e2a10
    e024:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e028:	stmib	sp, {r8, r9, sp}^
    e02c:			; <UNDEFINED> instruction: 0xf0018900
    e030:			; <UNDEFINED> instruction: 0xf8dffda3
    e034:	ldrtmi	r2, [r3], -ip, asr #10
    e038:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e03c:	strtmi	r9, [r8], -r0
    e040:	b	ff9cc01c <__assert_fail@plt+0xff9c87e4>
    e044:	vmlal.s8	q9, d0, d0
    e048:			; <UNDEFINED> instruction: 0xf8da815c
    e04c:	strtmi	r3, [r9], -r0
    e050:	ldrvs	pc, [r0, #-2271]!	; 0xfffff721
    e054:			; <UNDEFINED> instruction: 0xf8d74283
    e058:	svclt	0x00b833ec
    e05c:	andeq	pc, r0, sl, asr #17
    e060:	ldrbtmi	r2, [lr], #-32	; 0xffffffe0
    e064:	b	13dfacc <__assert_fail@plt+0x13dc294>
    e068:	stmib	r7, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr}^
    e06c:			; <UNDEFINED> instruction: 0xf7f58902
    e070:			; <UNDEFINED> instruction: 0xf8d6eb54
    e074:	movwcs	sl, #4
    e078:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e07c:	mufe	f2, f0, f0
    e080:	eorsvs	r2, lr, r0, lsl sl
    e084:	vst4.8	{d19-d22}, [pc], r1
    e088:	stmib	sp, {ip, sp, lr}^
    e08c:	ldmib	r4, {r8}^
    e090:	svclt	0x00130110
    e094:			; <UNDEFINED> instruction: 0x461e4698
    e098:	ldmeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e09c:			; <UNDEFINED> instruction: 0xf0012601
    e0a0:			; <UNDEFINED> instruction: 0xf8dffd6b
    e0a4:	ldrbmi	r2, [r3], -r4, ror #9
    e0a8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e0ac:	strtmi	r9, [r8], -r0
    e0b0:	b	febcc08c <__assert_fail@plt+0xfebc8854>
    e0b4:	vmlal.s8	q9, d0, d0
    e0b8:	ldmdavs	sl!, {r0, r1, r4, r8, pc}
    e0bc:	addmi	r6, r3, #5439488	; 0x530000
    e0c0:	ldrhvs	fp, [r0], #-248	; 0xffffff08
    e0c4:			; <UNDEFINED> instruction: 0xf0002e00
    e0c8:	strtmi	r8, [r9], -sp, lsl #2
    e0cc:			; <UNDEFINED> instruction: 0xf7f52020
    e0d0:	andcc	lr, r1, r4, lsr #22
    e0d4:	tsthi	fp, r0	; <UNPREDICTABLE>
    e0d8:			; <UNDEFINED> instruction: 0x46294658
    e0dc:	bl	1c4c0b8 <__assert_fail@plt+0x1c48880>
    e0e0:	vmlal.s8	q9, d0, d0
    e0e4:			; <UNDEFINED> instruction: 0xf8df8111
    e0e8:	smlatbcs	r1, r4, r4, r8
    e0ec:	strtmi	r6, [r8], -r6, ror #18
    e0f0:	ldrcs	pc, [ip], #2271	; 0x8df
    e0f4:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    e0f8:	ldrdcc	pc, [r8], -r8
    e0fc:			; <UNDEFINED> instruction: 0xf7f59600
    e100:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
    e104:	smlabthi	r6, r0, r2, pc	; <UNPREDICTABLE>
    e108:	ldrdcc	pc, [r8], -r8
    e10c:	addmi	r4, r3, #42991616	; 0x2900000
    e110:			; <UNDEFINED> instruction: 0xf8c8bfb8
    e114:	eorcs	r0, r0, r8
    e118:	b	fffcc0f4 <__assert_fail@plt+0xfffc88bc>
    e11c:			; <UNDEFINED> instruction: 0xf00269a0
    e120:	strmi	pc, [r0], r7, lsl #19
    e124:			; <UNDEFINED> instruction: 0xf0002800
    e128:	smlabtcs	r0, r5, r1, r8
    e12c:	blx	1eca142 <__assert_fail@plt+0x1ec690a>
    e130:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e134:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e138:	addmi	r6, r3, #13828096	; 0xd30000
    e13c:	ldrhvs	fp, [r0], #248	; 0xf8
    e140:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e144:			; <UNDEFINED> instruction: 0x4603bfb8
    e148:	andhi	pc, r0, sp, asr #17
    e14c:			; <UNDEFINED> instruction: 0x4628447a
    e150:	b	17cc12c <__assert_fail@plt+0x17c88f4>
    e154:	vmlal.s8	q9, d0, d0
    e158:	stmibvs	r0!, {r6, r7, r8, pc}^
    e15c:			; <UNDEFINED> instruction: 0xf9f2f002
    e160:	stmdacs	r0, {r7, r9, sl, lr}
    e164:	cmphi	ip, r0	; <UNPREDICTABLE>
    e168:			; <UNDEFINED> instruction: 0xf0032100
    e16c:			; <UNDEFINED> instruction: 0xf8dffb5b
    e170:	tstcs	r1, ip, lsr #8
    e174:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    e178:	svclt	0x00b84283
    e17c:			; <UNDEFINED> instruction: 0xf8df6110
    e180:	svclt	0x00b82420
    e184:			; <UNDEFINED> instruction: 0xf8cd4603
    e188:	ldrbtmi	r8, [sl], #-0
    e18c:			; <UNDEFINED> instruction: 0xf7f54628
    e190:	stmdacs	r0, {r6, r9, fp, sp, lr, pc}
    e194:	msrhi	(UNDEF: 103), r0
    e198:	vst2.8	{d6,d8}, [r3 :128], r3
    e19c:			; <UNDEFINED> instruction: 0xf5b34330
    e1a0:			; <UNDEFINED> instruction: 0xf0005f00
    e1a4:			; <UNDEFINED> instruction: 0xf8d780e6
    e1a8:	blcs	1b160 <__assert_fail@plt+0x17928>
    e1ac:	andcs	sp, r1, #3072	; 0xc00
    e1b0:	stmib	r7, {r8, r9, sp}^
    e1b4:	ldmib	r7, {r1, r8, r9, sp}^
    e1b8:	andcs	r2, r1, r2, lsl #6
    e1bc:	mvnhi	pc, #14614528	; 0xdf0000
    e1c0:	stmib	sp, {r8, sp}^
    e1c4:	ldrbtmi	r0, [r8], #256	; 0x100
    e1c8:	movwcs	lr, #10701	; 0x29cd
    e1cc:	bcs	449a34 <__assert_fail@plt+0x4461fc>
    e1d0:	ldmib	r4, {r8, r9, sp}^
    e1d4:			; <UNDEFINED> instruction: 0xf8d8010c
    e1d8:			; <UNDEFINED> instruction: 0xf001901c
    e1dc:	bmi	ffccd518 <__assert_fail@plt+0xffcc9ce0>
    e1e0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e1e4:	andls	r4, r0, fp, asr #12
    e1e8:			; <UNDEFINED> instruction: 0xf7f54628
    e1ec:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
    e1f0:	teqhi	ip, r0, asr #5	; <UNPREDICTABLE>
    e1f4:			; <UNDEFINED> instruction: 0x301cf8d8
    e1f8:	svclt	0x00b84283
    e1fc:	andseq	pc, ip, r8, asr #17
    e200:	eorcs	r4, r0, r9, lsr #12
    e204:	b	fe24c1e0 <__assert_fail@plt+0xfe2489a8>
    e208:			; <UNDEFINED> instruction: 0xf0003001
    e20c:			; <UNDEFINED> instruction: 0xf1048169
    e210:			; <UNDEFINED> instruction: 0xf7f50050
    e214:	strmi	lr, [r1], r8, asr #18
    e218:			; <UNDEFINED> instruction: 0xf0002800
    e21c:			; <UNDEFINED> instruction: 0xf8d7812a
    e220:	stcvs	3, cr3, [r2, #-928]!	; 0xfffffc60
    e224:	msreq	SPSR_fsc, #683671552	; 0x28c00000
    e228:	orrsmi	pc, ip, #683671552	; 0x28c00000
    e22c:	vqsub.u8	d4, d16, d3
    e230:			; <UNDEFINED> instruction: 0xf8d780f3
    e234:			; <UNDEFINED> instruction: 0xf50333e8
    e238:	addsmi	r6, sl, #-2080374783	; 0x84000001
    e23c:	cmphi	r6, r0, lsl #6	; <UNPREDICTABLE>
    e240:	msrge	SPSR_f, #14614528	; 0xdf0000
    e244:			; <UNDEFINED> instruction: 0xf10744fa
    e248:	vst2.8	{d16-d17}, [pc :128], r8
    e24c:	and	r7, r7, r0, lsl #13
    e250:	ldclne	0, cr0, [r1, #472]!	; 0x1d8
    e254:	tsteq	r7, r1, lsr #32	; <UNPREDICTABLE>
    e258:	vstreq	d14, [r1, #-692]	; 0xfffffd4c
    e25c:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    e260:	ldrbmi	r4, [r2], -fp, asr #12
    e264:			; <UNDEFINED> instruction: 0x46404631
    e268:	stmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e26c:	rscle	r2, pc, r0, lsl #16
    e270:	strbmi	r4, [r3], -pc, asr #21
    e274:	strtmi	r2, [r8], -r1, lsl #2
    e278:			; <UNDEFINED> instruction: 0xf7f5447a
    e27c:	stmdacs	r0, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    e280:			; <UNDEFINED> instruction: 0xf44fbfb8
    e284:	blle	b6c410 <__assert_fail@plt+0xb68bd8>
    e288:	mvnscc	pc, #14090240	; 0xd70000
    e28c:			; <UNDEFINED> instruction: 0xf0002b00
    e290:	bmi	ff22e590 <__assert_fail@plt+0xff22ad58>
    e294:	ldmdbvs	fp!, {r0, r8, sp}^
    e298:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    e29c:	ldmib	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2a0:	svceq	0x00c043c0
    e2a4:	ldmvs	r6, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    e2a8:	stmdbvs	r3!, {r5, r6, r7, r8, ip, sp, pc}
    e2ac:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    e2b0:	svcmi	0x0020f5b3
    e2b4:	ldmdavs	r9!, {r0, r2, r6, r8, ip, lr, pc}^
    e2b8:			; <UNDEFINED> instruction: 0xf0006938
    e2bc:	strmi	pc, [r4], -r9, asr #24
    e2c0:			; <UNDEFINED> instruction: 0xf0002800
    e2c4:	ldmmi	ip!, {r2, r3, r4, r5, r8, pc}
    e2c8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    e2cc:	b	1e4c2a8 <__assert_fail@plt+0x1e48a70>
    e2d0:	ble	8982d8 <__assert_fail@plt+0x894aa0>
    e2d4:	vmax.s8	d20, d0, d16
    e2d8:			; <UNDEFINED> instruction: 0xf7f45814
    e2dc:	and	lr, r1, sl, ror pc
    e2e0:	stmiaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    e2e4:	ldmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2e8:	andcs	r4, r5, #180, 18	; 0x2d0000
    e2ec:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    e2f0:			; <UNDEFINED> instruction: 0xf7f42000
    e2f4:	strbmi	lr, [r3], -r0, ror #31
    e2f8:	strmi	r4, [r2], -r1, lsr #12
    e2fc:			; <UNDEFINED> instruction: 0xf7f52001
    e300:			; <UNDEFINED> instruction: 0xf04fe88a
    e304:	strb	r0, [sp, r4, ror #16]!
    e308:	ldmdane	r3, {r6, r9, ip, sp, lr, pc}
    e30c:			; <UNDEFINED> instruction: 0xf04fe7ea
    e310:			; <UNDEFINED> instruction: 0xe7e708fa
    e314:	ldmvc	r6, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    e318:			; <UNDEFINED> instruction: 0xf8d7e7e4
    e31c:	blcs	1b2e4 <__assert_fail@plt+0x17aac>
    e320:	tsthi	sl, r0	; <UNPREDICTABLE>
    e324:	strtmi	r4, [r3], -r6, lsr #21
    e328:	strtmi	r2, [r8], -r1, lsl #2
    e32c:			; <UNDEFINED> instruction: 0xf7f5447a
    e330:	bicmi	lr, r0, #112, 18	; 0x1c0000
    e334:	stmdacs	r0, {r6, r7, r8, r9, sl, fp}
    e338:	tsthi	r3, r0	; <UNPREDICTABLE>
    e33c:			; <UNDEFINED> instruction: 0xf7f44620
    e340:	strtmi	lr, [r9], -r8, asr #30
    e344:			; <UNDEFINED> instruction: 0xf7f5200a
    e348:	andcc	lr, r1, r8, ror #19
    e34c:	sbchi	pc, fp, r0
    e350:	blmi	fe2a0dc8 <__assert_fail@plt+0xfe29d590>
    e354:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e358:			; <UNDEFINED> instruction: 0xf8d7681a
    e35c:	ldrhmi	r3, [sl], #-52	; 0xffffffcc
    e360:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    e364:	strbvc	pc, [pc, -r7, lsl #10]!	; <UNPREDICTABLE>
    e368:	ldc	6, cr4, [sp], #756	; 0x2f4
    e36c:	pop	{r1, r8, r9, fp, pc}
    e370:	bvs	18b2338 <__assert_fail@plt+0x18aeb00>
    e374:			; <UNDEFINED> instruction: 0xf8df2101
    e378:			; <UNDEFINED> instruction: 0x46288250
    e37c:	vld1.8	{d6-d7}, [r2 :128], r6
    e380:	ldrbtmi	r6, [r8], #639	; 0x27f
    e384:	andeq	pc, pc, #34	; 0x22
    e388:	stccs	3, cr15, [fp], {198}	; 0xc6
    e38c:			; <UNDEFINED> instruction: 0x3014f8d8
    e390:	andeq	lr, ip, #270336	; 0x42000
    e394:	bmi	fe372b9c <__assert_fail@plt+0xfe36f364>
    e398:			; <UNDEFINED> instruction: 0xf7f5447a
    e39c:	stmdacs	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    e3a0:			; <UNDEFINED> instruction: 0xf44fbfb8
    e3a4:	blle	fe76c404 <__assert_fail@plt+0xfe768bcc>
    e3a8:			; <UNDEFINED> instruction: 0x3014f8d8
    e3ac:	bmi	fe2167b8 <__assert_fail@plt+0xfe212f80>
    e3b0:	svclt	0x00c84298
    e3b4:	andseq	pc, r4, r8, asr #17
    e3b8:			; <UNDEFINED> instruction: 0x4628447a
    e3bc:	stmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e3c0:	vmlal.s8	q9, d0, d0
    e3c4:	bvs	8ee6e4 <__assert_fail@plt+0x8eaeac>
    e3c8:	bvs	19967d4 <__assert_fail@plt+0x1992f9c>
    e3cc:			; <UNDEFINED> instruction: 0xf8df4628
    e3d0:	bleq	6aebe8 <__assert_fail@plt+0x6ab3b0>
    e3d4:	stc2	10, cr15, [r3], {95}	; 0x5f	; <UNPREDICTABLE>
    e3d8:	b	109f7c0 <__assert_fail@plt+0x109bf88>
    e3dc:			; <UNDEFINED> instruction: 0xf0225206
    e3e0:			; <UNDEFINED> instruction: 0xf8d802ff
    e3e4:	b	109a44c <__assert_fail@plt+0x1096c14>
    e3e8:	andls	r0, r0, #12, 4	; 0xc0000000
    e3ec:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
    e3f0:	stmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e3f4:	svclt	0x00b82800
    e3f8:	stmcs	sl, {r6, r9, ip, sp, lr, pc}
    e3fc:	svcge	0x0072f6ff
    e400:			; <UNDEFINED> instruction: 0x3018f8d8
    e404:	svclt	0x00c84298
    e408:	andseq	pc, r8, r8, asr #17
    e40c:	ldmdbvs	r8!, {r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    e410:			; <UNDEFINED> instruction: 0xf7ff4629
    e414:	strb	pc, [r5, -r7, asr #26]	; <UNPREDICTABLE>
    e418:	ldrdge	pc, [r0, #143]	; 0x8f
    e41c:			; <UNDEFINED> instruction: 0xe71244fa
    e420:			; <UNDEFINED> instruction: 0x81bcf8df
    e424:	stmibvs	r6!, {r0, r8, sp}^
    e428:	ldrbtmi	r4, [r8], #1576	; 0x628
    e42c:			; <UNDEFINED> instruction: 0xf8d84a6d
    e430:	ldrbtmi	r3, [sl], #-16
    e434:			; <UNDEFINED> instruction: 0xf7f59600
    e438:			; <UNDEFINED> instruction: 0xf8d8e8ec
    e43c:	addmi	r3, r3, #16
    e440:			; <UNDEFINED> instruction: 0xf8c8bfb8
    e444:	stmdacs	r0, {r4}
    e448:	vrecps.f32	d27, d16, d24
    e44c:			; <UNDEFINED> instruction: 0xf6ff2826
    e450:	strtmi	sl, [r9], -r9, asr #30
    e454:			; <UNDEFINED> instruction: 0xf7f52020
    e458:	andcc	lr, r1, r0, ror #18
    e45c:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
    e460:	stmdacs	sp, {r6, r9, ip, sp, lr, pc}
    e464:	vst1.8	{d30}, [pc :256], lr
    e468:			; <UNDEFINED> instruction: 0xe73b78fa
    e46c:	stmdavc	r8, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
    e470:	stcvs	7, cr14, [r3, #-224]!	; 0xffffff20
    e474:	bcs	449cdc <__assert_fail@plt+0x4464a4>
    e478:	b	13d9080 <__assert_fail@plt+0x13d5848>
    e47c:	ldrmi	r7, [r8], -r3, ror #3
    e480:	blle	ddfdb4 <__assert_fail@plt+0xddc57c>
    e484:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e488:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e48c:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e490:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e494:	blx	1c4a4a2 <__assert_fail@plt+0x1c46c6a>
    e498:	movwcs	r4, #51795	; 0xca53
    e49c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e4a0:	strtmi	r9, [r8], -r0
    e4a4:	ldm	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e4a8:			; <UNDEFINED> instruction: 0xf6bf2800
    e4ac:	vceq.f32	q13, q8, <illegal reg q14.5>
    e4b0:	ldr	r4, [r7, -ip, asr #16]
    e4b4:	tstcs	r1, sp, asr #20
    e4b8:	strtmi	r6, [r8], -r3, lsr #19
    e4bc:			; <UNDEFINED> instruction: 0xf7f5447a
    e4c0:	blmi	1308768 <__assert_fail@plt+0x1304f30>
    e4c4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e4c8:	svclt	0x00b84282
    e4cc:	stmdacs	r0, {r3, r4, r6, r7, sp, lr}
    e4d0:	mcrge	7, 2, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    e4d4:	stmiavc	r1!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
    e4d8:	vst1.8	{d30}, [pc], r4
    e4dc:	str	r7, [r1, -r8, asr #17]
    e4e0:	ldmdacc	r2, {r6, r9, ip, sp, lr, pc}^
    e4e4:	vst1.64	{d30-d32}, [pc :256], lr
    e4e8:	ldrbt	r6, [fp], pc, lsr #17
    e4ec:	ldrdge	pc, [r4, -pc]
    e4f0:			; <UNDEFINED> instruction: 0xe6a844fa
    e4f4:			; <UNDEFINED> instruction: 0xf04f4240
    e4f8:			; <UNDEFINED> instruction: 0xf04f0801
    e4fc:	stmib	sp, {r8, fp}^
    e500:	bl	1870910 <__assert_fail@plt+0x186d0d8>
    e504:	stmib	sp, {r0, r6, r8}^
    e508:			; <UNDEFINED> instruction: 0xf0018900
    e50c:	vmovmi.s16	pc, d10[2]
    e510:	sxtab16mi	r4, r0, lr, ror #8
    e514:	stmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e518:	tstcs	r1, r8, lsr sl
    e51c:	andhi	pc, r4, sp, asr #17
    e520:			; <UNDEFINED> instruction: 0x9600447a
    e524:	movweq	pc, #49600	; 0xc1c0	; <UNPREDICTABLE>
    e528:	b	8dfdd0 <__assert_fail@plt+0x8dc598>
    e52c:			; <UNDEFINED> instruction: 0xf7f573e3
    e530:	stmdacs	r0, {r4, r5, r6, fp, sp, lr, pc}
    e534:	mcrge	6, 5, pc, cr8, cr15, {5}	; <UNPREDICTABLE>
    e538:	ldmdavc	sl!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
    e53c:			; <UNDEFINED> instruction: 0xf7f5e6d2
    e540:	bmi	c08580 <__assert_fail@plt+0xc04d48>
    e544:	ldrbtmi	r6, [sl], #-2427	; 0xfffff685
    e548:	strtmi	r6, [r0], -r1, lsl #16
    e54c:	svc	0x0062f7f4
    e550:	vmin.s8	q15, q8, <illegal reg q11.5>
    e554:	uxtab16	r2, r5, r1, ror #16
    e558:	strtmi	r4, [r0], -r9, lsr #12
    e55c:	stc2	7, cr15, [r2], #1020	; 0x3fc
    e560:	strtmi	lr, [r0], -r9, ror #13
    e564:	stmdapl	r6, {r6, r9, ip, sp, lr, pc}^
    e568:	mrc	7, 1, APSR_nzcv, cr2, cr4, {7}
    e56c:			; <UNDEFINED> instruction: 0xf7f4e6ba
    e570:	svclt	0x0000eeae
    e574:	andeq	r1, r3, r6, asr #8
    e578:	muleq	r3, r8, ip
    e57c:			; <UNDEFINED> instruction: 0x000002b4
    e580:	andeq	ip, r1, r6, ror #30
    e584:			; <UNDEFINED> instruction: 0x000313be
    e588:	strdeq	ip, [r1], -r6
    e58c:	andeq	r1, r3, ip, lsr #6
    e590:	andeq	ip, r1, lr, lsr #29
    e594:	andeq	r1, r3, sl, ror #5
    e598:			; <UNDEFINED> instruction: 0x0001ceb4
    e59c:	andeq	r1, r3, ip, lsr #5
    e5a0:	andeq	ip, r1, r6, ror lr
    e5a4:	andeq	r1, r3, sl, asr r2
    e5a8:			; <UNDEFINED> instruction: 0x0001cdbe
    e5ac:	andeq	ip, r1, r0, asr sp
    e5b0:	andeq	r9, r1, r0, lsl r2
    e5b4:	andeq	ip, r1, sl, lsr #31
    e5b8:	andeq	ip, r1, r6, lsl #26
    e5bc:	andeq	ip, r1, ip, ror #25
    e5c0:	andeq	ip, r1, r8, lsl pc
    e5c4:	andeq	r0, r3, ip, lsr r9
    e5c8:	muleq	r3, lr, r0
    e5cc:	andeq	ip, r1, ip, lsl #24
    e5d0:	andeq	sl, r1, r0, lsl ip
    e5d4:	andeq	r1, r3, r8, asr #32
    e5d8:			; <UNDEFINED> instruction: 0x0001cbb6
    e5dc:	andeq	ip, r1, ip, ror #22
    e5e0:	strdeq	r0, [r3], -r6
    e5e4:	andeq	ip, r1, r2, lsl #23
    e5e8:	andeq	ip, r1, sl, lsr #22
    e5ec:	strdeq	ip, [r1], -r0
    e5f0:	andeq	r0, r3, ip, asr pc
    e5f4:	muleq	r1, r8, sl
    e5f8:			; <UNDEFINED> instruction: 0x0001cab4
    e5fc:	muleq	r1, ip, sl
    e600:	strdeq	ip, [r1], -lr
    e604:	mvnsmi	lr, #737280	; 0xb4000
    e608:	ldcmi	6, cr4, [r6], #-56	; 0xffffffc8
    e60c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    e610:	addlt	r4, r7, r5, lsr r9
    e614:			; <UNDEFINED> instruction: 0x461d447c
    e618:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    e61c:	tstcc	r4, #6356992	; 0x610000
    e620:	andsvs	r6, r9, r9, lsl #16
    e624:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e628:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    e62c:			; <UNDEFINED> instruction: 0xf8d33338
    e630:	mvnslt	r8, r0
    e634:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    e638:			; <UNDEFINED> instruction: 0xf04f4607
    e63c:			; <UNDEFINED> instruction: 0x464233ff
    e640:	vst1.16	{d20-d22}, [pc], r8
    e644:	strls	r5, [r0], -r0, lsl #2
    e648:			; <UNDEFINED> instruction: 0xf922f009
    e64c:	svcpl	0x0000f5b0
    e650:	eorle	r4, r6, #4, 12	; 0x400000
    e654:	strbmi	r4, [r8], -r1, lsl #12
    e658:			; <UNDEFINED> instruction: 0xf84af000
    e65c:	strtmi	r2, [sl], -r0, lsl #8
    e660:	strmi	r4, [r1], -fp, asr #12
    e664:			; <UNDEFINED> instruction: 0xf8094638
    e668:	tstcs	r1, r1
    e66c:	svc	0x00d0f7f4
    e670:	and	r4, r5, r4, lsl #12
    e674:	strtmi	r4, [sl], -r3, asr #12
    e678:			; <UNDEFINED> instruction: 0xf7f42101
    e67c:	strmi	lr, [r4], -sl, asr #31
    e680:			; <UNDEFINED> instruction: 0xf50d491a
    e684:	bmi	62328c <__assert_fail@plt+0x61fa54>
    e688:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    e68c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    e690:	subsmi	r6, r1, sl, lsl r8
    e694:	strtmi	sp, [r0], -r4, lsr #2
    e698:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    e69c:	pop	{r0, r1, r2, ip, sp, pc}
    e6a0:	mcrrne	3, 15, r8, r1, cr0
    e6a4:	strmi	r9, [r8], -r3, lsl #2
    e6a8:	stc2	0, cr15, [lr, #36]	; 0x24
    e6ac:	stmdbls	r3, {r1, r6, r9, sl, lr}
    e6b0:	mvnscc	pc, #79	; 0x4f
    e6b4:	strmi	r9, [r6], -r0, lsl #12
    e6b8:			; <UNDEFINED> instruction: 0xf8eaf009
    e6bc:	ldrtmi	r4, [r0], -r1, lsr #12
    e6c0:			; <UNDEFINED> instruction: 0xf816f000
    e6c4:	ldrtmi	r4, [r3], -sl, lsr #12
    e6c8:	strcs	r2, [r0, #-257]	; 0xfffffeff
    e6cc:	ldrtmi	r4, [r8], -r4, lsl #12
    e6d0:			; <UNDEFINED> instruction: 0xf7f45535
    e6d4:			; <UNDEFINED> instruction: 0x4604ef9e
    e6d8:			; <UNDEFINED> instruction: 0xf7f44630
    e6dc:			; <UNDEFINED> instruction: 0xe7cfed7a
    e6e0:	ldcl	7, cr15, [r4, #976]!	; 0x3d0
    e6e4:	andeq	r0, r3, ip, ror r6
    e6e8:			; <UNDEFINED> instruction: 0x000002b4
    e6ec:	andeq	r0, r3, r6, lsl #12
    e6f0:	svcmi	0x00f0e92d
    e6f4:	stmdbmi	r8, {r0, r2, r3, r9, sl, lr}^
    e6f8:	bmi	123a91c <__assert_fail@plt+0x12370e4>
    e6fc:	ldrbtmi	r1, [r9], #-2375	; 0xfffff6b9
    e700:	stmpl	sl, {r0, ip, pc}
    e704:	andls	r6, r5, #1179648	; 0x120000
    e708:	andeq	pc, r0, #79	; 0x4f
    e70c:	mrc	7, 2, APSR_nzcv, cr8, cr4, {7}
    e710:	stmdacs	r1, {r0, r8, r9, fp, ip, pc}
    e714:	adcsmi	sp, fp, #1654784	; 0x194000
    e718:			; <UNDEFINED> instruction: 0xf10dd279
    e71c:	ldrmi	r0, [sp], -ip, lsl #16
    e720:			; <UNDEFINED> instruction: 0xf04f461c
    e724:	stmdavc	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp}
    e728:	blcs	17d58e8 <__assert_fail@plt+0x17d20b0>
    e72c:	blcs	104485c <__assert_fail@plt+0x1041024>
    e730:	blcs	904810 <__assert_fail@plt+0x900fd8>
    e734:	blcs	8047fc <__assert_fail@plt+0x800fc4>
    e738:	movwcs	sp, #2098	; 0x832
    e73c:	beq	24ab78 <__assert_fail@plt+0x247340>
    e740:	movwcc	lr, #2504	; 0x9c8
    e744:	strbmi	lr, [r0], -r4
    e748:	stc	7, cr15, [lr, #976]	; 0x3d0
    e74c:			; <UNDEFINED> instruction: 0x1c6ebb58
    e750:	strtmi	r4, [r1], -r3, asr #12
    e754:			; <UNDEFINED> instruction: 0x46501b3a
    e758:	blx	134a790 <__assert_fail@plt+0x1346f58>
    e75c:	strmi	r1, [r3], -r1, asr #24
    e760:	stcne	0, cr13, [r2], {53}	; 0x35
    e764:	blcs	8284c <__assert_fail@plt+0x7f014>
    e768:	svclt	0x00389802
    e76c:	ldrmi	r2, [r9], r1, lsl #6
    e770:	ldc	7, cr15, [sl, #-976]	; 0xfffffc30
    e774:	svclt	0x00be2800
    e778:	andlt	pc, r0, r5, lsl #17
    e77c:	ldrtmi	r4, [r5], -ip, asr #8
    e780:	vnmulne.f64	d29, d26, d17
    e784:	andeq	lr, r9, r4, lsl #22
    e788:	blne	8c7e0 <__assert_fail@plt+0x88fa8>
    e78c:			; <UNDEFINED> instruction: 0xf8024284
    e790:	mvnsle	r1, r1, lsl #30
    e794:	ldrb	r4, [r6, sp, asr #8]
    e798:	eoreq	pc, r5, #-1073741784	; 0xc0000028
    e79c:	stmiale	ip, {r1, r3, r4, r9, fp, sp}^
    e7a0:	eorvc	r3, fp, r1, lsl #8
    e7a4:	adcsmi	r4, ip, #55574528	; 0x3500000
    e7a8:	blls	836a4 <__assert_fail@plt+0x7fe6c>
    e7ac:	bmi	715354 <__assert_fail@plt+0x711b1c>
    e7b0:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    e7b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e7b8:	subsmi	r9, sl, r5, lsl #22
    e7bc:	andlt	sp, r7, r9, lsr #2
    e7c0:	svchi	0x00f0e8bd
    e7c4:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    e7c8:	stmible	r9!, {r0, r2, r3, r4, r9, fp, sp}^
    e7cc:			; <UNDEFINED> instruction: 0xf885e7b5
    e7d0:	strcc	fp, [r1], #-0
    e7d4:			; <UNDEFINED> instruction: 0xe7e64635
    e7d8:	andlt	pc, r0, r5, lsl #17
    e7dc:			; <UNDEFINED> instruction: 0x4635463c
    e7e0:	adcsmi	lr, fp, #58982400	; 0x3840000
    e7e4:			; <UNDEFINED> instruction: 0xf7f4d211
    e7e8:	blls	8a1e0 <__assert_fail@plt+0x869a8>
    e7ec:	teqcs	pc, r1, lsl #30
    e7f0:	ldmibcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e7f4:	svccs	0x0001f819
    e7f8:			; <UNDEFINED> instruction: 0xf8336803
    e7fc:	ldrbeq	r3, [ip], #-18	; 0xffffffee
    e800:			; <UNDEFINED> instruction: 0xf889bf58
    e804:	strbmi	r1, [pc, #-0]	; e80c <__assert_fail@plt+0xafd4>
    e808:			; <UNDEFINED> instruction: 0x4628d1f4
    e80c:	andcs	lr, r0, pc, asr #15
    e810:			; <UNDEFINED> instruction: 0xf7f4e7cd
    e814:	svclt	0x0000ed5c
    e818:	muleq	r3, r2, r5
    e81c:			; <UNDEFINED> instruction: 0x000002b4
    e820:	ldrdeq	r0, [r3], -lr
    e824:	svcmi	0x00f0e92d
    e828:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e82c:	addlt	r4, r5, r3, lsr lr
    e830:	strbmi	r4, [ip], -r7, lsl #12
    e834:			; <UNDEFINED> instruction: 0x4635447e
    e838:	ldrdhi	pc, [r0], -r5
    e83c:			; <UNDEFINED> instruction: 0x46404639
    e840:	stc	7, cr15, [r0], {244}	; 0xf4
    e844:	subsle	r2, r0, r0, lsl #16
    e848:	strcc	r4, [r1], #-1600	; 0xfffff9c0
    e84c:	blx	fe24a878 <__assert_fail@plt+0xfe247040>
    e850:			; <UNDEFINED> instruction: 0xf7f4350c
    e854:	stccs	14, cr14, [sp], {100}	; 0x64
    e858:	andeq	pc, r2, r0, lsl #2
    e85c:	mvnle	r4, r1, lsl #9
    e860:	andeq	pc, r1, r9, lsl #2
    e864:			; <UNDEFINED> instruction: 0x8098f8df
    e868:	stc2	0, cr15, [lr], #36	; 0x24
    e86c:			; <UNDEFINED> instruction: 0x9094f8df
    e870:			; <UNDEFINED> instruction: 0xa094f8df
    e874:	ldrbtmi	r2, [r9], #1280	; 0x500
    e878:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    e87c:	andls	r4, r2, r4, lsl #12
    e880:	ldmdavs	r0!, {r0, r2, r5, r6, r8, fp, ip, sp, pc}
    e884:	blx	1b4a8b0 <__assert_fail@plt+0x1b47078>
    e888:	strmi	r4, [r2], -r9, asr #12
    e88c:			; <UNDEFINED> instruction: 0xf7f44620
    e890:	strmi	lr, [r4], #-3882	; 0xfffff0d6
    e894:	strcc	r3, [ip], -r1, lsl #10
    e898:	rscsle	r2, r2, r0, lsl #26
    e89c:			; <UNDEFINED> instruction: 0x1000f8b8
    e8a0:			; <UNDEFINED> instruction: 0xf89846a3
    e8a4:	ldmdavs	r0!, {r1, sp}
    e8a8:			; <UNDEFINED> instruction: 0xf80b8021
    e8ac:			; <UNDEFINED> instruction: 0xf0092f02
    e8b0:			; <UNDEFINED> instruction: 0x4651fa57
    e8b4:	ldrbmi	r4, [r8], -r2, lsl #12
    e8b8:	svc	0x0014f7f4
    e8bc:	bl	2d9cf4 <__assert_fail@plt+0x2d64bc>
    e8c0:	mvnle	r0, r0, lsl #8
    e8c4:	andcs	r4, r5, #278528	; 0x44000
    e8c8:	ldrbtmi	r2, [r9], #-0
    e8cc:	ldcl	7, cr15, [r2], #976	; 0x3d0
    e8d0:	ldrtmi	r4, [r8], -r2, lsl #12
    e8d4:			; <UNDEFINED> instruction: 0xf0099203
    e8d8:	ldmib	sp, {r0, r1, r6, r9, fp, ip, sp, lr, pc}^
    e8dc:	tstls	r0, r2, lsl #4
    e8e0:	strmi	r2, [r3], -r0, lsl #2
    e8e4:			; <UNDEFINED> instruction: 0xf7f42001
    e8e8:	blmi	289f48 <__assert_fail@plt+0x286710>
    e8ec:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
    e8f0:	strcc	pc, [r4], #-2818	; 0xfffff4fe
    e8f4:	andlt	r6, r5, r0, lsr #17
    e8f8:	svchi	0x00f0e8bd
    e8fc:	andeq	r0, r3, ip, lsl #24
    e900:	andeq	sl, r1, r0, asr r7
    e904:	andeq	ip, r1, lr, asr #19
    e908:	andeq	ip, r1, sl, asr #19
    e90c:	andeq	ip, r1, lr, lsr r7
    e910:	andeq	r0, r3, r2, asr fp
    e914:	stmdale	r6, {r2, r3, fp, sp}
    e918:	bmi	117550 <__assert_fail@plt+0x113d18>
    e91c:			; <UNDEFINED> instruction: 0xf000fb03
    e920:	ldmdapl	r0, {r1, r3, r4, r5, r6, sl, lr}
    e924:	andcs	r4, r0, r0, ror r7
    e928:	svclt	0x00004770
    e92c:	andeq	r0, r3, r0, lsr #22
    e930:	stmdacs	ip, {r1, r7, ip, sp, pc}
    e934:	stmdale	r7, {r0, ip, pc}
    e938:	tstcs	ip, r5, lsl #20
    e93c:	blx	5fb2e <__assert_fail@plt+0x5c2f6>
    e940:	ldmvs	r8, {r8, r9, sp}
    e944:	ldrbmi	fp, [r0, -r2]!
    e948:	rscscc	pc, pc, pc, asr #32
    e94c:	svclt	0x0000e7fa
    e950:	andeq	r0, r3, r4, lsl #22
    e954:	stmdacs	ip, {r1, r7, ip, sp, pc}
    e958:	svclt	0x00889001
    e95c:	stmdale	r5, {sp}
    e960:	tstcs	ip, r3, lsl #20
    e964:	blx	5fb56 <__assert_fail@plt+0x5c31e>
    e968:	ldmdavs	r8, {r8, r9, sp}^
    e96c:	ldrbmi	fp, [r0, -r2]!
    e970:	ldrdeq	r0, [r3], -ip
    e974:	ldmdale	r9, {r2, r3, fp, sp}
    e978:	andcs	r4, ip, #14336	; 0x3800
    e97c:	ldrbtmi	fp, [fp], #-1072	; 0xfffffbd0
    e980:	andcc	pc, r0, #2048	; 0x800
    e984:			; <UNDEFINED> instruction: 0xb1506895
    e988:	ldmdavs	ip, {r9, sp}^
    e98c:	andle	r4, r2, r1, lsr #4
    e990:	adcmi	r6, ip, #156, 16	; 0x9c0000
    e994:	andcc	sp, r1, #7
    e998:	addsmi	r3, r0, #12, 6	; 0x30000000
    e99c:			; <UNDEFINED> instruction: 0xf04fd1f5
    e9a0:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    e9a4:			; <UNDEFINED> instruction: 0x46104770
    e9a8:			; <UNDEFINED> instruction: 0x4770bc30
    e9ac:	rscscc	pc, pc, pc, asr #32
    e9b0:	svclt	0x00004770
    e9b4:	andeq	r0, r3, r2, asr #21
    e9b8:	blmi	de1298 <__assert_fail@plt+0xddda60>
    e9bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    e9c0:	strdlt	r4, [r6], r0
    e9c4:			; <UNDEFINED> instruction: 0x460458d3
    e9c8:	strcs	r4, [r0], -pc, lsl #12
    e9cc:	movwls	r6, #22555	; 0x581b
    e9d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e9d4:	stcl	7, cr15, [r2, #976]	; 0x3d0
    e9d8:	stmdbge	r4, {r1, r3, r9, sp}
    e9dc:	strtmi	r4, [r0], -r5, lsl #12
    e9e0:			; <UNDEFINED> instruction: 0xf7f4602e
    e9e4:			; <UNDEFINED> instruction: 0xf100ebbc
    e9e8:	bcc	5f1f0 <__assert_fail@plt+0x5b9b8>
    e9ec:	stmdble	r8, {r0, r1, r9, ip, sp}
    e9f0:	strtmi	r6, [r3], -r9, lsr #16
    e9f4:	andsle	r2, r7, r2, lsr #18
    e9f8:	andcs	r4, r1, r8, lsr #20
    e9fc:			; <UNDEFINED> instruction: 0xf7f4447a
    ea00:	blls	149e30 <__assert_fail@plt+0x1465f8>
    ea04:	mulhi	r0, r3, r8
    ea08:	svceq	0x0000f1b8
    ea0c:	addsmi	sp, ip, #1073741828	; 0x40000004
    ea10:	bmi	902ac0 <__assert_fail@plt+0x8ff288>
    ea14:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    ea18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea1c:	subsmi	r9, sl, r5, lsl #22
    ea20:	andlt	sp, r6, r5, lsr r1
    ea24:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ea28:	andcs	r4, r1, lr, lsl sl
    ea2c:			; <UNDEFINED> instruction: 0xf7f4447a
    ea30:	ldmdbmi	sp, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    ea34:	ldrtmi	r2, [r0], -r5, lsl #4
    ea38:	ldrdhi	pc, [r0], -r5
    ea3c:			; <UNDEFINED> instruction: 0xf7f44479
    ea40:	bls	149b30 <__assert_fail@plt+0x1462f8>
    ea44:			; <UNDEFINED> instruction: 0x46054639
    ea48:			; <UNDEFINED> instruction: 0xf0094630
    ea4c:	strtmi	pc, [r2], -r5, lsl #16
    ea50:	andls	r4, r3, r9, lsr r6
    ea54:			; <UNDEFINED> instruction: 0xf0082001
    ea58:	blls	10ea5c <__assert_fail@plt+0x10b224>
    ea5c:	strbmi	r4, [r1], -sl, lsr #12
    ea60:	andcs	r9, r1, r0
    ea64:	ldcl	7, cr15, [r6], {244}	; 0xf4
    ea68:	andcs	r4, r5, #16, 18	; 0x40000
    ea6c:	stmdavs	lr!, {r6, r9, sl, lr}
    ea70:			; <UNDEFINED> instruction: 0xf7f44479
    ea74:	strtmi	lr, [r2], -r0, lsr #24
    ea78:			; <UNDEFINED> instruction: 0x46054639
    ea7c:			; <UNDEFINED> instruction: 0xf0084640
    ea80:	strtmi	pc, [sl], -fp, ror #31
    ea84:			; <UNDEFINED> instruction: 0x46034631
    ea88:			; <UNDEFINED> instruction: 0xf7f42001
    ea8c:			; <UNDEFINED> instruction: 0xf7f4ecc4
    ea90:	svclt	0x0000ec1e
    ea94:	ldrdeq	r0, [r3], -r4
    ea98:			; <UNDEFINED> instruction: 0x000002b4
    ea9c:	andeq	ip, r1, r8, asr #16
    eaa0:	andeq	r0, r3, sl, ror r2
    eaa4:	andeq	ip, r1, r8, lsl r8
    eaa8:	andeq	ip, r1, r4, lsl #13
    eaac:	andeq	ip, r1, ip, ror #12
    eab0:	cfstr32ls	mvfx11, [r4, #-224]	; 0xffffff20
    eab4:	andcs	fp, r0, #-2147483608	; 0x80000028
    eab8:	eorvs	r6, sl, sl, lsl r0
    eabc:	stmdavc	fp, {r2, r3, r4, fp, sp, lr}
    eac0:	teqlt	fp, r4, lsl #8
    eac4:			; <UNDEFINED> instruction: 0xf7f44620
    eac8:	tstlt	r8, lr, asr #28
    eacc:	eorvs	r1, r8, r0, lsl #22
    ead0:	ldclt	0, cr2, [r8, #-4]!
    ead4:			; <UNDEFINED> instruction: 0xf7f44620
    ead8:	eorvs	lr, r8, r2, lsr #26
    eadc:	ldclt	0, cr2, [r8, #-4]!
    eae0:	ldmdavs	ip, {r1, r3, r5, fp, sp, lr}
    eae4:	andsvs	r4, ip, r4, lsl r4
    eae8:	teqlt	r2, r2, lsl #26
    eaec:	andsvs	r3, ip, r1, lsl #8
    eaf0:	strmi	r7, [r4], #-2059	; 0xfffff7f5
    eaf4:	rscle	r2, sp, r0, lsl #22
    eaf8:	ldrmi	lr, [r0], -r4, ror #15
    eafc:	svclt	0x0000bd38
    eb00:			; <UNDEFINED> instruction: 0x460eb5f0
    eb04:	addlt	r4, r5, sp, lsl #18
    eb08:	andcs	r4, r5, #7340032	; 0x700000
    eb0c:	andcs	r4, r0, r9, ror r4
    eb10:	bl	ff44cae8 <__assert_fail@plt+0xff4492b0>
    eb14:	vstrmi	d4, [fp, #-40]	; 0xffffffd8
    eb18:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    eb1c:	movwls	r4, #7178	; 0x1c0a
    eb20:	blmi	29fd1c <__assert_fail@plt+0x29c4e4>
    eb24:			; <UNDEFINED> instruction: 0x9600447c
    eb28:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    eb2c:	strmi	r4, [r2], -r2, lsl #10
    eb30:			; <UNDEFINED> instruction: 0xf7f44638
    eb34:	andlt	lr, r5, lr, ror #26
    eb38:	svclt	0x0000bdf0
    eb3c:	andeq	ip, r1, r8, ror #11
    eb40:	andeq	ip, r1, lr, lsr #8
    eb44:	andeq	ip, r1, ip, asr #13
    eb48:	andeq	ip, r1, r0, ror #13
    eb4c:	muleq	r1, ip, r6
    eb50:	addlt	fp, r3, r0, lsr r5
    eb54:	movwcs	r4, #3077	; 0xc05
    eb58:	ldrmi	r4, [sl], -r5, lsl #26
    eb5c:	stmdbpl	r4!, {r2, r3, r4, r5, r6, sl, lr}^
    eb60:	strcc	lr, [r0], #-2509	; 0xfffff633
    eb64:			; <UNDEFINED> instruction: 0xf806f000
    eb68:	ldclt	0, cr11, [r0, #-12]!
    eb6c:	andeq	r0, r3, r4, lsr r1
    eb70:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eb74:	svcmi	0x00f0e92d
    eb78:	bmi	12203dc <__assert_fail@plt+0x121cba4>
    eb7c:	blmi	12203f8 <__assert_fail@plt+0x121cbc0>
    eb80:	lfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
    eb84:	sxtab16mi	r4, r0, sl, ror #8
    eb88:	ldrtvs	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    eb8c:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
    eb90:	ldrtge	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    eb94:			; <UNDEFINED> instruction: 0xf8cd681b
    eb98:			; <UNDEFINED> instruction: 0xf04f340c
    eb9c:	blmi	104f7a4 <__assert_fail@plt+0x104bf6c>
    eba0:	mcrcs	4, 0, r4, cr0, cr11, {3}
    eba4:	ldmdblt	r5, {r0, r2, r4, r5, ip, lr, pc}
    eba8:			; <UNDEFINED> instruction: 0xf44faf03
    ebac:	ldrtmi	r6, [ip], -r0, lsl #11
    ebb0:	ldrbmi	lr, [sp, #-20]	; 0xffffffec
    ebb4:	adcmi	sp, r7, #72, 16	; 0x480000
    ebb8:	ldmvs	r3!, {r1, ip, lr, pc}
    ebbc:	ldrmi	r4, [r8, r0, lsr #12]
    ebc0:	svcmi	0x0080f1b5
    ebc4:	mlseq	sp, r8, pc, fp	; <UNPREDICTABLE>
    ebc8:	vstrcs.16	s26, [r0, #-6]	; <UNPREDICTABLE>
    ebcc:			; <UNDEFINED> instruction: 0xf04fdb5e
    ebd0:	ldmdavs	r3!, {r8, sl, lr}
    ebd4:	ldrmi	r4, [r8, r8, lsr #12]
    ebd8:	mvnslt	r4, r4, lsl #12
    ebdc:	strtmi	r4, [r2], -fp, lsr #12
    ebe0:	strbmi	r4, [r0], -r9, asr #12
    ebe4:			; <UNDEFINED> instruction: 0xf1b047d0
    ebe8:	ble	ff8917f0 <__assert_fail@plt+0xff88dfb8>
    ebec:	ldc	7, cr15, [r6], #976	; 0x3d0
    ebf0:	bcs	8a8c00 <__assert_fail@plt+0x8a53c8>
    ebf4:	adcmi	sp, r7, #221	; 0xdd
    ebf8:	andeq	lr, r0, #3358720	; 0x334000
    ebfc:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    ec00:			; <UNDEFINED> instruction: 0x4620d014
    ec04:			; <UNDEFINED> instruction: 0x478868b1
    ec08:	andcc	lr, r0, #3620864	; 0x374000
    ec0c:	andsvs	r2, sl, r0, lsl #8
    ec10:	bmi	986c48 <__assert_fail@plt+0x983410>
    ec14:	bfi	r5, lr, (invalid: 17:6)
    ec18:	ldmvs	r3!, {r0, r2, r3, r4, r6, r9, sl, lr}^
    ec1c:	strtmi	fp, [r8], -fp, lsl #2
    ec20:			; <UNDEFINED> instruction: 0xf7f44798
    ec24:	strcs	lr, [r0], #-3228	; 0xfffff364
    ec28:	andvs	r2, r3, ip, lsl #6
    ec2c:	blmi	7214b0 <__assert_fail@plt+0x71dc78>
    ec30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ec34:			; <UNDEFINED> instruction: 0xf8dd681a
    ec38:	subsmi	r3, sl, ip, lsl #8
    ec3c:	strtmi	sp, [r0], -ip, lsr #2
    ec40:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    ec44:	svchi	0x00f0e8bd
    ec48:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    ec4c:	strbmi	r2, [r4, #-768]	; 0xfffffd00
    ec50:	andcc	pc, fp, r4, lsl #16
    ec54:	bleq	8b088 <__assert_fail@plt+0x87850>
    ec58:	adcmi	sp, r7, #13
    ec5c:	ldrbmi	fp, [sp, #-3864]	; 0xfffff0e8
    ec60:	ldmdavs	r3!, {r2, r5, r6, r7, r8, fp, ip, lr, pc}^
    ec64:	rscle	r2, r1, r0, lsl #22
    ec68:	ldrbmi	r4, [r9], -r0, lsr #12
    ec6c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    ec70:			; <UNDEFINED> instruction: 0x4604bf18
    ec74:	ldmdavs	r3!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ec78:			; <UNDEFINED> instruction: 0x47984658
    ec7c:	stmdacs	r0, {r2, r9, sl, lr}
    ec80:	ldrbmi	sp, [sl], -sl, asr #1
    ec84:			; <UNDEFINED> instruction: 0xf7f44641
    ec88:			; <UNDEFINED> instruction: 0xe7cfead2
    ec8c:	stcl	7, cr15, [r6], #-976	; 0xfffffc30
    ec90:			; <UNDEFINED> instruction: 0x23242400
    ec94:	strb	r6, [r9, r3]
    ec98:	bl	64cc70 <__assert_fail@plt+0x649438>
    ec9c:	andeq	r0, r3, ip, lsl #2
    eca0:			; <UNDEFINED> instruction: 0x000002b4
    eca4:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
    eca8:			; <UNDEFINED> instruction: 0x000002bc
    ecac:	andeq	r0, r3, r0, rrx
    ecb0:	andcs	fp, r0, #56, 10	; 0xe000000
    ecb4:	tstcs	r1, ip, lsl #12
    ecb8:			; <UNDEFINED> instruction: 0xf00a4605
    ecbc:			; <UNDEFINED> instruction: 0x1e03fab1
    ecc0:			; <UNDEFINED> instruction: 0xf043db13
    ecc4:	cmnlt	ip, r1, lsl #4
    ecc8:	svclt	0x0008429a
    eccc:	andle	r2, r8, r0
    ecd0:	tstcs	r2, r8, lsr #12
    ecd4:	blx	fe94ad04 <__assert_fail@plt+0xfe9474cc>
    ecd8:			; <UNDEFINED> instruction: 0xf04f3001
    ecdc:	svclt	0x001830ff
    ece0:	ldclt	0, cr2, [r8, #-0]
    ece4:	andeq	pc, r1, #35	; 0x23
    ece8:			; <UNDEFINED> instruction: 0xf04fe7ee
    ecec:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    ecf0:	vhsub.s8	d18, d0, d0
    ecf4:			; <UNDEFINED> instruction: 0xf00a4106
    ecf8:	svclt	0x0000ba93
    ecfc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ed00:			; <UNDEFINED> instruction: 0x47706018
    ed04:			; <UNDEFINED> instruction: 0x00030fba
    ed08:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ed0c:			; <UNDEFINED> instruction: 0x47707118
    ed10:	andeq	r0, r3, lr, lsr #31
    ed14:	addlt	fp, r4, r0, ror r5
    ed18:	blmi	7e1d98 <__assert_fail@plt+0x7de560>
    ed1c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    ed20:			; <UNDEFINED> instruction: 0xf0166818
    ed24:	cmplt	r8, r5, lsr #18	; <UNPREDICTABLE>
    ed28:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    ed2c:			; <UNDEFINED> instruction: 0xf7f4791e
    ed30:			; <UNDEFINED> instruction: 0x4605ec16
    ed34:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    ed38:	tstle	r7, r0, lsr #22
    ed3c:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    ed40:			; <UNDEFINED> instruction: 0xf0166818
    ed44:	stmiblt	r0, {r0, r2, r4, r8, fp, ip, sp, lr, pc}^
    ed48:	ldcllt	0, cr11, [r0, #-16]!
    ed4c:	andcs	r4, r5, #344064	; 0x54000
    ed50:	ldrbtmi	r2, [r9], #-0
    ed54:	b	febccd2c <__assert_fail@plt+0xfebc94f4>
    ed58:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    ed5c:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    ed60:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    ed64:			; <UNDEFINED> instruction: 0xf0089303
    ed68:	bmi	44ea14 <__assert_fail@plt+0x44b1dc>
    ed6c:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    ed70:	strmi	r9, [r3], -r0, lsl #12
    ed74:			; <UNDEFINED> instruction: 0xf7f42000
    ed78:	blmi	389ab8 <__assert_fail@plt+0x386280>
    ed7c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ed80:	b	134cd58 <__assert_fail@plt+0x1349520>
    ed84:	ldrtmi	r4, [r3], -fp, lsl #20
    ed88:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    ed8c:	bl	10ccd64 <__assert_fail@plt+0x10c952c>
    ed90:	svclt	0x0000e7f3
    ed94:	andeq	pc, r2, r4, ror pc	; <UNPREDICTABLE>
    ed98:	andeq	r0, r0, r0, lsr #6
    ed9c:	andeq	r0, r3, lr, lsl #31
    eda0:	andeq	r0, r0, r4, ror #5
    eda4:	andeq	ip, r1, r2, ror #9
    eda8:	andeq	r0, r3, lr, asr pc
    edac:	ldrdeq	ip, [r1], -r2
    edb0:	andeq	r0, r0, ip, lsr #6
    edb4:			; <UNDEFINED> instruction: 0x0001c4ba
    edb8:	mvnsmi	lr, sp, lsr #18
    edbc:	bl	dccd94 <__assert_fail@plt+0xdc955c>
    edc0:	tstlt	r8, r4, lsl #12
    edc4:	stc	7, cr15, [lr], #976	; 0x3d0
    edc8:	stmdble	r2, {r1, fp, sp}
    edcc:	pop	{r5, r9, sl, lr}
    edd0:	andcs	r8, r3, #240, 2	; 0x3c
    edd4:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    edd8:	blx	8cae08 <__assert_fail@plt+0x8c75d0>
    eddc:			; <UNDEFINED> instruction: 0xf7f44606
    ede0:	vmovcs.16	d16[0], lr
    ede4:	ble	2e0600 <__assert_fail@plt+0x2dcdc8>
    ede8:	ldrdhi	pc, [r0], -r0
    edec:	strtmi	r2, [r0], -r0, lsl #14
    edf0:			; <UNDEFINED> instruction: 0xf7f4463c
    edf4:	strtmi	lr, [r0], -r4, lsl #26
    edf8:	andhi	pc, r0, r5, asr #17
    edfc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ee00:			; <UNDEFINED> instruction: 0xf7f44630
    ee04:			; <UNDEFINED> instruction: 0xf8d5ec7c
    ee08:	strmi	r8, [r7], -r0
    ee0c:	mvnle	r2, r0, lsl #16
    ee10:			; <UNDEFINED> instruction: 0xf7f44630
    ee14:	strb	lr, [sl, r8, ror #25]!
    ee18:			; <UNDEFINED> instruction: 0x4605b538
    ee1c:			; <UNDEFINED> instruction: 0xf84af000
    ee20:	cmnlt	r3, r3, lsl #16
    ee24:			; <UNDEFINED> instruction: 0xf0004604
    ee28:	stcpl	8, cr15, [r3], #-364	; 0xfffffe94
    ee2c:	strtmi	r4, [r0], -r1, lsl #12
    ee30:	svclt	0x00082b2f
    ee34:	pop	{r0, r8, ip, sp}
    ee38:			; <UNDEFINED> instruction: 0xf0094038
    ee3c:			; <UNDEFINED> instruction: 0x4628babb
    ee40:			; <UNDEFINED> instruction: 0xf84ef000
    ee44:	strtmi	r4, [r8], -r1, lsl #12
    ee48:	ldrhtmi	lr, [r8], -sp
    ee4c:	blt	feccae78 <__assert_fail@plt+0xfecc7640>
    ee50:			; <UNDEFINED> instruction: 0x4604b538
    ee54:			; <UNDEFINED> instruction: 0xf0007805
    ee58:			; <UNDEFINED> instruction: 0xf1a5f82d
    ee5c:	blx	fed50320 <__assert_fail@plt+0xfed4cae8>
    ee60:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    ee64:	blne	20678 <__assert_fail@plt+0x1ce40>
    ee68:			; <UNDEFINED> instruction: 0xf813e004
    ee6c:	stmdbcs	pc!, {r0, r8, sl, fp, ip}	; <UNPREDICTABLE>
    ee70:	ldrmi	sp, [r0], -r4, lsl #2
    ee74:			; <UNDEFINED> instruction: 0xf10042a8
    ee78:	ldmle	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    ee7c:	svclt	0x0000bd38
    ee80:			; <UNDEFINED> instruction: 0x4606b570
    ee84:			; <UNDEFINED> instruction: 0xffe4f7ff
    ee88:	andcc	r4, r1, r4, lsl #12
    ee8c:	svclt	0x00082c00
    ee90:			; <UNDEFINED> instruction: 0xf7f43001
    ee94:	strmi	lr, [r5], -sl, ror #21
    ee98:			; <UNDEFINED> instruction: 0x4631b130
    ee9c:			; <UNDEFINED> instruction: 0xf7f44622
    eea0:	tstlt	ip, r6, asr #19
    eea4:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    eea8:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    eeac:	strcs	r2, [r1], #-814	; 0xfffffcd2
    eeb0:	ldrb	r7, [r7, fp, lsr #32]!
    eeb4:	blcs	becec8 <__assert_fail@plt+0xbe9690>
    eeb8:			; <UNDEFINED> instruction: 0xf810d103
    eebc:	blcs	bdeac8 <__assert_fail@plt+0xbdb290>
    eec0:	strdlt	sp, [r3, #-11]!
    eec4:	tstcs	r0, r2, lsl #12
    eec8:	svclt	0x00082b2f
    eecc:	andle	r2, r2, r1, lsl #2
    eed0:	ldrmi	fp, [r0], -r9, lsl #2
    eed4:			; <UNDEFINED> instruction: 0xf8122100
    eed8:	blcs	1eae4 <__assert_fail@plt+0x1b2ac>
    eedc:			; <UNDEFINED> instruction: 0x4770d1f4
    eee0:			; <UNDEFINED> instruction: 0x4604b510
    eee4:	bl	6ccebc <__assert_fail@plt+0x6c9684>
    eee8:	stmdacs	r1, {r0, r1, r5, fp, ip}
    eeec:	mvnscc	pc, r0, lsl #2
    eef0:			; <UNDEFINED> instruction: 0xf813d903
    eef4:	bcs	bda300 <__assert_fail@plt+0xbd6ac8>
    eef8:	ldclt	0, cr13, [r0, #-0]
    eefc:	ldrb	r4, [r4, r8, lsl #12]!
    ef00:			; <UNDEFINED> instruction: 0x4604b510
    ef04:			; <UNDEFINED> instruction: 0xffd6f7ff
    ef08:	blcs	2cf1c <__assert_fail@plt+0x296e4>
    ef0c:			; <UNDEFINED> instruction: 0x4604bf18
    ef10:			; <UNDEFINED> instruction: 0xf7ff4620
    ef14:	andcs	pc, r0, #916	; 0x394
    ef18:	strtpl	r5, [r2], #-3107	; 0xfffff3dd
    ef1c:	svclt	0x00181a98
    ef20:	ldclt	0, cr2, [r0, #-4]
    ef24:	bmi	4bbf64 <__assert_fail@plt+0x4b872c>
    ef28:	addlt	fp, r2, r0, lsl #10
    ef2c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    ef30:	ldmpl	r3, {r0, r1, r8, fp, ip, pc}^
    ef34:	subeq	pc, r0, #17
    ef38:	movwls	r6, #6171	; 0x181b
    ef3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ef40:	bls	13ebc0 <__assert_fail@plt+0x13b388>
    ef44:	movwls	sl, #2820	; 0xb04
    ef48:	b	1f4cf20 <__assert_fail@plt+0x1f496e8>
    ef4c:			; <UNDEFINED> instruction: 0xff56f008
    ef50:	blmi	22177c <__assert_fail@plt+0x21df44>
    ef54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ef58:	blls	68fc8 <__assert_fail@plt+0x65790>
    ef5c:	qaddle	r4, sl, r4
    ef60:			; <UNDEFINED> instruction: 0xf85db002
    ef64:	andlt	lr, r3, r4, lsl #22
    ef68:			; <UNDEFINED> instruction: 0xf7f44770
    ef6c:	svclt	0x0000e9b0
    ef70:	andeq	pc, r2, r2, ror #26
    ef74:			; <UNDEFINED> instruction: 0x000002b4
    ef78:	andeq	pc, r2, ip, lsr sp	; <UNPREDICTABLE>
    ef7c:	cmnmi	r0, #0, 8	; <UNPREDICTABLE>
    ef80:	svcmi	0x0000f5b3
    ef84:			; <UNDEFINED> instruction: 0x232dbf08
    ef88:			; <UNDEFINED> instruction: 0xf5b3d01d
    ef8c:	svclt	0x00084f80
    ef90:	andsle	r2, r8, r4, ror #6
    ef94:	svcmi	0x00c0f5b3
    ef98:	cmncs	r2, #8, 30
    ef9c:			; <UNDEFINED> instruction: 0xf5b3d013
    efa0:	svclt	0x00085f00
    efa4:	andle	r2, lr, r3, ror #6
    efa8:	svcmi	0x0020f5b3
    efac:	cmncs	ip, #8, 30
    efb0:			; <UNDEFINED> instruction: 0xf5b3d009
    efb4:	svclt	0x00085f80
    efb8:	andle	r2, r4, r0, ror r3
    efbc:	svcmi	0x0040f5b3
    efc0:	cmncs	r3, #12, 30	; 0x30
    efc4:			; <UNDEFINED> instruction: 0xf410233f
    efc8:	andvc	r7, fp, r0, lsl #31
    efcc:	cmncs	r2, #20, 30	; 0x50
    efd0:			; <UNDEFINED> instruction: 0xf010232d
    efd4:	subvc	r0, fp, r0, lsl #31
    efd8:	movteq	pc, #0	; <UNPREDICTABLE>
    efdc:	rsbscs	fp, r7, #20, 30	; 0x50
    efe0:			; <UNDEFINED> instruction: 0xf410222d
    efe4:	addvc	r6, sl, r0, lsl #30
    efe8:	blcs	430c0 <__assert_fail@plt+0x3f888>
    efec:	cmncs	r3, #20, 30	; 0x50
    eff0:			; <UNDEFINED> instruction: 0xf0102353
    eff4:	sbcvc	r0, fp, r0, lsr #30
    eff8:	cmncs	r2, #20, 30	; 0x50
    effc:			; <UNDEFINED> instruction: 0xf010232d
    f000:	tstvc	fp, r0, lsl pc
    f004:	movweq	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    f008:	rsbscs	fp, r7, #20, 30	; 0x50
    f00c:			; <UNDEFINED> instruction: 0xf410222d
    f010:	smlalbbvc	r6, sl, r0, pc	; <UNPREDICTABLE>
    f014:	blcs	430a8 <__assert_fail@plt+0x3f870>
    f018:	cmncs	r3, #20, 30	; 0x50
    f01c:			; <UNDEFINED> instruction: 0xf0102353
    f020:	orrvc	r0, fp, r4, lsl #30
    f024:	cmncs	r2, #20, 30	; 0x50
    f028:			; <UNDEFINED> instruction: 0xf010232d
    f02c:	bicvc	r0, fp, r2, lsl #30
    f030:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    f034:	rsbscs	fp, r7, #20, 30	; 0x50
    f038:	andvc	r2, sl, #-805306366	; 0xd0000002
    f03c:	ldrle	r0, [r3, #-1410]	; 0xfffffa7e
    f040:	svclt	0x00142b00
    f044:	cmpcs	r4, #116, 6	; 0xd0000001
    f048:	subvc	r2, fp, #32, 4
    f04c:	movwcs	r7, #650	; 0x28a
    f050:	ldrbmi	r7, [r0, -fp, asr #5]!
    f054:	svclt	0x00142b00
    f058:			; <UNDEFINED> instruction: 0x232d2378
    f05c:	blcs	48f88 <__assert_fail@plt+0x45750>
    f060:	cmncs	r8, #20, 30	; 0x50
    f064:	ldrb	r2, [sl, sp, lsr #6]
    f068:	svclt	0x00142b00
    f06c:			; <UNDEFINED> instruction: 0x232d2378
    f070:	svclt	0x0000e7ea
    f074:			; <UNDEFINED> instruction: 0xf7ff6900
    f078:	svclt	0x0000bf81
    f07c:			; <UNDEFINED> instruction: 0x460db570
    f080:	bl	17cd058 <__assert_fail@plt+0x17c9820>
    f084:	tstlt	r8, r4, lsl #12
    f088:	b	fed4d060 <__assert_fail@plt+0xfed49828>
    f08c:	stmdble	r1, {r1, fp, sp}
    f090:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    f094:	cdp2	0, 10, cr15, cr14, cr8, {0}
    f098:	blle	5168b8 <__assert_fail@plt+0x513080>
    f09c:			; <UNDEFINED> instruction: 0xf7f44620
    f0a0:	ldmdblt	r0!, {r4, r6, r7, r9, fp, sp, lr, pc}
    f0a4:	ldrtmi	r4, [r0], -r9, lsr #12
    f0a8:	svc	0x00fcf7f3
    f0ac:	stmdacs	r0, {r2, r9, sl, lr}
    f0b0:			; <UNDEFINED> instruction: 0xf7f4d1ee
    f0b4:	strcs	lr, [r0], #-2644	; 0xfffff5ac
    f0b8:	ldrtmi	r4, [r0], -r5, lsl #12
    f0bc:			; <UNDEFINED> instruction: 0xf7f4682e
    f0c0:	mlavs	lr, r2, fp, lr
    f0c4:			; <UNDEFINED> instruction: 0xf7f4e7e4
    f0c8:	strmi	lr, [r5], -sl, asr #20
    f0cc:	stmdavs	lr!, {r5, r9, sl, lr}
    f0d0:			; <UNDEFINED> instruction: 0xf7f42400
    f0d4:	strhtvs	lr, [lr], -r6
    f0d8:	svclt	0x0000e7da
    f0dc:	andeq	r0, r0, r0
    f0e0:	b	13fc508 <__assert_fail@plt+0x13f8cd0>
    f0e4:			; <UNDEFINED> instruction: 0xf01700f0
    f0e8:	strmi	pc, [r8], -r1, ror #25
    f0ec:	svclt	0x0000bd08
    f0f0:	blx	fec15918 <__assert_fail@plt+0xfec120e0>
    f0f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    f0f8:	svclt	0x00004770
    f0fc:			; <UNDEFINED> instruction: 0x4604b510
    f100:	strmi	r6, [r8], -r3, lsr #19
    f104:	ldrmi	r6, [r8, r1, lsr #17]
    f108:	addmi	r6, r3, #10682368	; 0xa30000
    f10c:	stmdavs	r3!, {r0, r1, r8, fp, ip, lr, pc}
    f110:	sbceq	lr, r0, r3, lsl #22
    f114:			; <UNDEFINED> instruction: 0xf7f4bd10
    f118:	svclt	0x0000eb60
    f11c:	mvnsmi	lr, sp, lsr #18
    f120:			; <UNDEFINED> instruction: 0x460d4690
    f124:			; <UNDEFINED> instruction: 0x4606461f
    f128:			; <UNDEFINED> instruction: 0xffe8f7ff
    f12c:	andeq	pc, r0, r8, asr #17
    f130:	movwlt	r6, #38913	; 0x9801
    f134:	strmi	r4, [r4], -r9, lsr #5
    f138:	ldmibvs	r3!, {r1, r4, r5, ip, lr, pc}^
    f13c:	ldrmi	r4, [r8, r8, lsr #12]
    f140:	stmdavs	r3!, {r3, r4, r5, r7, r8, ip, sp, pc}
    f144:	stmdavs	r2!, {r0, r1, r2, r3, r6, r7, r8, ip, sp, pc}^
    f148:	ldm	r2, {r1, r6, r8, r9, ip, sp, pc}
    f14c:	strcs	r0, [r0, #-3]
    f150:	andeq	lr, r3, r4, lsl #17
    f154:	andsvs	r4, r5, r8, lsl r6
    f158:	subsvs	r6, r1, r1, ror sl
    f15c:	pop	{r1, r4, r5, r6, r9, sp, lr}
    f160:	ldmdavs	r1, {r4, r5, r6, r7, r8, pc}
    f164:	adcmi	r4, r9, #40, 12	; 0x2800000
    f168:	ldmibvs	r2!, {r1, r3, ip, lr, pc}^
    f16c:	ldmdblt	r8!, {r4, r7, r8, r9, sl, lr}
    f170:	stmdavs	r2!, {r2, r5, r6, fp, sp, lr}^
    f174:	mvnsle	r2, r0, lsl #20
    f178:	ldrmi	r2, [r8], -r0, lsl #6
    f17c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f180:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
    f184:	rscsle	r2, r8, r0, lsl #30
    f188:	tstcs	r0, r0, asr r8
    f18c:	ldrmi	r6, [r8], -r0, rrx
    f190:	bvs	1c671dc <__assert_fail@plt+0x1c639a4>
    f194:	rsbsvs	r6, r2, #81	; 0x51
    f198:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f19c:	strb	r6, [ip, r2, lsr #32]!
    f1a0:	strb	r4, [pc, fp, lsl #12]
    f1a4:	strmi	r4, [r3], -r3, lsr #20
    f1a8:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    f1ac:	mlasle	r9, r1, r2, r4
    f1b0:	bvc	ca8fc <__assert_fail@plt+0xc70c4>
    f1b4:	bvc	74a838 <__assert_fail@plt+0x747000>
    f1b8:	bvc	ff20ad90 <__assert_fail@plt+0xff207558>
    f1bc:	blx	44ad88 <__assert_fail@plt+0x447550>
    f1c0:	ldcl	13, cr13, [pc, #172]	; f274 <__assert_fail@plt+0xba3c>
    f1c4:			; <UNDEFINED> instruction: 0xeef46a1a
    f1c8:	vsqrt.f32	s15, s13
    f1cc:	strle	pc, [r4, #-2576]!	; 0xfffff5f0
    f1d0:	bvs	60a954 <__assert_fail@plt+0x60711c>
    f1d4:	bvs	10a820 <__assert_fail@plt+0x106fe8>
    f1d8:	bvs	ff9cacb0 <__assert_fail@plt+0xff9c7478>
    f1dc:	blx	44ada8 <__assert_fail@plt+0x447570>
    f1e0:	ldcl	13, cr13, [r1, #108]	; 0x6c
    f1e4:	vmov.f32	s13, #80	; 0x3e800000  0.250
    f1e8:	vsqrt.f32	s13, s0
    f1ec:	blle	54da34 <__assert_fail@plt+0x54a1fc>
    f1f0:	bvc	fe20aad0 <__assert_fail@plt+0xfe207298>
    f1f4:	bvs	8a940 <__assert_fail@plt+0x87108>
    f1f8:	bvc	ff9cacd0 <__assert_fail@plt+0xff9c7498>
    f1fc:	blx	44adc8 <__assert_fail@plt+0x447590>
    f200:	cdp	5, 11, cr13, cr7, cr11, {0}
    f204:	vmov.f32	s13, #64	; 0x3e000000  0.125
    f208:	vsqrt.f32	s13, s12
    f20c:	stmdale	r4, {r4, r9, fp, ip, sp, lr, pc}
    f210:	bvc	ff20ade8 <__assert_fail@plt+0xff2075b0>
    f214:	blx	44ade0 <__assert_fail@plt+0x4475a8>
    f218:	bmi	206230 <__assert_fail@plt+0x2029f8>
    f21c:	ldrbtmi	r2, [sl], #-0
    f220:			; <UNDEFINED> instruction: 0x4770601a
    f224:	ldrbmi	r2, [r0, -r1]!
    f228:	stclcc	12, cr12, [ip, #820]	; 0x334
    f22c:	svccc	0x00666666
    f230:	svccc	0x008ccccd
    f234:	andeq	ip, r1, sl, lsl #2
    f238:	muleq	r1, r6, r0
    f23c:	mvnsmi	lr, sp, lsr #18
    f240:	vmla.f16	s22, s15, s2
    f244:	vldr	s0, [pc, #576]	; f48c <__assert_fail@plt+0xbc54>
    f248:			; <UNDEFINED> instruction: 0xeef87a23
    f24c:			; <UNDEFINED> instruction: 0xeec66a67
    f250:			; <UNDEFINED> instruction: 0xeef47a80
    f254:	vsqrt.f32	s15, s14
    f258:	ble	b4daa0 <__assert_fail@plt+0xb4a268>
    f25c:	bvc	ffa0ae54 <__assert_fail@plt+0xffa0761c>
    f260:	beq	fe44aac4 <__assert_fail@plt+0xfe44728c>
    f264:	svclt	0x0038280a
    f268:			; <UNDEFINED> instruction: 0xf040200a
    f26c:	ldclne	7, cr0, [r8], #-4
    f270:			; <UNDEFINED> instruction: 0xf64ad021
    f274:			; <UNDEFINED> instruction: 0xf6ca28ab
    f278:	blx	fea1952a <__assert_fail@plt+0xfea15cf2>
    f27c:	svccs	0x00093207
    f280:	movweq	pc, #4130	; 0x1022	; <UNPREDICTABLE>
    f284:	cmpeq	r2, #3072	; 0xc00
    f288:	movweq	lr, #15271	; 0x3ba7
    f28c:	cmnlt	fp, pc, lsl #18
    f290:	strcs	r2, [r9, #-1552]	; 0xfffff9f0
    f294:	and	r2, r0, r3, lsl #8
    f298:	strcc	fp, [r2], #-337	; 0xfffffeaf
    f29c:	ldrtmi	r4, [r5], #-1592	; 0xfffff9c8
    f2a0:	strtmi	r3, [r1], -r8, lsl #12
    f2a4:	stc2	0, cr15, [r2], {23}
    f2a8:	strmi	r4, [fp], -pc, lsr #5
    f2ac:	ldmdblt	r3!, {r2, r4, r5, r6, r7, fp, ip, lr, pc}
    f2b0:	ldclne	7, cr3, [r9], #-8
    f2b4:	strcs	sp, [r0, -r1, ror #3]
    f2b8:	pop	{r3, r4, r5, r9, sl, lr}
    f2bc:	svceq	0x00bb81f0
    f2c0:	movwcs	fp, #7956	; 0x1f14
    f2c4:	adcseq	r2, sl, r0, lsl #6
    f2c8:	blcs	446a4 <__assert_fail@plt+0x40e6c>
    f2cc:			; <UNDEFINED> instruction: 0x4638d1f3
    f2d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f2d4:	svcmi	0x00800000
    f2d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    f2dc:	ldmib	r1, {r1, r7, ip, sp, pc}^
    f2e0:	adcmi	r5, r5, #0, 8
    f2e4:	strcc	sp, [r8, #-556]	; 0xfffffdd4
    f2e8:	strmi	r4, [r1], lr, lsl #12
    f2ec:			; <UNDEFINED> instruction: 0xf04f4692
    f2f0:	and	r0, r4, r0, lsl #16
    f2f4:			; <UNDEFINED> instruction: 0xf10542ac
    f2f8:	stmdble	r1!, {r3, r8, r9}
    f2fc:			; <UNDEFINED> instruction: 0xf855461d
    f300:	stmdbcs	r0, {r3, sl, fp, ip}
    f304:			; <UNDEFINED> instruction: 0xf855d0f6
    f308:	cmnlt	ip, r4, lsl #24
    f30c:	strbmi	r6, [r8], -r7, lsr #16
    f310:			; <UNDEFINED> instruction: 0xf7ff4639
    f314:			; <UNDEFINED> instruction: 0x4623fef3
    f318:	stmdavs	r2, {r2, r5, r6, fp, sp, lr}
    f31c:	stmdavs	r2, {r1, r5, r7, r8, ip, sp, pc}^
    f320:	subvs	r6, r3, sl, asr r0
    f324:	mvnsle	r2, r0, lsl #24
    f328:	stcne	8, cr15, [r8], {85}	; 0x55
    f32c:	stchi	8, cr15, [r4], {69}	; 0x45
    f330:	svceq	0x0000f1ba
    f334:	ldmdavs	r4!, {r0, r1, r2, r4, ip, lr, pc}^
    f338:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
    f33c:	ldmle	sp, {r2, r3, r5, r7, r9, lr}^
    f340:	andlt	r2, r2, r1
    f344:			; <UNDEFINED> instruction: 0x87f0e8bd
    f348:	ldrdne	pc, [ip], -r9
    f34c:	tstcc	r1, r7
    f350:	andne	pc, ip, r9, asr #17
    f354:			; <UNDEFINED> instruction: 0xf8d9601a
    f358:	subsvs	r2, sl, r4, lsr #32
    f35c:	eorcc	pc, r4, r9, asr #17
    f360:	bicsle	r2, r3, r0, lsl #24
    f364:	strbmi	lr, [r8], -r0, ror #15
    f368:			; <UNDEFINED> instruction: 0xf7ff9101
    f36c:	stmdbls	r1, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    f370:	strmi	r6, [r4], -r3, lsl #16
    f374:			; <UNDEFINED> instruction: 0xf8d9b183
    f378:	lsrlt	r0, r4, #32
    f37c:			; <UNDEFINED> instruction: 0xf8c96843
    f380:	stmdavs	r3!, {r2, r5, ip, sp}^
    f384:	movwne	lr, #2496	; 0x9c0
    f388:	ldmvs	r3!, {r5, r6, sp, lr}^
    f38c:	stchi	8, cr15, [r8], {69}	; 0x45
    f390:	ldmdavs	r4!, {r0, r8, r9, fp, ip, sp}^
    f394:			; <UNDEFINED> instruction: 0xe7ad60f3
    f398:	ldrdcc	pc, [ip], -r9
    f39c:	movwcc	r6, #4097	; 0x1001
    f3a0:	andcc	pc, ip, r9, asr #17
    f3a4:	strdcs	lr, [r8], -r1
    f3a8:			; <UNDEFINED> instruction: 0xf7f49101
    f3ac:	stmdbls	r1, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    f3b0:	mvnle	r2, r0, lsl #16
    f3b4:	andlt	r4, r2, r0, asr r6
    f3b8:			; <UNDEFINED> instruction: 0x87f0e8bd
    f3bc:	ldrbmi	r6, [r0, -r0, lsl #17]!
    f3c0:	ldrbmi	r6, [r0, -r0, asr #17]!
    f3c4:	ldrbmi	r6, [r0, -r0, lsl #18]!
    f3c8:	ldmib	r0, {r4, sl, ip, sp, pc}^
    f3cc:	adcmi	r1, r1, #0, 8
    f3d0:	sfmcc	f5, 1, [r1], {34}	; 0x22
    f3d4:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    f3d8:	andcs	r1, r0, r4, ror #20
    f3dc:	streq	pc, [r7], #-36	; 0xffffffdc
    f3e0:	ldrmi	r3, [ip], #-264	; 0xfffffef8
    f3e4:	tstcc	r8, r2
    f3e8:	andsle	r4, r2, r1, lsr #5
    f3ec:	stccc	8, cr15, [r8], {81}	; 0x51
    f3f0:	rscsle	r2, r8, r0, lsl #22
    f3f4:	stccc	8, cr15, [r4], {81}	; 0x51
    f3f8:	tstlt	fp, r1, lsl #4
    f3fc:	andcc	r6, r1, #5963776	; 0x5b0000
    f400:	mvnsle	r2, r0, lsl #22
    f404:			; <UNDEFINED> instruction: 0xf1014290
    f408:	svclt	0x00380108
    f40c:	adcmi	r4, r1, #16, 12	; 0x1000000
    f410:			; <UNDEFINED> instruction: 0xf85dd1ec
    f414:	ldrbmi	r4, [r0, -r4, lsl #22]!
    f418:			; <UNDEFINED> instruction: 0xf85d2000
    f41c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    f420:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
    f424:	adcmi	r1, r1, #0, 8
    f428:	sfmcc	f5, 1, [r1], {42}	; 0x2a
    f42c:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    f430:	andcs	r1, r0, #100, 20	; 0x64000
    f434:	streq	pc, [r7], #-36	; 0xffffffdc
    f438:	ldrmi	r3, [ip], #-264	; 0xfffffef8
    f43c:	and	r4, r2, r5, lsl r6
    f440:	adcmi	r3, r1, #8, 2
    f444:			; <UNDEFINED> instruction: 0xf851d010
    f448:	blcs	1e470 <__assert_fail@plt+0x1ac38>
    f44c:			; <UNDEFINED> instruction: 0xf851d0f8
    f450:	strcc	r3, [r1, #-3076]	; 0xfffff3fc
    f454:	blcs	1bc60 <__assert_fail@plt+0x18428>
    f458:	ldmdavs	fp, {r1, r4, r5, r6, r7, ip, lr, pc}^
    f45c:	blcs	1bc68 <__assert_fail@plt+0x18430>
    f460:	strdcc	sp, [r8, -fp]
    f464:	mvnle	r4, r1, lsr #5
    f468:	adcmi	r6, fp, #12779520	; 0xc30000
    f46c:	svclt	0x0011bc30
    f470:	stmdbvs	r0, {sp}
    f474:	blx	fec15e7c <__assert_fail@plt+0xfec12644>
    f478:	svclt	0x0008f080
    f47c:	ldrbmi	r0, [r0, -r0, asr #18]!
    f480:	ldrmi	r2, [r5], -r0, lsl #4
    f484:	svclt	0x0000e7f0
    f488:	mvnsmi	lr, #737280	; 0xb4000
    f48c:	ldmib	r0, {r1, r2, r3, r9, sl, lr}^
    f490:	addlt	r4, r3, r0, lsl #10
    f494:	adcmi	r6, ip, #49152	; 0xc000
    f498:	stmdavc	r2, {r4, r6, r7, r8, fp, sp, lr, pc}
    f49c:	sfmcc	f5, 1, [r1, #-312]	; 0xfffffec8
    f4a0:	andseq	pc, r0, #4, 2
    f4a4:			; <UNDEFINED> instruction: 0xf04f1b2d
    f4a8:			; <UNDEFINED> instruction: 0xf0250900
    f4ac:	strcc	r0, [r8], #-1287	; 0xfffffaf9
    f4b0:	and	r4, r2, r5, lsl r4
    f4b4:	adcmi	r3, ip, #8, 8	; 0x8000000
    f4b8:			; <UNDEFINED> instruction: 0xf854d012
    f4bc:	bcs	1a4e4 <__assert_fail@plt+0x16cac>
    f4c0:			; <UNDEFINED> instruction: 0xf854d0f8
    f4c4:	andcs	r2, r1, r4, lsl #24
    f4c8:	ldmdavs	r2, {r1, r3, r4, r8, ip, sp, pc}^
    f4cc:	bcs	1b4d8 <__assert_fail@plt+0x17ca0>
    f4d0:	strmi	sp, [r1, #507]	; 0x1fb
    f4d4:	streq	pc, [r8], #-260	; 0xfffffefc
    f4d8:			; <UNDEFINED> instruction: 0x4681bf38
    f4dc:	mvnle	r4, ip, lsr #5
    f4e0:	tstcs	r1, fp, lsl sl
    f4e4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    f4e8:	ldm	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f4ec:			; <UNDEFINED> instruction: 0x463b4a19
    f4f0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    f4f4:			; <UNDEFINED> instruction: 0xf7f44630
    f4f8:	cdp	8, 0, cr14, cr7, cr12, {4}
    f4fc:	bmi	5b1f44 <__assert_fail@plt+0x5ae70c>
    f500:	cdp	6, 11, cr4, cr8, cr3, {2}
    f504:	tstcs	r1, r7, ror #22
    f508:	blvc	40ab8c <__assert_fail@plt+0x407354>
    f50c:			; <UNDEFINED> instruction: 0x4630447a
    f510:	blvs	20adb0 <__assert_fail@plt+0x207578>
    f514:	bvc	fe44ad38 <__assert_fail@plt+0xfe447500>
    f518:	blvc	1a0b000 <__assert_fail@plt+0x1a077c8>
    f51c:	blpl	20af3c <__assert_fail@plt+0x207704>
    f520:	blpl	4ab5c <__assert_fail@plt+0x47324>
    f524:	ldmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f528:	strbmi	r4, [fp], -ip, lsl #20
    f52c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    f530:	andlt	r2, r3, r1, lsl #2
    f534:	mvnsmi	lr, #12386304	; 0xbd0000
    f538:	stmdalt	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f53c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f540:	svclt	0x0000e7ce
    f544:	andhi	pc, r0, pc, lsr #7
    f548:	andeq	r0, r0, r0
    f54c:	subsmi	r0, r9, r0
    f550:	andeq	fp, r1, r2, ror #26
    f554:	andeq	fp, r1, lr, ror #26
    f558:	andeq	fp, r1, ip, ror #26
    f55c:	andeq	fp, r1, lr, ror #26
    f560:			; <UNDEFINED> instruction: 0x460db570
    f564:			; <UNDEFINED> instruction: 0xf7ff4606
    f568:	stmdavs	r1, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    f56c:			; <UNDEFINED> instruction: 0x4604b159
    f570:	stmdavs	r1!, {sp, lr, pc}
    f574:	strtmi	r4, [r8], -r9, lsr #5
    f578:	ldmibvs	r3!, {r3, ip, lr, pc}^
    f57c:	stmdblt	r0!, {r3, r4, r7, r8, r9, sl, lr}
    f580:	stccs	8, cr6, [r0], {100}	; 0x64
    f584:	strdcs	sp, [r0], -r5
    f588:	stmdavs	r5!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    f58c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    f590:	stmdbvs	r3, {r3, r8, sl, ip, sp, pc}
    f594:	ldmib	r0, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    f598:	addsmi	r3, r3, #0, 4
    f59c:	and	sp, r8, r3, lsl #6
    f5a0:	addsmi	r3, r3, #8, 6	; 0x20000000
    f5a4:	ldmdavs	r8, {r0, r2, r9, ip, lr, pc}
    f5a8:	rscsle	r2, r9, r0, lsl #16
    f5ac:	ldrmi	fp, [r8], -r8, lsl #26
    f5b0:			; <UNDEFINED> instruction: 0xf7f4bd08
    f5b4:	svclt	0x0000e912
    f5b8:			; <UNDEFINED> instruction: 0x4606b570
    f5bc:			; <UNDEFINED> instruction: 0xf7ff460d
    f5c0:			; <UNDEFINED> instruction: 0x4602fd9d
    f5c4:	and	r4, r0, r3, lsl #12
    f5c8:	ldmib	r3, {r0, r1, r5, r8, ip, sp, pc}^
    f5cc:	adcmi	r4, ip, #0, 6
    f5d0:	stmdblt	r3, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    f5d4:	and	r6, r1, r3, ror r8
    f5d8:	ldmdblt	r8, {r4, fp, sp, lr}
    f5dc:	addsmi	r3, r3, #8, 4	; 0x80000000
    f5e0:	strdcs	sp, [r0], -sl
    f5e4:	ldmdavs	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    f5e8:	svclt	0x0000bd70
    f5ec:	ldmib	r0, {r4, r5, r6, r7, sl, ip, sp, pc}^
    f5f0:	adcsmi	r6, r4, #0, 8
    f5f4:			; <UNDEFINED> instruction: 0x4607d916
    f5f8:	ldmdavs	r3!, {sp}
    f5fc:	strcc	fp, [r8], -r3, lsr #18
    f600:	ldmle	sl!, {r2, r4, r5, r7, r9, lr}^
    f604:			; <UNDEFINED> instruction: 0x4770bcf0
    f608:	streq	lr, [r0], #2817	; 0xb01
    f60c:	addmi	r4, r2, #53477376	; 0x3300000
    f610:	ldmdavs	sp, {r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    f614:			; <UNDEFINED> instruction: 0xf8443001
    f618:	ldmdavs	fp, {r2, r8, r9, fp, ip, lr}^
    f61c:	mvnsle	r2, r0, lsl #22
    f620:			; <UNDEFINED> instruction: 0xe7ec687c
    f624:	strb	r2, [sp, r0]!
    f628:	mvnsmi	lr, #737280	; 0xb4000
    f62c:	movwhi	lr, #2512	; 0x9d0
    f630:	ldmdble	fp, {r0, r1, r6, r8, sl, lr}
    f634:	strmi	r4, [lr], -r1, lsl #13
    f638:	strcs	r4, [r0, #-1559]	; 0xfffff9e9
    f63c:	ldrdeq	pc, [r0], -r8
    f640:			; <UNDEFINED> instruction: 0xf108b930
    f644:	strbmi	r0, [r3, #-2056]	; 0xfffff7f8
    f648:			; <UNDEFINED> instruction: 0x4628d8f8
    f64c:	mvnshi	lr, #12386304	; 0xbd0000
    f650:	and	r4, r0, r4, asr #12
    f654:	ldrtmi	r6, [r9], -r0, lsr #16
    f658:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    f65c:	stmdavs	r4!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    f660:	cfstr32cs	mvfx3, [r0], {1}
    f664:			; <UNDEFINED> instruction: 0xf8d9d1f6
    f668:	strb	r3, [sl, r4]!
    f66c:	strb	r2, [ip, r0, lsl #10]!
    f670:			; <UNDEFINED> instruction: 0x4604b538
    f674:	cmnlt	r8, r0, lsl #16
    f678:	tstcs	r0, sp, lsl #12
    f67c:	movtne	lr, #7105	; 0x1bc1
    f680:	ldrmi	r4, [r8], #-1577	; 0xfffff9d7
    f684:	blx	4cb6e8 <__assert_fail@plt+0x4c7eb0>
    f688:	svceq	0x0001f814
    f68c:	mvnsle	r2, r0, lsl #16
    f690:	ldclt	6, cr4, [r8, #-32]!	; 0xffffffe0
    f694:	strmi	r4, [r8], -r1, lsl #12
    f698:	svclt	0x0000bd38
    f69c:			; <UNDEFINED> instruction: 0x4604b430
    f6a0:	ldrbtmi	r4, [sp], #-3331	; 0xfffff2fd
    f6a4:	stmdavs	sp!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
    f6a8:	eorvs	ip, r5, pc, lsl #8
    f6ac:			; <UNDEFINED> instruction: 0x4770bc30
    f6b0:	andeq	fp, r1, r2, lsl ip
    f6b4:	mvnsmi	lr, sp, lsr #18
    f6b8:	strmi	r4, [sp], -r0, lsl #13
    f6bc:			; <UNDEFINED> instruction: 0x4617461e
    f6c0:	cmplt	lr, #134217729	; 0x8000001
    f6c4:			; <UNDEFINED> instruction: 0xf7f32028
    f6c8:			; <UNDEFINED> instruction: 0x4604eed0
    f6cc:	cmnlt	sp, #248, 2	; 0x3e
    f6d0:			; <UNDEFINED> instruction: 0xf8404620
    f6d4:			; <UNDEFINED> instruction: 0xf7ff5f14
    f6d8:	tstlt	r0, #6464	; 0x1940	; <UNPREDICTABLE>
    f6dc:	beq	cad38 <__assert_fail@plt+0xc7500>
    f6e0:	stcvc	6, cr4, [r9], #-256	; 0xffffff00
    f6e4:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    f6e8:	adcvs	r4, r0, r5, lsl #12
    f6ec:	smlabtcs	r8, r8, r1, fp
    f6f0:	stcl	7, cr15, [r4], #972	; 0x3cc
    f6f4:	lsrlt	r6, r0, #32
    f6f8:	movwcs	r9, #2566	; 0xa06
    f6fc:	sbceq	lr, r5, r0, lsl #22
    f700:	rsbvs	r6, r0, r7, lsr #3
    f704:	eorvs	r6, r2, #-2147483591	; 0x80000039
    f708:	movwcc	lr, #14788	; 0x39c4
    f70c:	strtmi	r6, [r0], -r3, ror #4
    f710:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f714:	ldrbtmi	r4, [pc], #-3848	; f71c <__assert_fail@plt+0xbee4>
    f718:	bicsle	r2, r3, r0, lsl #28
    f71c:	ldrbtmi	r4, [lr], #-3591	; 0xfffff1f9
    f720:			; <UNDEFINED> instruction: 0x4620e7d0
    f724:			; <UNDEFINED> instruction: 0xf7f32400
    f728:			; <UNDEFINED> instruction: 0x4620ed54
    f72c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f730:	ldrbtmi	r4, [sp], #-3331	; 0xfffff2fd
    f734:	svclt	0x0000e7cc
    f738:			; <UNDEFINED> instruction: 0xfffff9c7
    f73c:			; <UNDEFINED> instruction: 0xfffff9cf
    f740:	andeq	fp, r1, r2, lsl #23
    f744:			; <UNDEFINED> instruction: 0x4605b5f8
    f748:	andvs	lr, r0, #208, 18	; 0x340000
    f74c:	svclt	0x003c4296
    f750:	strcs	r3, [r0, -r8, lsl #12]
    f754:	eor	sp, r3, r5, lsl #6
    f758:			; <UNDEFINED> instruction: 0xf10642b2
    f75c:	ldmdble	pc, {r3, r8, r9}	; <UNPREDICTABLE>
    f760:			; <UNDEFINED> instruction: 0xf856461e
    f764:	blcs	1e78c <__assert_fail@plt+0x1af54>
    f768:			; <UNDEFINED> instruction: 0xf856d0f6
    f76c:	bvs	aa2784 <__assert_fail@plt+0xa9ef4c>
    f770:	tstlt	r2, ip, asr r1
    f774:	ldrmi	r6, [r0, r0, lsr #16]
    f778:	stmdavs	r3!, {r1, r3, r5, r9, fp, sp, lr}^
    f77c:	stmib	r4, {r0, r3, r5, r6, r9, fp, sp, lr}^
    f780:	rsbvs	r7, ip, #0, 2
    f784:	blcs	20ffc <__assert_fail@plt+0x1d7c4>
    f788:			; <UNDEFINED> instruction: 0xb112d1f3
    f78c:	stceq	8, cr15, [r8], {86}	; 0x56
    f790:	stmdb	r6, {r4, r7, r8, r9, sl, lr}^
    f794:			; <UNDEFINED> instruction: 0xf1067702
    f798:	stmdavs	sl!, {r3, r8, r9}^
    f79c:	ldmle	pc, {r1, r4, r5, r7, r9, lr}^	; <UNPREDICTABLE>
    f7a0:	stmib	r5, {r8, r9, sp}^
    f7a4:	ldcllt	3, cr3, [r8, #12]!
    f7a8:	ldrblt	r6, [r0, #-2562]!	; 0xfffff5fe
    f7ac:	ldmib	r0, {r1, r2, r9, sl, lr}^
    f7b0:			; <UNDEFINED> instruction: 0xb1ba5300
    f7b4:			; <UNDEFINED> instruction: 0xb1aa6902
    f7b8:	movwle	r4, #12957	; 0x329d
    f7bc:	strcc	lr, [r8, #-32]	; 0xffffffe0
    f7c0:	stmdble	lr, {r0, r1, r3, r5, r7, r9, lr}
    f7c4:	stmdacs	r0, {r3, r5, fp, sp, lr}
    f7c8:			; <UNDEFINED> instruction: 0x462cd0f9
    f7cc:	stmdavs	r0!, {sp, lr, pc}
    f7d0:			; <UNDEFINED> instruction: 0x47986a33
    f7d4:	stccs	8, cr6, [r0], {100}	; 0x64
    f7d8:	ldmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    f7dc:	adcmi	r3, fp, #8, 10	; 0x2000000
    f7e0:	ldmdavs	r5!, {r4, r5, r6, r7, fp, ip, lr, pc}
    f7e4:	andle	r4, fp, #-805306359	; 0xd0000009
    f7e8:	teqlt	r4, ip, ror #16
    f7ec:	stmdavs	r4!, {r5, r9, sl, lr}^
    f7f0:	stcl	7, cr15, [lr], #972	; 0x3cc
    f7f4:	mvnsle	r2, r0, lsl #24
    f7f8:	strcc	r6, [r8, #-2163]	; 0xfffff78d
    f7fc:	ldmle	r3!, {r0, r1, r3, r5, r7, r9, lr}^
    f800:			; <UNDEFINED> instruction: 0xb12c6a74
    f804:	stmdavs	r4!, {r5, r9, sl, lr}^
    f808:	stcl	7, cr15, [r2], #972	; 0x3cc
    f80c:	mvnsle	r2, r0, lsl #24
    f810:			; <UNDEFINED> instruction: 0xf7f36830
    f814:			; <UNDEFINED> instruction: 0x4630ecde
    f818:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    f81c:	ldcllt	7, cr15, [r6], {243}	; 0xf3
    f820:	ldrblt	r4, [r0, #2611]!	; 0xa33
    f824:	blmi	ce103c <__assert_fail@plt+0xcdd804>
    f828:	stmdbvs	r6!, {r1, r3, r4, r5, r6, sl, lr}^
    f82c:	strmi	fp, [r8], -sp, lsl #1
    f830:	ldc	8, cr5, [r6, #844]	; 0x34c
    f834:			; <UNDEFINED> instruction: 0x7c310a02
    f838:	movwls	r6, #47131	; 0xb81b
    f83c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f840:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    f844:	eorsle	r2, lr, r0, lsl #16
    f848:	strmi	r6, [r5], -r3, lsr #17
    f84c:	eorsle	r4, r8, r3, lsl #5
    f850:			; <UNDEFINED> instruction: 0xf7f32108
    f854:	andls	lr, r1, r4, lsr ip
    f858:	eorsle	r2, r4, r0, lsl #16
    f85c:	bl	29ff0 <__assert_fail@plt+0x267b8>
    f860:	stmibvs	r1!, {r0, r2, r6, r7}
    f864:	strls	sl, [r3, #-3841]	; 0xfffff0ff
    f868:	movwls	r2, #33280	; 0x8200
    f86c:	movwpl	lr, #35284	; 0x89d4
    f870:	ldrtmi	r9, [r8], -r2
    f874:	smlabtvs	r6, sp, r9, lr
    f878:	stmib	sp, {r0, r5, r9, sl, lr}^
    f87c:	andls	r5, r4, #603979776	; 0x24000000
    f880:			; <UNDEFINED> instruction: 0xf7ff9205
    f884:	strmi	pc, [r5], -r9, lsr #26
    f888:	blls	2be070 <__assert_fail@plt+0x2ba838>
    f88c:	ldrtmi	r2, [r9], -r1, lsl #4
    f890:	rsbvs	r4, r3, #32, 12	; 0x2000000
    f894:	stc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
    f898:			; <UNDEFINED> instruction: 0x4639b338
    f89c:	strtmi	r4, [sl], -r0, lsr #12
    f8a0:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    f8a4:	stmdals	r1, {r3, r8, r9, ip, sp, pc}
    f8a8:	ldc	7, cr15, [r2], {243}	; 0xf3
    f8ac:	blmi	4620fc <__assert_fail@plt+0x45e8c4>
    f8b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f8b4:	blls	2e9924 <__assert_fail@plt+0x2e60ec>
    f8b8:	tstle	r4, sl, asr r0
    f8bc:	andlt	r4, sp, r8, lsr #12
    f8c0:	strcs	fp, [r1, #-3568]	; 0xfffff210
    f8c4:	strcs	lr, [r0, #-2034]	; 0xfffff80e
    f8c8:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f8cc:	stc	7, cr15, [r0], {243}	; 0xf3
    f8d0:	ldrdvs	lr, [r1], -sp
    f8d4:	andne	lr, r3, #3620864	; 0x374000
    f8d8:	stmib	r4, {r1, r3, r8, r9, fp, ip, pc}^
    f8dc:	stmib	r4, {sp, lr}^
    f8e0:	rsbvs	r1, r3, #536870912	; 0x20000000
    f8e4:			; <UNDEFINED> instruction: 0xf7f3e7e2
    f8e8:			; <UNDEFINED> instruction: 0xf7f3ecf2
    f8ec:	svclt	0x0000ef76
    f8f0:	andeq	pc, r2, r8, ror #8
    f8f4:			; <UNDEFINED> instruction: 0x000002b4
    f8f8:	andeq	pc, r2, r0, ror #7
    f8fc:			; <UNDEFINED> instruction: 0x4615b5f0
    f900:	addlt	r4, r3, fp, asr #20
    f904:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    f908:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f90c:			; <UNDEFINED> instruction: 0xf04f9301
    f910:	stmdbcs	r0, {r8, r9}
    f914:	addhi	pc, r6, r0
    f918:	movwcs	r4, #1647	; 0x66f
    f91c:			; <UNDEFINED> instruction: 0x4604463a
    f920:			; <UNDEFINED> instruction: 0xf7ff460e
    f924:	strdlt	pc, [r8, #-187]!	; 0xffffff45
    f928:	eorle	r2, pc, r0, lsl #26
    f92c:	andcs	r6, r0, r8, lsr #32
    f930:	blmi	102223c <__assert_fail@plt+0x101ea04>
    f934:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f938:	blls	699a8 <__assert_fail@plt+0x66170>
    f93c:	cmnle	r3, sl, asr r0
    f940:	ldcllt	0, cr11, [r0, #12]!
    f944:	bvc	cb09c <__assert_fail@plt+0xc7864>
    f948:	vcvt.f16.u32	s13, s7
    f94c:	vldr	s14, [r3, #412]	; 0x19c
    f950:	vmul.f32	s15, s14, s4
    f954:	vldr	s14, [r4, #540]	; 0x21c
    f958:	vmov.f32	s14, #131	; 0xc0180000 -2.375
    f95c:	vcmp.f32	s14, s14
    f960:	vsqrt.f32	s15, s15
    f964:			; <UNDEFINED> instruction: 0xdc13fa10
    f968:	stmdavs	fp!, {r8, sl, fp, ip, pc}
    f96c:	eorsle	r2, r5, r0, lsl #22
    f970:	blcs	2a304 <__assert_fail@plt+0x26acc>
    f974:	ldmdavs	sl, {r0, r1, r3, r4, r5, ip, lr, pc}^
    f978:	stmdavs	r9!, {r1, r5, r6, r9, sp, lr}^
    f97c:	stmdbvs	r2!, {r0, sp}
    f980:	subsvs	r6, r9, lr, lsl r0
    f984:	rsbvs	r4, fp, r2, lsl #8
    f988:	ldrb	r6, [r1, r2, lsr #2]
    f98c:	strb	r4, [pc, r8, lsr #12]
    f990:	andseq	pc, r4, r4, lsl #2
    f994:	stc2	7, cr15, [r6], {255}	; 0xff
    f998:	bvc	cb0f0 <__assert_fail@plt+0xc78b8>
    f99c:	vldr.16	s12, [r4, #198]	; 0xc6
    f9a0:	vmov.f32	s15, #131	; 0xc0180000 -2.375
    f9a4:	vldr	s15, [r3, #412]	; 0x19c
    f9a8:	vmul.f32	s12, s12, s4
    f9ac:			; <UNDEFINED> instruction: 0xeeb86aa7
    f9b0:	vcmp.f32	s14, s14
    f9b4:	vsqrt.f32	s15, s12
    f9b8:	vldrle	s31, [r5, #64]	; 0x40
    f9bc:	bvc	10b010 <__assert_fail@plt+0x1077d8>
    f9c0:	mcr	12, 3, r7, cr7, cr11, {0}
    f9c4:	biclt	r7, fp, r7, lsl #21
    f9c8:	bvc	64b04c <__assert_fail@plt+0x647814>
    f9cc:	bvc	ff20b5a4 <__assert_fail@plt+0xff207d6c>
    f9d0:	blx	44b59c <__assert_fail@plt+0x447d64>
    f9d4:			; <UNDEFINED> instruction: 0xf04fdb15
    f9d8:			; <UNDEFINED> instruction: 0xe7a930ff
    f9dc:	andcs	r6, r1, r2, lsr #18
    f9e0:	strmi	r6, [r2], #-2275	; 0xfffff71d
    f9e4:	strmi	r6, [r3], #-46	; 0xffffffd2
    f9e8:	andcc	lr, r3, #196, 18	; 0x310000
    f9ec:	andcs	lr, r8, r0, lsr #15
    f9f0:	ldc	7, cr15, [sl, #-972]!	; 0xfffffc34
    f9f4:	stmdacs	r0, {r0, r1, r9, sl, lr}
    f9f8:	ldr	sp, [lr, sp, ror #1]!
    f9fc:	bvc	fe9cb3a0 <__assert_fail@plt+0xfe9c7b68>
    fa00:	cdp	7, 15, cr14, cr12, cr2, {7}
    fa04:	strtmi	r7, [r0], -r7, ror #21
    fa08:	bne	fe44b26c <__assert_fail@plt+0xfe447a34>
    fa0c:			; <UNDEFINED> instruction: 0xff08f7ff
    fa10:	rscle	r2, r0, r0, lsl #16
    fa14:	movwcs	r4, #1594	; 0x63a
    fa18:			; <UNDEFINED> instruction: 0x46204631
    fa1c:	blx	1fcda22 <__assert_fail@plt+0x1fca1ea>
    fa20:	adcle	r2, r1, r0, lsl #16
    fa24:	mrc	7, 6, APSR_nzcv, cr8, cr3, {7}
    fa28:	mrrc	7, 15, pc, r0, cr3	; <UNPREDICTABLE>
    fa2c:	svcmi	0x00800000
    fa30:	andeq	pc, r2, sl, lsl #7
    fa34:			; <UNDEFINED> instruction: 0x000002b4
    fa38:	andeq	pc, r2, ip, asr r3	; <UNPREDICTABLE>
    fa3c:	addlt	fp, r2, r0, lsl r5
    fa40:	blmi	422a84 <__assert_fail@plt+0x41f24c>
    fa44:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    fa48:	strmi	r5, [ip], -r3, ror #17
    fa4c:	movwls	r6, #6171	; 0x181b
    fa50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fa54:			; <UNDEFINED> instruction: 0xff52f7ff
    fa58:	svclt	0x00081c43
    fa5c:	andle	r2, r1, r0
    fa60:	stmdals	r0, {r4, r6, r8, fp, ip, sp, pc}
    fa64:	blmi	1e228c <__assert_fail@plt+0x1dea54>
    fa68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fa6c:	blls	69adc <__assert_fail@plt+0x662a4>
    fa70:	qaddle	r4, sl, r3
    fa74:	ldclt	0, cr11, [r0, #-8]
    fa78:	ldrb	r4, [r3, r0, lsr #12]!
    fa7c:	stc	7, cr15, [r6], #-972	; 0xfffffc34
    fa80:	andeq	pc, r2, sl, asr #4
    fa84:			; <UNDEFINED> instruction: 0x000002b4
    fa88:	andeq	pc, r2, r8, lsr #4
    fa8c:	addlt	fp, r2, r0, ror r5
    fa90:	movwcs	r4, #7477	; 0x1d35
    fa94:			; <UNDEFINED> instruction: 0x466a4c35
    fa98:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    fa9c:	strls	r6, [r1], #-2084	; 0xfffff7dc
    faa0:	streq	pc, [r0], #-79	; 0xffffffb1
    faa4:			; <UNDEFINED> instruction: 0xf7ff4604
    faa8:			; <UNDEFINED> instruction: 0x4605fb39
    faac:	bls	3bf54 <__assert_fail@plt+0x3871c>
    fab0:	ldmdavs	r2, {r0, r1, r5, r8, fp, sp, lr}
    fab4:			; <UNDEFINED> instruction: 0x61233b01
    fab8:	bmi	b7c008 <__assert_fail@plt+0xb787d0>
    fabc:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    fac0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fac4:	subsmi	r9, sl, r1, lsl #22
    fac8:	strtmi	sp, [r8], -fp, asr #2
    facc:	ldcllt	0, cr11, [r0, #-8]!
    fad0:	bvc	cb228 <__assert_fail@plt+0xc79f0>
    fad4:	stmiavs	r3!, {r1, r5, r6, r8, fp, sp, lr}^
    fad8:	bvc	1a0b5c0 <__assert_fail@plt+0x1a07d88>
    fadc:	vldr	d19, [r2, #4]
    fae0:	rscvs	r7, r3, r0, lsl #20
    fae4:	bvc	a0b388 <__assert_fail@plt+0xa07b50>
    fae8:	bcc	fe44b30c <__assert_fail@plt+0xfe447ad4>
    faec:	bvc	1a0b6d4 <__assert_fail@plt+0x1a07e9c>
    faf0:	bvc	ff20b6c8 <__assert_fail@plt+0xff207e90>
    faf4:	blx	44b6c0 <__assert_fail@plt+0x447e88>
    faf8:			; <UNDEFINED> instruction: 0xf104d5df
    fafc:			; <UNDEFINED> instruction: 0xf7ff0014
    fb00:	vldr	d31, [r4, #324]	; 0x144
    fb04:	stmdbvs	r3!, {r1, r9, fp, ip, sp, lr}^
    fb08:	bvs	10b260 <__assert_fail@plt+0x107a28>
    fb0c:	bvc	1a0b6f4 <__assert_fail@plt+0x1a07ebc>
    fb10:	bvc	4b164 <__assert_fail@plt+0x4792c>
    fb14:	bvc	fe20b3b8 <__assert_fail@plt+0xfe207b80>
    fb18:	bvs	19cb700 <__assert_fail@plt+0x19c7ec8>
    fb1c:	bvs	ff20b6f4 <__assert_fail@plt+0xff207ebc>
    fb20:	blx	44b6ec <__assert_fail@plt+0x447eb4>
    fb24:	cfldr32	mvfx13, [r3, #804]	; 0x324
    fb28:			; <UNDEFINED> instruction: 0x7c1a7a01
    fb2c:	bvc	fe20b4d0 <__assert_fail@plt+0xfe207c98>
    fb30:	vldr.16	s22, [r3, #52]	; 0x34
    fb34:	vmul.f32	s15, s14, s4
    fb38:	strtmi	r7, [r0], -r7, lsl #21
    fb3c:	bvc	ffa0b734 <__assert_fail@plt+0xffa07efc>
    fb40:	bne	fe44b3a4 <__assert_fail@plt+0xfe447b6c>
    fb44:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    fb48:			; <UNDEFINED> instruction: 0xd1b62800
    fb4c:			; <UNDEFINED> instruction: 0xb12e6a66
    fb50:	ldmdavs	r6!, {r4, r5, r9, sl, lr}^
    fb54:	bl	f4db28 <__assert_fail@plt+0xf4a2f0>
    fb58:	mvnsle	r2, r0, lsl #28
    fb5c:	rsbvs	r2, r3, #0, 6
    fb60:			; <UNDEFINED> instruction: 0xf7f3e7ab
    fb64:	svclt	0x0000ebb4
    fb68:	strdeq	pc, [r2], -r8
    fb6c:			; <UNDEFINED> instruction: 0x000002b4
    fb70:	ldrdeq	pc, [r2], -r2
    fb74:	andeq	r0, r0, r0
    fb78:	svcmi	0x00f0e92d
    fb7c:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    fb80:	strmi	r8, [pc], -r6, lsl #22
    fb84:	cfmadd32	mvax0, mvfx4, mvfx10, mvfx6
    fb88:			; <UNDEFINED> instruction: 0xf8df2a10
    fb8c:	addslt	r2, sp, r4, ror #8
    fb90:	movwls	r4, #13434	; 0x347a
    fb94:	nopeq	{19}
    fb98:			; <UNDEFINED> instruction: 0xf8df930a
    fb9c:	ldmib	sp, {r3, r4, r6, sl, ip, sp}^
    fba0:	ldmpl	r3, {r2, r3, r5, r8, r9, fp, sp, pc}^
    fba4:	tstls	fp, #1769472	; 0x1b0000
    fba8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fbac:			; <UNDEFINED> instruction: 0xf44fbf14
    fbb0:	vst2.32	{d22-d25}, [pc], r0
    fbb4:	movwls	r7, #29562	; 0x737a
    fbb8:	stc	7, cr15, [lr, #972]	; 0x3cc
    fbbc:	movweq	pc, #12292	; 0x3004	; <UNPREDICTABLE>
    fbc0:	stmdavs	r3, {r0, r2, r8, r9, ip, pc}
    fbc4:	ldrmi	r4, [r8], -r4, lsl #12
    fbc8:			; <UNDEFINED> instruction: 0xf7f3930b
    fbcc:	cdpne	12, 4, cr14, cr3, cr8, {5}
    fbd0:	blcs	3f3bf0 <__assert_fail@plt+0x3f03b8>
    fbd4:			; <UNDEFINED> instruction: 0xf8dfd905
    fbd8:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    fbdc:	movwcs	r9, #4875	; 0x130b
    fbe0:	ldmib	r4, {r1, r2, r8, r9, ip, pc}^
    fbe4:	strbmi	r9, [r8], -r1, lsl #6
    fbe8:			; <UNDEFINED> instruction: 0xf7f3930e
    fbec:	ldmdacs	r0, {r3, r4, r7, sl, fp, sp, lr, pc}
    fbf0:			; <UNDEFINED> instruction: 0xf8dfd902
    fbf4:	ldrbtmi	r9, [r9], #1032	; 0x408
    fbf8:	bcc	44b468 <__assert_fail@plt+0x447c30>
    fbfc:	orrcs	pc, r7, #805306368	; 0x30000000
    fc00:	ldmib	sp, {r2, r8, r9, ip, pc}^
    fc04:	strmi	r3, [r3, #1070]!	; 0x42e
    fc08:	ldrmi	fp, [sl, #3848]	; 0xf08
    fc0c:	adchi	pc, fp, r0, asr #1
    fc10:			; <UNDEFINED> instruction: 0x4650461a
    fc14:	ldrbmi	r4, [r9], -r3, lsr #12
    fc18:	blx	feecbc7c <__assert_fail@plt+0xfeec8444>
    fc1c:	tstle	r1, r3, lsl r3
    fc20:	strmi	pc, [r0, #-2982]	; 0xfffff45a
    fc24:	blx	1a145a <__assert_fail@plt+0x19dc22>
    fc28:	blx	4c436 <__assert_fail@plt+0x48bfe>
    fc2c:	strmi	r2, [r2], -r7, lsl #2
    fc30:	strmi	r4, [sp], #-1568	; 0xfffff9e0
    fc34:			; <UNDEFINED> instruction: 0xf0174629
    fc38:	adcsmi	pc, r9, #700416	; 0xab000
    fc3c:	adcsmi	fp, r0, #8, 30
    fc40:	mvnhi	pc, r0
    fc44:			; <UNDEFINED> instruction: 0x46594650
    fc48:	blx	74bcac <__assert_fail@plt+0x748474>
    fc4c:	strmi	r4, [r2], -fp, lsl #12
    fc50:	ldrdeq	lr, [lr, -sp]!
    fc54:	blcs	64ad68 <__assert_fail@plt+0x647530>
    fc58:	blx	54bcbc <__assert_fail@plt+0x548484>
    fc5c:	bleq	60ad68 <__assert_fail@plt+0x607530>
    fc60:			; <UNDEFINED> instruction: 0x46394630
    fc64:	blls	20b68c <__assert_fail@plt+0x207e54>
    fc68:	blx	34bccc <__assert_fail@plt+0x348494>
    fc6c:	mcrr	11, 0, r9, r1, cr3
    fc70:			; <UNDEFINED> instruction: 0x06d80b17
    fc74:	blhi	20b520 <__assert_fail@plt+0x207ce8>
    fc78:	rscshi	pc, fp, r0, asr #2
    fc7c:	bvc	20b3f8 <__assert_fail@plt+0x207bc0>
    fc80:	cdp	7, 11, cr2, cr8, cr0, {0}
    fc84:	vabs.f64	d6, d23
    fc88:	strcc	r7, [r1, -r6, asr #22]
    fc8c:	blpl	120b754 <__assert_fail@plt+0x1207f1c>
    fc90:	blvc	1cb534 <__assert_fail@plt+0x1c7cfc>
    fc94:	blvc	ff24b76c <__assert_fail@plt+0xff247f34>
    fc98:	blx	44b864 <__assert_fail@plt+0x44802c>
    fc9c:	svccs	0x0008d801
    fca0:	blls	2c4474 <__assert_fail@plt+0x2c0c3c>
    fca4:	blls	18b6cc <__assert_fail@plt+0x187e94>
    fca8:	vst3.32			; <UNDEFINED> instruction: 0xf483fab3
    fcac:			; <UNDEFINED> instruction: 0xf1039b06
    fcb0:	blls	151cbc <__assert_fail@plt+0x14e484>
    fcb4:	blcs	5224c <__assert_fail@plt+0x4ea14>
    fcb8:	streq	pc, [r1], #-260	; 0xfffffefc
    fcbc:			; <UNDEFINED> instruction: 0xf0004444
    fcc0:	lfm	f0, 1, [pc, #184]	; fd80 <__assert_fail@plt+0xc548>
    fcc4:	vcmpe.f64	d7, d9
    fcc8:	vsqrt.f64	d25, d7
    fccc:			; <UNDEFINED> instruction: 0xf100fa10
    fcd0:	asnsz	f0, #5.0
    fcd4:	blmi	ff2aea00 <__assert_fail@plt+0xff2ab1c8>
    fcd8:	rscscc	pc, pc, #79	; 0x4f
    fcdc:	blvc	4b318 <__assert_fail@plt+0x47ae0>
    fce0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    fce4:	beq	44b554 <__assert_fail@plt+0x447d1c>
    fce8:	mcrr	7, 15, pc, r4, cr3	; <UNPREDICTABLE>
    fcec:	beq	44b55c <__assert_fail@plt+0x447d24>
    fcf0:	ldc	7, cr15, [r4], {243}	; 0xf3
    fcf4:	strmi	r4, [r2], -r0, lsr #5
    fcf8:	bichi	pc, r6, r0, asr #4
    fcfc:	blvc	14b7cc <__assert_fail@plt+0x147f94>
    fd00:	blls	20b5ac <__assert_fail@plt+0x207d74>
    fd04:	blvc	fee4b388 <__assert_fail@plt+0xfee47b50>
    fd08:	blls	ff20b7e0 <__assert_fail@plt+0xff207fa8>
    fd0c:	blx	44b8d8 <__assert_fail@plt+0x4480a0>
    fd10:	cfldr64	mvdx13, [r1], {25}
    fd14:			; <UNDEFINED> instruction: 0xf0170b19
    fd18:			; <UNDEFINED> instruction: 0x4604fa5b
    fd1c:			; <UNDEFINED> instruction: 0xf017460d
    fd20:	blls	18e3ec <__assert_fail@plt+0x18abb4>
    fd24:	bleq	60ae30 <__assert_fail@plt+0x6075f8>
    fd28:			; <UNDEFINED> instruction: 0xeeb4b95b
    fd2c:	vneg.f64	d25, d7
    fd30:	andle	pc, r6, r0, lsl sl	; <UNPREDICTABLE>
    fd34:			; <UNDEFINED> instruction: 0xf1451c60
    fd38:			; <UNDEFINED> instruction: 0xf0170100
    fd3c:	mcrr	9, 10, pc, r1, cr3	; <UNPREDICTABLE>
    fd40:	vmov.32	r0, d0[1]
    fd44:	blmi	febf6a68 <__assert_fail@plt+0xfebf3230>
    fd48:	rscscc	pc, pc, #79	; 0x4f
    fd4c:	bmi	44b5bc <__assert_fail@plt+0x447d84>
    fd50:	mufe	f2, f2, f1
    fd54:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    fd58:	blvs	14b828 <__assert_fail@plt+0x147ff0>
    fd5c:	blvc	1cb788 <__assert_fail@plt+0x1c7f50>
    fd60:	blvc	4b39c <__assert_fail@plt+0x47b64>
    fd64:	b	16c7fd8 <__assert_fail@plt+0x16c47a0>
    fd68:			; <UNDEFINED> instruction: 0xf43f030b
    fd6c:	ldmib	sp, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    fd70:	ldrbmi	r0, [r2], -lr, lsr #2
    fd74:			; <UNDEFINED> instruction: 0xf017465b
    fd78:	tstmi	r3, #45056	; 0xb000	; <UNPREDICTABLE>
    fd7c:	smlabteq	r8, sp, r9, lr
    fd80:	svcge	0x0060f47f
    fd84:	blge	24a500 <__assert_fail@plt+0x246cc8>
    fd88:			; <UNDEFINED> instruction: 0x46304639
    fd8c:			; <UNDEFINED> instruction: 0x465b4652
    fd90:			; <UNDEFINED> instruction: 0xf9fef017
    fd94:	blge	24a4d0 <__assert_fail@plt+0x246c98>
    fd98:	ldrmi	r4, [r0], -r7, lsl #12
    fd9c:	pkhbtmi	r1, r8, r2, lsl #17
    fda0:	streq	lr, [r3], #-2883	; 0xfffff4bd
    fda4:			; <UNDEFINED> instruction: 0x41641891
    fda8:	ldrmi	r1, [sp], -r8, lsl #16
    fdac:	tsteq	r5, r4, asr #22
    fdb0:	ldrbmi	r1, [r2], -r0, lsl #16
    fdb4:	ldrbmi	r4, [fp], -r9, asr #2
    fdb8:			; <UNDEFINED> instruction: 0xf9eaf017
    fdbc:			; <UNDEFINED> instruction: 0x4645463c
    fdc0:	andls	r1, ip, #9568256	; 0x920000
    fdc4:	movwls	r4, #53595	; 0xd15b
    fdc8:	ldmib	sp, {r1, r7, r9, sl, lr}^
    fdcc:	ldmib	sp, {r3, r8, r9, sp}^
    fdd0:	addsmi	r0, r9, #12, 2
    fdd4:	addsmi	fp, r0, #8, 30
    fdd8:	bichi	pc, lr, r0, lsl #1
    fddc:	movwmi	r4, #46595	; 0xb603
    fde0:			; <UNDEFINED> instruction: 0x2601bf14
    fde4:	blls	d95ec <__assert_fail@plt+0xd5db4>
    fde8:	bleq	44be3c <__assert_fail@plt+0x448604>
    fdec:	tsthi	r7, r0	; <UNPREDICTABLE>
    fdf0:	tstcs	r0, r7, lsl #22
    fdf4:			; <UNDEFINED> instruction: 0xf04f428d
    fdf8:	svclt	0x00080700
    fdfc:			; <UNDEFINED> instruction: 0x4618429c
    fe00:	smlabteq	ip, sp, r9, lr
    fe04:	smlabthi	sp, r0, r0, pc	; <UNPREDICTABLE>
    fe08:	bls	44b630 <__assert_fail@plt+0x447df8>
    fe0c:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fe10:			; <UNDEFINED> instruction: 0xf8cd4699
    fe14:			; <UNDEFINED> instruction: 0xf8cdb03c
    fe18:	and	sl, sp, r0, lsr #32
    fe1c:	svclt	0x00183e00
    fe20:	ldmib	sp, {r0, r9, sl, sp}^
    fe24:	strcc	r2, [r1, -ip, lsl #6]
    fe28:	svclt	0x0008459b
    fe2c:			; <UNDEFINED> instruction: 0xf0c04592
    fe30:	svccs	0x000881cf
    fe34:			; <UNDEFINED> instruction: 0x81bdf000
    fe38:	strtmi	r4, [r9], -r0, lsr #12
    fe3c:	movwcs	lr, #51677	; 0xc9dd
    fe40:			; <UNDEFINED> instruction: 0xf9a6f017
    fe44:	strmi	r4, [r2], fp, lsl #12
    fe48:			; <UNDEFINED> instruction: 0x461d469b
    fe4c:	strbmi	r9, [r9], -r8, lsl #22
    fe50:	blx	22166a <__assert_fail@plt+0x21de32>
    fe54:			; <UNDEFINED> instruction: 0xf0163002
    fe58:	rsbsne	pc, r3, r9, lsr #28
    fe5c:	cmpeq	r1, r3, lsl #22
    fe60:	strmi	r9, [r9, #8]
    fe64:	ldmle	r9, {r1, r2, r3, sl, lr}^
    fe68:	svclt	0x003445b1
    fe6c:	strcs	r2, [r2], -r3, lsl #12
    fe70:	mcrls	7, 0, lr, cr5, cr7, {6}
    fe74:	andle	r2, r6, r1, lsl #28
    fe78:	blvc	170b4fc <__assert_fail@plt+0x1707cc4>
    fe7c:	blhi	ff20b954 <__assert_fail@plt+0xff20811c>
    fe80:	blx	44ba4c <__assert_fail@plt+0x448214>
    fe84:	mrc	4, 0, sp, cr10, cr8, {3}
    fe88:			; <UNDEFINED> instruction: 0xf04f4a10
    fe8c:	mrc	2, 0, r3, cr10, cr15, {7}
    fe90:	tstcs	r1, r0, lsl sl
    fe94:			; <UNDEFINED> instruction: 0x46174b5c
    fe98:	blhi	4b4d4 <__assert_fail@plt+0x47c9c>
    fe9c:			; <UNDEFINED> instruction: 0xf7f3447b
    fea0:	strtmi	lr, [r0], -sl, ror #22
    fea4:	bl	ecde78 <__assert_fail@plt+0xeca640>
    fea8:	strmi	r4, [r0], r2, lsl #12
    feac:	vnmls.f64	d9, d10, d4
    feb0:	bne	fe7966f8 <__assert_fail@plt+0xfe792ec0>
    feb4:			; <UNDEFINED> instruction: 0x463044b0
    feb8:	stmib	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    febc:	ldrbeq	r9, [sp, -r3, lsl #22]
    fec0:	blls	104f40 <__assert_fail@plt+0x101708>
    fec4:	strle	r0, [r9, #-1564]	; 0xfffff9e4
    fec8:			; <UNDEFINED> instruction: 0xf0001c78
    fecc:	blls	f0280 <__assert_fail@plt+0xeca48>
    fed0:	orrvc	pc, r0, #50331648	; 0x3000000
    fed4:	andeq	lr, r7, #339968	; 0x53000
    fed8:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
    fedc:	movwcs	r9, #2564	; 0xa04
    fee0:	bmi	12abf34 <__assert_fail@plt+0x12a86fc>
    fee4:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
    fee8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    feec:	subsmi	r9, sl, fp, lsl fp
    fef0:	bicshi	pc, fp, r0, asr #32
    fef4:	andslt	r4, sp, r0, lsr r6
    fef8:	blhi	1cb1f4 <__assert_fail@plt+0x1c79bc>
    fefc:	svchi	0x00f0e8bd
    ff00:	bl	fea21828 <__assert_fail@plt+0xfea1dff0>
    ff04:			; <UNDEFINED> instruction: 0xf7f30406
    ff08:			; <UNDEFINED> instruction: 0xf10deb0a
    ff0c:	ldrtmi	r0, [r1], -r0, asr #22
    ff10:			; <UNDEFINED> instruction: 0x23294622
    ff14:			; <UNDEFINED> instruction: 0xf04f4646
    ff18:			; <UNDEFINED> instruction: 0x468235ff
    ff1c:			; <UNDEFINED> instruction: 0xf7f34658
    ff20:			; <UNDEFINED> instruction: 0xf8ddea2a
    ff24:	ands	r8, r3, r8, lsr r0
    ff28:	svclt	0x002842a5
    ff2c:	blne	19217c8 <__assert_fail@plt+0x191df90>
    ff30:	tsteq	r4, fp, lsl #22
    ff34:			; <UNDEFINED> instruction: 0x462a1b76
    ff38:			; <UNDEFINED> instruction: 0xf7f34630
    ff3c:			; <UNDEFINED> instruction: 0x2c00e978
    ff40:	bl	fe9c4244 <__assert_fail@plt+0xfe9c0a0c>
    ff44:	ldrbmi	r0, [r2], -sl, lsl #12
    ff48:	ldrtmi	r4, [r0], -r9, asr #12
    ff4c:	stmdb	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff50:	mulcc	r0, r8, r8
    ff54:	rscle	r2, r7, r0, lsl #22
    ff58:	strdle	r2, [r9], -pc	; <UNPREDICTABLE>
    ff5c:	svclt	0x002842a3
    ff60:	bne	ff9217f4 <__assert_fail@plt+0xff91dfbc>
    ff64:	tsteq	r4, fp, lsl #22
    ff68:			; <UNDEFINED> instruction: 0xf108461d
    ff6c:	strb	r0, [r1, r1, lsl #16]!
    ff70:	ldrbmi	r4, [r9], -r5, lsr #12
    ff74:	ldrb	r2, [r8, r0, lsl #8]!
    ff78:	bleq	64b0c4 <__assert_fail@plt+0x64788c>
    ff7c:			; <UNDEFINED> instruction: 0xf928f017
    ff80:	strmi	r4, [sp], -r4, lsl #12
    ff84:			; <UNDEFINED> instruction: 0xf87ef017
    ff88:	bleq	60b094 <__assert_fail@plt+0x60785c>
    ff8c:			; <UNDEFINED> instruction: 0xeeb4b95e
    ff90:	vneg.f64	d24, d7
    ff94:	andle	pc, r6, r0, lsl sl	; <UNPREDICTABLE>
    ff98:			; <UNDEFINED> instruction: 0xf1451c60
    ff9c:			; <UNDEFINED> instruction: 0xf0170100
    ffa0:	mcrr	8, 7, pc, r1, cr1	; <UNPREDICTABLE>
    ffa4:	vmov.32	r0, d0[1]
    ffa8:	strb	r8, [ip, -r7, asr #22]!
    ffac:	bleq	68b0f8 <__assert_fail@plt+0x6878c0>
    ffb0:			; <UNDEFINED> instruction: 0xf90ef017
    ffb4:	strmi	r4, [sp], -r6, lsl #12
    ffb8:			; <UNDEFINED> instruction: 0xf864f017
    ffbc:	mcrr	11, 0, r9, r1, cr5
    ffc0:	blcs	12c24 <__assert_fail@plt+0xf3ec>
    ffc4:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    ffc8:	blls	120baa0 <__assert_fail@plt+0x1208268>
    ffcc:	blx	44bb98 <__assert_fail@plt+0x448360>
    ffd0:	mcrge	4, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    ffd4:			; <UNDEFINED> instruction: 0xf1451c70
    ffd8:			; <UNDEFINED> instruction: 0xf0170100
    ffdc:	mcrr	8, 5, pc, r1, cr3	; <UNPREDICTABLE>
    ffe0:			; <UNDEFINED> instruction: 0xe6780b17
    ffe4:	andhi	pc, r0, pc, lsr #7
    ffe8:	andeq	r0, r0, r0
    ffec:	mvnsmi	r0, #0
    fff0:	andeq	pc, r2, r0, lsl #2
    fff4:			; <UNDEFINED> instruction: 0x000002b4
    fff8:	andeq	sl, r1, sl, lsr #17
    fffc:	andeq	fp, r1, r2, lsr #13
   10000:	andeq	fp, r1, lr, ror #11
   10004:	andeq	fp, r1, r2, ror r5
   10008:	andeq	fp, r1, ip, lsr #8
   1000c:	andeq	lr, r2, sl, lsr #27
   10010:	strcs	r9, [r0], -r3, lsl #22
   10014:			; <UNDEFINED> instruction: 0xf01346b2
   10018:			; <UNDEFINED> instruction: 0xf47f0b10
   1001c:			; <UNDEFINED> instruction: 0xf04faee9
   10020:	blls	15e024 <__assert_fail@plt+0x15a7ec>
   10024:	svclt	0x00182b01
   10028:			; <UNDEFINED> instruction: 0x8010f8dd
   1002c:	addshi	pc, r2, r0
   10030:	stmiblt	r3, {r0, r2, r8, r9, fp, ip, pc}
   10034:	cfmvsrcs	mvf0, r4
   10038:	strcc	sp, [r1], #-3341	; 0xfffff2f3
   1003c:	streq	pc, [r0, #-325]	; 0xfffffebb
   10040:	svceq	0x0000f1bb
   10044:	blls	204068 <__assert_fail@plt+0x200830>
   10048:	adcmi	r2, sl, #0, 4
   1004c:	svclt	0x00084619
   10050:			; <UNDEFINED> instruction: 0xf00042a1
   10054:	strbmi	r8, [r6], -r1, lsr #1
   10058:	strtmi	r4, [r9], -r0, lsr #12
   1005c:	movwcs	r2, #522	; 0x20a
   10060:			; <UNDEFINED> instruction: 0xf896f017
   10064:	strtmi	r2, [r0], -r0, lsl #6
   10068:	eorscc	r4, r0, #42991616	; 0x2900000
   1006c:	stccs	8, cr15, [r1, #-24]	; 0xffffffe8
   10070:			; <UNDEFINED> instruction: 0xf017220a
   10074:	strtmi	pc, [fp], -sp, lsl #17
   10078:	strtmi	r2, [r2], -r0, lsl #22
   1007c:	bcs	2bfca4 <__assert_fail@plt+0x2bc46c>
   10080:	strmi	r4, [sp], -r4, lsl #12
   10084:	ldr	sp, [r9, -r8, ror #5]
   10088:	ldreq	r9, [r9, -r3, lsl #22]
   1008c:	cfmul32	mvfx13, mvfx10, mvfx7
   10090:	ldrmi	r3, [r3], #-2576	; 0xfffff5f0
   10094:	stccc	8, cr15, [r1], {19}
   10098:			; <UNDEFINED> instruction: 0xf0002b30
   1009c:	bl	fe8b03f0 <__assert_fail@plt+0xfe8acbb8>
   100a0:	str	r0, [r3, -r8, lsl #16]
   100a4:	strtcc	lr, [lr], #-2525	; 0xfffff623
   100a8:	svclt	0x00082c00
   100ac:			; <UNDEFINED> instruction: 0xf0c02b02
   100b0:	stmdbls	r7, {r5, r6, r7, pc}
   100b4:	ldmib	sp, {r0, r8, r9, sl, sp}^
   100b8:	andcs	r4, r1, #192937984	; 0xb800000
   100bc:	blx	58cc6 <__assert_fail@plt+0x5548e>
   100c0:	blx	fe8cc0d6 <__assert_fail@plt+0xfe8c889e>
   100c4:	strmi	r2, [r3], #-769	; 0xfffffcff
   100c8:	svclt	0x000842ab
   100cc:	andle	r4, r2, #536870922	; 0x2000000a
   100d0:	svccs	0x00083701
   100d4:	bls	1048a8 <__assert_fail@plt+0x101070>
   100d8:	orrvc	pc, r0, #33554432	; 0x2000000
   100dc:	strle	r0, [sl, #-1618]	; 0xfffff9ae
   100e0:	bne	44b950 <__assert_fail@plt+0x448118>
   100e4:	eorvc	pc, r2, #4194304	; 0x400000
   100e8:	eorcs	r9, r0, #4, 4	; 0x40000000
   100ec:	addcs	pc, r7, #8454144	; 0x810000
   100f0:			; <UNDEFINED> instruction: 0xf0002f00
   100f4:	stmdals	sl, {r2, r3, r4, r6, r7, pc}
   100f8:	svclt	0x00082800
   100fc:	subsle	r2, pc, r1, lsl #30
   10100:	bls	1226bc <__assert_fail@plt+0x11ee84>
   10104:	cfstrdpl	mvd4, [r9, #484]	; 0x1e4
   10108:	blne	8e118 <__assert_fail@plt+0x8a8e0>
   1010c:	subsle	r2, sp, r0, lsl #22
   10110:	teqle	ip, r0, lsl #16
   10114:			; <UNDEFINED> instruction: 0xf8022342
   10118:	andls	r3, r4, #1024	; 0x400
   1011c:	blmi	1a09c9c <__assert_fail@plt+0x1a06464>
   10120:	rscscc	pc, pc, #79	; 0x4f
   10124:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
   10128:	beq	44b998 <__assert_fail@plt+0x448160>
   1012c:	blls	4b768 <__assert_fail@plt+0x47f30>
   10130:	b	84e104 <__assert_fail@plt+0x84a8cc>
   10134:	beq	44b9a4 <__assert_fail@plt+0x44816c>
   10138:	ldmib	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1013c:	strmi	r4, [r2], -r0, lsr #5
   10140:			; <UNDEFINED> instruction: 0xeeb2d9a2
   10144:	vmul.f64	d7, d9, d4
   10148:	ldrb	r9, [ip, #2823]!	; 0xb07
   1014c:	ldrbeq	r9, [r1], -r3, lsl #20
   10150:	strb	sp, [r5, lr, asr #11]
   10154:	andeq	pc, r1, #4
   10158:	ldmibne	r2, {r8, r9, sp}
   1015c:			; <UNDEFINED> instruction: 0x8010f8dd
   10160:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   10164:	bcs	20dd4 <__assert_fail@plt+0x1d59c>
   10168:			; <UNDEFINED> instruction: 0xf10abf18
   1016c:			; <UNDEFINED> instruction: 0xf1ba0a01
   10170:			; <UNDEFINED> instruction: 0xf73f0f05
   10174:	strb	sl, [lr, -r2, ror #30]!
   10178:	movwcs	lr, #35293	; 0x89dd
   1017c:	ldrdeq	lr, [ip, -sp]
   10180:	svclt	0x0008428b
   10184:	svclt	0x00344282
   10188:	strcs	r2, [r2], -r3, lsl #12
   1018c:	stmdbls	r4, {r0, r1, r3, r5, r9, sl, sp, lr, pc}
   10190:	stcne	3, cr2, [sl], {105}	; 0x69
   10194:	ldr	r7, [sp, fp, asr #32]!
   10198:			; <UNDEFINED> instruction: 0xf43f2f08
   1019c:	blls	fbf14 <__assert_fail@plt+0xf86dc>
   101a0:	ldreq	r3, [lr, -r1, lsl #14]
   101a4:	teqcs	r1, #478150656	; 0x1c800000
   101a8:	ldrbtcc	pc, [pc], r8, lsl #2	; <UNPREDICTABLE>
   101ac:	stccc	8, cr15, [r1], {8}
   101b0:	cfmsub32	mvax4, mvfx14, mvfx8, mvfx4
   101b4:			; <UNDEFINED> instruction: 0xf8dd9a10
   101b8:			; <UNDEFINED> instruction: 0xf8ddb03c
   101bc:	ldr	sl, [r0, -r0, lsr #32]!
   101c0:	cmncs	fp, r4, lsl #20
   101c4:	blne	8e1d4 <__assert_fail@plt+0x8a99c>
   101c8:			; <UNDEFINED> instruction: 0xd1a32b00
   101cc:	str	r9, [r5], r4, lsl #4
   101d0:	blcs	21b44 <__assert_fail@plt+0x1e30c>
   101d4:	svclt	0x00084652
   101d8:	vnmls.f32	s4, s16, s20
   101dc:			; <UNDEFINED> instruction: 0xf8dd9a10
   101e0:			; <UNDEFINED> instruction: 0xf8dda020
   101e4:	stmib	sp, {r2, r3, r4, r5, ip, sp, pc}^
   101e8:			; <UNDEFINED> instruction: 0xf4bf230c
   101ec:	blls	17be5c <__assert_fail@plt+0x178624>
   101f0:	eorsle	r2, r6, r1, lsl #22
   101f4:	bls	157ac8 <__assert_fail@plt+0x154290>
   101f8:	movwcs	fp, #7960	; 0x1f18
   101fc:	svclt	0x00182a00
   10200:	bllt	10d8e08 <__assert_fail@plt+0x10d55d0>
   10204:	teqeq	r0, #0, 2	; <UNPREDICTABLE>
   10208:	ldmdblt	r0!, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
   1020c:	ldreq	r9, [fp, -r3, lsl #22]
   10210:			; <UNDEFINED> instruction: 0xf8ddbf48
   10214:	strle	r8, [lr], #-16
   10218:	mrc	3, 0, r2, cr10, cr0, {1}
   1021c:			; <UNDEFINED> instruction: 0x26002a10
   10220:	vmla.i8	d9, d2, d11
   10224:			; <UNDEFINED> instruction: 0xf8822886
   10228:	bls	19cc48 <__assert_fail@plt+0x199410>
   1022c:	stmdaeq	r2, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   10230:			; <UNDEFINED> instruction: 0xf7f24640
   10234:	blls	18c22c <__assert_fail@plt+0x1889f4>
   10238:			; <UNDEFINED> instruction: 0xf43f2b01
   1023c:			; <UNDEFINED> instruction: 0xf04faf0c
   10240:	ldrbt	r0, [r5], r0, lsl #20
   10244:	blvc	14bd14 <__assert_fail@plt+0x1484dc>
   10248:	blcs	76e64 <__assert_fail@plt+0x7362c>
   1024c:	blls	20baf8 <__assert_fail@plt+0x2082c0>
   10250:	cfldrdge	mvd15, [r8, #-508]	; 0xfffffe04
   10254:	stmdacs	r9, {r0, r1, r2, r4, r5, r6, r8, sl, sp, lr, pc}
   10258:			; <UNDEFINED> instruction: 0xf100d00d
   1025c:	sbcslt	r0, fp, #-1006632960	; 0xc4000000
   10260:			; <UNDEFINED> instruction: 0xf000e7db
   10264:	ldrtmi	r0, [r3], #-769	; 0xfffffcff
   10268:	svclt	0x00d42b02
   1026c:	movwcs	r2, #4864	; 0x1300
   10270:	strcs	lr, [r0, -r7, asr #15]
   10274:	ldmib	sp, {r0, r1, r3, r5, r9, sl, sp, lr, pc}^
   10278:	sfmne	f1, 2, [ip], {12}
   1027c:	streq	pc, [r0, #-322]	; 0xfffffebe
   10280:	svclt	0x00082a00
   10284:	andle	r2, ip, r9, lsl #18
   10288:	ldr	r2, [pc, r0, lsl #12]!
   1028c:	teqcs	r0, #24576	; 0x6000
   10290:	stccc	8, cr15, [r1], {8}
   10294:	bicsmi	r9, r3, #180224	; 0x2c000
   10298:			; <UNDEFINED> instruction: 0x46404498
   1029c:	svc	0x00c6f7f2
   102a0:			; <UNDEFINED> instruction: 0xf8dde781
   102a4:			; <UNDEFINED> instruction: 0x26008010
   102a8:			; <UNDEFINED> instruction: 0xf7f3e7c5
   102ac:	bls	14a2f4 <__assert_fail@plt+0x146abc>
   102b0:			; <UNDEFINED> instruction: 0xf47f2b00
   102b4:	ldr	sl, [r1], -pc, lsr #30
   102b8:	andeq	fp, r1, r4, lsl r2
   102bc:	andeq	fp, r1, sl, lsr #3
   102c0:	mvnsmi	lr, sp, lsr #18
   102c4:	bmi	1421b20 <__assert_fail@plt+0x141e2e8>
   102c8:	blmi	143c4e0 <__assert_fail@plt+0x1438ca8>
   102cc:	ldrbtmi	r4, [sl], #-1551	; 0xfffff9f1
   102d0:	ldmpl	r3, {r2, r9, sl, lr}^
   102d4:	movwls	r6, #14363	; 0x381b
   102d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   102dc:	rsble	r2, r6, r0, lsl #16
   102e0:	cdpmi	8, 4, cr7, cr11, cr3, {1}
   102e4:	stmdbmi	fp, {r0, r1, r2, r5, r8, r9, fp, sp}^
   102e8:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   102ec:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   102f0:	andeq	pc, ip, #-2147483647	; 0x80000001
   102f4:	movweq	pc, #16463	; 0x404f	; <UNPREDICTABLE>
   102f8:	svclt	0x000c4620
   102fc:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10300:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10304:	stc2	0, cr15, [ip, #-80]	; 0xffffffb0
   10308:	blle	55a310 <__assert_fail@plt+0x556ad8>
   1030c:	streq	lr, [r0], r6, lsl #22
   10310:	andcs	r2, r1, #0, 6
   10314:	movwcs	lr, #2501	; 0x9c5
   10318:	strdcs	r6, [r0], -r3
   1031c:	movweq	lr, #14920	; 0x3a48
   10320:	bmi	f68414 <__assert_fail@plt+0xf64bdc>
   10324:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   10328:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1032c:	subsmi	r9, sl, r3, lsl #22
   10330:	andlt	sp, r4, r8, ror #2
   10334:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10338:	stmdbge	r2, {r3, r4, r5, r9, sl, fp, lr}
   1033c:	andcs	r4, r0, #45088768	; 0x2b00000
   10340:			; <UNDEFINED> instruction: 0x4620447e
   10344:			; <UNDEFINED> instruction: 0xf0089600
   10348:	ldmiblt	r8, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
   1034c:	blcc	c2e3e0 <__assert_fail@plt+0xc2aba8>
   10350:	svclt	0x00882b09
   10354:	stmdale	r5, {r1, r9, fp, ip, pc}
   10358:			; <UNDEFINED> instruction: 0xf814e00f
   1035c:	blcc	c1ff68 <__assert_fail@plt+0xc1c730>
   10360:	stmdble	sl, {r0, r3, r8, r9, fp, sp}
   10364:	mvnsle	r4, r2, lsr #5
   10368:	stccc	8, cr15, [r1], {18}
   1036c:	svclt	0x00182b42
   10370:	stmeq	r0, {r3, r6, ip, sp, lr, pc}
   10374:			; <UNDEFINED> instruction: 0xf048d037
   10378:	ldmib	r5, {r5, fp}^
   1037c:			; <UNDEFINED> instruction: 0xf8c72300
   10380:	and	r8, r3, r0
   10384:	eorsvs	r2, fp, r0, lsl #6
   10388:	movwcs	lr, #2517	; 0x9d5
   1038c:	bicle	r4, r8, r3, lsl r3
   10390:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   10394:	ldmda	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10398:	addvs	pc, r0, #1325400064	; 0x4f000000
   1039c:	tstlt	r0, r0, lsl #6
   103a0:	andvc	pc, r0, #1325400064	; 0x4f000000
   103a4:	andcs	r2, r4, r0, lsl #6
   103a8:	movwcs	lr, #2501	; 0x9c5
   103ac:	ldmdami	sp, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   103b0:			; <UNDEFINED> instruction: 0xf7f34478
   103b4:	strmi	lr, [r4], -lr, asr #16
   103b8:	orrsle	r2, r1, r0, lsl #16
   103bc:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   103c0:	stmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   103c4:	stmdacs	r0, {r2, r9, sl, lr}
   103c8:	ldmdami	r8, {r1, r3, r7, r8, ip, lr, pc}
   103cc:			; <UNDEFINED> instruction: 0xf7f34478
   103d0:	strmi	lr, [r3], -r0, asr #16
   103d4:	vst4.16	{d27,d29,d31,d33}, [pc :256], r0
   103d8:	movwcs	r7, #512	; 0x200
   103dc:	stmib	r5, {r5, r9, sl, lr}^
   103e0:	eorsvs	r2, ip, r0, lsl #6
   103e4:			; <UNDEFINED> instruction: 0xf812e79d
   103e8:			; <UNDEFINED> instruction: 0xf4483c02
   103ec:	blcs	1a6e6f4 <__assert_fail@plt+0x1a6aebc>
   103f0:	strb	sp, [r0, r3, asr #3]
   103f4:	addvs	pc, r0, pc, asr #8
   103f8:	stmib	r5, {r8, sp}^
   103fc:	ldrmi	r0, [r8], -r0, lsl #2
   10400:			; <UNDEFINED> instruction: 0xe78e603b
   10404:	svc	0x0062f7f2
   10408:	andeq	lr, r2, r2, asr #19
   1040c:			; <UNDEFINED> instruction: 0x000002b4
   10410:	andeq	fp, r1, ip, lsr #32
   10414:	andeq	sp, r2, sl, asr #24
   10418:	andeq	lr, r2, sl, ror #18
   1041c:			; <UNDEFINED> instruction: 0x0001afb0
   10420:	andeq	r8, r1, sl, lsr pc
   10424:	andeq	sl, r1, r8, lsr #30
   10428:	andeq	sl, r1, r6, lsr #30
   1042c:	andeq	r8, r1, r0, lsl #30
   10430:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
   10434:			; <UNDEFINED> instruction: 0x4605447b
   10438:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   1043c:	stmdavs	r4!, {r0, r3, sp, lr, pc}^
   10440:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   10444:	mvnsle	r4, fp, lsr #5
   10448:	tstlt	r8, r0, lsr #20
   1044c:	andeq	pc, r8, r4, lsl #2
   10450:			; <UNDEFINED> instruction: 0x4628bd70
   10454:	mcr	7, 4, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
   10458:	stmdavs	r6, {r5, r7, r8, ip, sp, pc}
   1045c:			; <UNDEFINED> instruction: 0xf7f34630
   10460:	andcc	lr, ip, lr, asr r8
   10464:	andeq	pc, r3, r0, lsr #32
   10468:	cdp2	0, 10, cr15, cr14, cr7, {0}
   1046c:			; <UNDEFINED> instruction: 0x46044631
   10470:	blpl	24e578 <__assert_fail@plt+0x24ad40>
   10474:	svc	0x00b0f7f2
   10478:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   1047c:	andsvs	r6, ip, sl, lsl r8
   10480:	strb	r6, [r1, r2, rrx]!
   10484:	andcs	r4, ip, r3, lsl #28
   10488:			; <UNDEFINED> instruction: 0xe7ed447e
   1048c:	andeq	pc, r2, ip, lsl #17
   10490:	andeq	pc, r2, r6, asr #16
   10494:	andeq	sl, r1, r0, lsl lr
   10498:	ldrblt	r4, [r0, #-2854]!	; 0xfffff4da
   1049c:			; <UNDEFINED> instruction: 0x4606447b
   104a0:	cmnlt	ip, ip, lsl r8
   104a4:	and	r7, r1, r5, lsl #16
   104a8:	cmplt	ip, r4, ror #16
   104ac:	adcmi	r7, fp, #143360	; 0x23000
   104b0:			; <UNDEFINED> instruction: 0xf104d1fa
   104b4:	ldrtmi	r0, [r1], -r8
   104b8:	mcr	7, 2, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   104bc:	mvnsle	r2, r0, lsl #16
   104c0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   104c4:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   104c8:	orrlt	r6, r5, sp, asr r8
   104cc:	and	r7, r1, r4, lsr r8
   104d0:	cmnlt	r5, sp, ror #16
   104d4:	adcmi	r7, r3, #176128	; 0x2b000
   104d8:			; <UNDEFINED> instruction: 0xf105d1fa
   104dc:	ldrtmi	r0, [r1], -r8
   104e0:	mrc	7, 1, APSR_nzcv, cr0, cr2, {7}
   104e4:	mvnsle	r2, r0, lsl #16
   104e8:	strtmi	r4, [r0], -r4, lsl #12
   104ec:			; <UNDEFINED> instruction: 0x4630bd70
   104f0:	mrc	7, 0, APSR_nzcv, cr6, cr2, {7}
   104f4:	ldrtmi	r4, [r0], -r4, lsl #12
   104f8:	ldmda	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104fc:			; <UNDEFINED> instruction: 0xf020300c
   10500:			; <UNDEFINED> instruction: 0xf0070003
   10504:	ldrtmi	pc, [r1], -r1, ror #28	; <UNPREDICTABLE>
   10508:	andcc	r4, r8, r5, lsl #12
   1050c:	svc	0x0064f7f2
   10510:	blmi	2bca48 <__assert_fail@plt+0x2b9210>
   10514:	strtmi	r6, [ip], -r1, lsr #17
   10518:			; <UNDEFINED> instruction: 0x4620447b
   1051c:	eorvs	r6, r9, sl, lsl r8
   10520:	rsbvs	r6, sl, sp, lsl r0
   10524:	blmi	1bfaec <__assert_fail@plt+0x1bc2b4>
   10528:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1052c:	subsvs	r6, sp, sl, asr r8
   10530:	ldcllt	0, cr6, [r0, #-424]!	; 0xfffffe58
   10534:	andeq	pc, r2, r4, lsr #16
   10538:	strdeq	pc, [r2], -sl
   1053c:	andeq	pc, r2, r8, lsr #15
   10540:	muleq	r2, r6, r7
   10544:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
   10548:			; <UNDEFINED> instruction: 0x4605447b
   1054c:	ldmdblt	r4, {r2, r3, r4, r7, fp, sp, lr}
   10550:	stmdavs	r4!, {r0, r3, sp, lr, pc}^
   10554:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   10558:	mvnsle	r4, fp, lsr #5
   1055c:	tstlt	r8, r0, lsr #20
   10560:	andeq	pc, r8, r4, lsl #2
   10564:			; <UNDEFINED> instruction: 0x4628bd70
   10568:	stmdb	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1056c:	stmdavs	r6, {r5, r7, r8, ip, sp, pc}
   10570:			; <UNDEFINED> instruction: 0xf7f24630
   10574:	ldrdcc	lr, [ip], -r4
   10578:	andeq	pc, r3, r0, lsr #32
   1057c:	cdp2	0, 2, cr15, cr4, cr7, {0}
   10580:			; <UNDEFINED> instruction: 0x46044631
   10584:	blpl	24e68c <__assert_fail@plt+0x24ae54>
   10588:	svc	0x0026f7f2
   1058c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   10590:	umullsvs	r6, ip, sl, r8
   10594:	strb	r6, [r1, r2, rrx]!
   10598:	andcs	r4, ip, r3, lsl #28
   1059c:			; <UNDEFINED> instruction: 0xe7ed447e
   105a0:	andeq	pc, r2, r8, ror r7	; <UNPREDICTABLE>
   105a4:	andeq	pc, r2, r2, lsr r7	; <UNPREDICTABLE>
   105a8:	strdeq	sl, [r1], -ip
   105ac:	ldrblt	r4, [r0, #-2854]!	; 0xfffff4da
   105b0:			; <UNDEFINED> instruction: 0x4606447b
   105b4:			; <UNDEFINED> instruction: 0xb17c689c
   105b8:	and	r7, r1, r5, lsl #16
   105bc:	cmplt	ip, r4, ror #16
   105c0:	adcmi	r7, fp, #143360	; 0x23000
   105c4:			; <UNDEFINED> instruction: 0xf104d1fa
   105c8:	ldrtmi	r0, [r1], -r8
   105cc:	ldc	7, cr15, [sl, #968]!	; 0x3c8
   105d0:	mvnsle	r2, r0, lsl #16
   105d4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   105d8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   105dc:	ldrdlt	r6, [r5, sp]
   105e0:	and	r7, r1, r4, lsr r8
   105e4:	cmnlt	r5, sp, ror #16
   105e8:	adcmi	r7, r3, #176128	; 0x2b000
   105ec:			; <UNDEFINED> instruction: 0xf105d1fa
   105f0:	ldrtmi	r0, [r1], -r8
   105f4:	stc	7, cr15, [r6, #968]!	; 0x3c8
   105f8:	mvnsle	r2, r0, lsl #16
   105fc:	strtmi	r4, [r0], -r4, lsl #12
   10600:			; <UNDEFINED> instruction: 0x4630bd70
   10604:	stmdb	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10608:	ldrtmi	r4, [r0], -r4, lsl #12
   1060c:	svc	0x0086f7f2
   10610:			; <UNDEFINED> instruction: 0xf020300c
   10614:			; <UNDEFINED> instruction: 0xf0070003
   10618:			; <UNDEFINED> instruction: 0x4631fdd7
   1061c:	andcc	r4, r8, r5, lsl #12
   10620:	mrc	7, 6, APSR_nzcv, cr10, cr2, {7}
   10624:	blmi	2bcb5c <__assert_fail@plt+0x2b9324>
   10628:	strtmi	r6, [ip], -r1, lsr #17
   1062c:			; <UNDEFINED> instruction: 0x4620447b
   10630:	mlavs	r9, sl, r8, r6
   10634:	mlsvs	sl, sp, r0, r6
   10638:	blmi	1bfc00 <__assert_fail@plt+0x1bc3c8>
   1063c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   10640:	ldrsbvs	r6, [sp], #138	; 0x8a
   10644:	ldcllt	0, cr6, [r0, #-424]!	; 0xfffffe58
   10648:	andeq	pc, r2, r0, lsl r7	; <UNPREDICTABLE>
   1064c:	andeq	pc, r2, r6, ror #13
   10650:	muleq	r2, r4, r6
   10654:	andeq	pc, r2, r2, lsl #13
   10658:	svcmi	0x00f0e92d
   1065c:	b	17e20b0 <__assert_fail@plt+0x17de878>
   10660:	bmi	fad0d4 <__assert_fail@plt+0xfa989c>
   10664:	blmi	fa20d0 <__assert_fail@plt+0xf9e898>
   10668:	addlt	r4, r3, sl, ror r4
   1066c:	svclt	0x00184680
   10670:	ldmpl	r3, {r0, sl, sp}^
   10674:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   10678:	addeq	lr, fp, pc, asr sl
   1067c:	ldmdavs	fp, {r8, r9, sl, fp, sp, pc}
   10680:			; <UNDEFINED> instruction: 0xf04f607b
   10684:	ldrble	r0, [sp], #-768	; 0xfffffd00
   10688:	cmple	fp, r0, lsl #24
   1068c:	svcvs	0x007bf5b0
   10690:	ldmdale	r2, {r1, r3, r7, r9, sl, lr}^
   10694:			; <UNDEFINED> instruction: 0xf0203016
   10698:	bl	feb506bc <__assert_fail@plt+0xfeb4ce84>
   1069c:			; <UNDEFINED> instruction: 0xf10d0d00
   106a0:			; <UNDEFINED> instruction: 0xf026060f
   106a4:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx15
   106a8:			; <UNDEFINED> instruction: 0xf1bbd04c
   106ac:			; <UNDEFINED> instruction: 0xf04f0f02
   106b0:	rsbsvs	r0, r0, r1
   106b4:			; <UNDEFINED> instruction: 0x46d6d918
   106b8:	andcs	r2, r2, r0, lsl #8
   106bc:	svcgt	0x0001f81e
   106c0:	andpl	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
   106c4:	andle	r4, r8, r5, ror #10
   106c8:	suble	r2, r1, r0, lsl #24
   106cc:	eorpl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
   106d0:			; <UNDEFINED> instruction: 0xf81a1b64
   106d4:	strbmi	r5, [r5, #-4]!
   106d8:	strcc	sp, [r1], #-502	; 0xfffffe0a
   106dc:			; <UNDEFINED> instruction: 0xf8461b05
   106e0:	andcc	r5, r1, r0, lsr #32
   106e4:	mvnle	r4, r3, lsl #11
   106e8:			; <UNDEFINED> instruction: 0xf8c92400
   106ec:			; <UNDEFINED> instruction: 0xf8984000
   106f0:	orrslt	r0, r0, r0
   106f4:	and	r4, r6, r5, asr #12
   106f8:			; <UNDEFINED> instruction: 0xf856b334
   106fc:	strmi	r0, [r0], #36	; 0x24
   10700:	stmdavc	r8!, {r2, r5, r9, fp, ip}
   10704:			; <UNDEFINED> instruction: 0xf81ab148
   10708:	strmi	ip, [r4, #4]
   1070c:	strcc	sp, [r1], #-500	; 0xfffffe0c
   10710:	strmi	r3, [r3, #1281]!	; 0x501
   10714:			; <UNDEFINED> instruction: 0xf8c9d1f5
   10718:	ldrtmi	r8, [r0], -r0
   1071c:	ldc2l	0, cr15, [r8, #-80]	; 0xffffffb0
   10720:	bmi	41872c <__assert_fail@plt+0x414ef4>
   10724:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   10728:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1072c:	subsmi	r6, sl, fp, ror r8
   10730:	smladcc	ip, r2, r1, sp
   10734:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   10738:			; <UNDEFINED> instruction: 0xf0148ff0
   1073c:			; <UNDEFINED> instruction: 0x4606fd35
   10740:			; <UNDEFINED> instruction: 0xd1b22e00
   10744:	strb	r2, [ip, r0]!
   10748:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1074c:	ldrb	r3, [r8, r1, lsl #10]
   10750:			; <UNDEFINED> instruction: 0xf8462400
   10754:	strb	r0, [r4, r0, lsr #32]
   10758:	ldc	7, cr15, [r8, #968]!	; 0x3c8
   1075c:	andeq	lr, r2, r8, lsr #12
   10760:			; <UNDEFINED> instruction: 0x000002b4
   10764:	andeq	lr, r2, sl, ror #10
   10768:	adcscs	r4, r3, #4, 18	; 0x10000
   1076c:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   10770:	blmi	12195c <__assert_fail@plt+0x11e124>
   10774:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   10778:	ldmda	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1077c:			; <UNDEFINED> instruction: 0x0001abbc
   10780:	andeq	sl, r1, r4, asr #23
   10784:	andeq	sl, r1, r6, lsl #24
   10788:	svcmi	0x00f0e92d
   1078c:	stc	6, cr4, [sp, #-12]!
   10790:	strmi	r8, [r8], -r2, lsl #22
   10794:	adcslt	r4, r3, sp, lsl #12
   10798:	stmib	r7, {r8, r9, sl, fp, sp, pc}^
   1079c:			; <UNDEFINED> instruction: 0xf8df2302
   107a0:			; <UNDEFINED> instruction: 0xf8df2600
   107a4:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
   107a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   107ac:	sbccc	pc, r4, r7, asr #17
   107b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   107b4:	ldc2l	0, cr15, [r2, #-80]	; 0xffffffb0
   107b8:	cmnvs	r8, r3, lsl #12
   107bc:	blx	fe8d8876 <__assert_fail@plt+0xfe8d503e>
   107c0:			; <UNDEFINED> instruction: 0xf8df1200
   107c4:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
   107c8:	mrcne	1, 0, r6, cr3, cr11, {1}
   107cc:	movwcs	fp, #7960	; 0x1f18
   107d0:	vqdmlal.s<illegal width 8>	q9, d0, d0
   107d4:	blcs	30d5c <__assert_fail@plt+0x2d524>
   107d8:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   107dc:	blx	2add2 <__assert_fail@plt+0x2759a>
   107e0:			; <UNDEFINED> instruction: 0xf5b0f003
   107e4:	vrecps.f32	q3, q0, <illegal reg q13.5>
   107e8:	andscc	r8, r6, r7, ror #2
   107ec:	movweq	pc, #28704	; 0x7020	; <UNPREDICTABLE>
   107f0:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   107f4:	stmdaeq	pc, {r0, r2, r3, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
   107f8:	stmdaeq	pc, {r3, r5, ip, sp, lr, pc}	; <UNPREDICTABLE>
   107fc:	svceq	0x0000f1b8
   10800:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   10804:	bleq	84cc28 <__assert_fail@plt+0x8493f0>
   10808:	ldrmi	r2, [r9], r0, lsl #6
   1080c:			; <UNDEFINED> instruction: 0xf8cb773b
   10810:			; <UNDEFINED> instruction: 0xf04f3004
   10814:	eorsvs	r0, fp, #40, 20	; 0x28000
   10818:	ldreq	pc, [r0], #-264	; 0xfffffef8
   1081c:	eorcc	pc, r8, r7, lsl #17
   10820:	ldmdbvs	fp!, {r0, r9, sl, sp}^
   10824:	andhi	pc, r4, r7, asr #17
   10828:	blx	2a9426 <__assert_fail@plt+0x2a5bee>
   1082c:	svcvc	0x003b8a03
   10830:			; <UNDEFINED> instruction: 0x8010f8d7
   10834:			; <UNDEFINED> instruction: 0xf8dfbb93
   10838:	stmdavc	fp!, {r2, r4, r5, r6, r8, sl, sp}
   1083c:	andne	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   10840:	andseq	pc, pc, #3
   10844:			; <UNDEFINED> instruction: 0xf851095b
   10848:	sbcsmi	r3, r3, r3, lsr #32
   1084c:			; <UNDEFINED> instruction: 0xf14007da
   10850:	teqvs	lr, #-1073741811	; 0xc000000d
   10854:			; <UNDEFINED> instruction: 0xf887782d
   10858:			; <UNDEFINED> instruction: 0xf8876034
   1085c:			; <UNDEFINED> instruction: 0x63bd6028
   10860:	suble	r2, r7, r0, lsl #26
   10864:	ldmib	r7, {r0, r8, sl, sp}^
   10868:			; <UNDEFINED> instruction: 0xf107120b
   1086c:	addsmi	r0, r9, #60, 6	; 0xf0000000
   10870:			; <UNDEFINED> instruction: 0xf844bf18
   10874:			; <UNDEFINED> instruction: 0xf0001c10
   10878:			; <UNDEFINED> instruction: 0xf844812b
   1087c:			; <UNDEFINED> instruction: 0xf8042c0c
   10880:	tstlt	r5, r8, lsl #24
   10884:			; <UNDEFINED> instruction: 0xf8446bbb
   10888:	svcvc	0x003b3c04
   1088c:	bvs	fff5d934 <__assert_fail@plt+0xfff5a0fc>
   10890:	eorls	pc, r8, r7, lsl #17
   10894:	rscsvs	r4, sp, #352321536	; 0x15000000
   10898:	sbcle	r2, ip, r0, lsl #22
   1089c:	ldc	7, cr15, [r0, #968]	; 0x3c8
   108a0:	strtmi	r4, [r8], -r1, lsl #12
   108a4:	blx	fe64c8c8 <__assert_fail@plt+0xfe649090>
   108a8:			; <UNDEFINED> instruction: 0x4629465b
   108ac:			; <UNDEFINED> instruction: 0xf1074602
   108b0:			; <UNDEFINED> instruction: 0xf00a0038
   108b4:	mcrrne	9, 9, pc, r3, cr15	; <UNPREDICTABLE>
   108b8:			; <UNDEFINED> instruction: 0xf0006338
   108bc:	stfned	f0, [r5], {18}
   108c0:	tsthi	r6, r0	; <UNPREDICTABLE>
   108c4:	stmdblt	r8, {r0, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr}^
   108c8:	teqvs	lr, #1028096	; 0xfb000
   108cc:	blcs	2e940 <__assert_fail@plt+0x2b108>
   108d0:	subshi	pc, sl, #64	; 0x40
   108d4:	vstrcs	d6, [r0, #-756]	; 0xfffffd0c
   108d8:	subshi	pc, pc, #64	; 0x40
   108dc:			; <UNDEFINED> instruction: 0xf8874658
   108e0:			; <UNDEFINED> instruction: 0xf7f26034
   108e4:	smlabtlt	r8, r2, ip, lr
   108e8:	andsls	pc, ip, r7, lsl #17
   108ec:	eorvs	pc, r8, r7, lsl #17
   108f0:			; <UNDEFINED> instruction: 0xd1b72d00
   108f4:			; <UNDEFINED> instruction: 0xf8ca2301
   108f8:	ldmdbvs	fp!, {r2, ip, sp}^
   108fc:	ldrdhi	pc, [r4], -r7
   10900:	ldmdble	r1!, {r1, r8, r9, fp, sp}
   10904:	strbmi	r2, [r6], -r2, lsl #6
   10908:			; <UNDEFINED> instruction: 0xf04f462c
   1090c:	ldrmi	r0, [r9], r8, lsr #22
   10910:			; <UNDEFINED> instruction: 0xf896607d
   10914:	blx	2e49de <__assert_fail@plt+0x2e11a6>
   10918:	cmnlt	sp, r4, lsl #6
   1091c:	cmnlt	sl, sl, lsl sl
   10920:	blvs	1caac94 <__assert_fail@plt+0x1ca745c>
   10924:	mulsle	r3, sl, r2
   10928:			; <UNDEFINED> instruction: 0xf0002c00
   1092c:			; <UNDEFINED> instruction: 0xf85a8145
   10930:	bne	ff91c9c8 <__assert_fail@plt+0xff919190>
   10934:	movwhi	pc, #19211	; 0x4b0b	; <UNPREDICTABLE>
   10938:	mvnle	r2, r0, lsl #26
   1093c:	ldmdavs	r9, {r1, r4, r5, r6, r7, r9, fp, sp, lr}^
   10940:	mvnsle	r4, sl, lsl #5
   10944:	bvs	fec2a9b0 <__assert_fail@plt+0xfec27178>
   10948:	stc	7, cr15, [r0], #968	; 0x3c8
   1094c:	mvnle	r2, r0, lsl #16
   10950:	bl	fea5d95c <__assert_fail@plt+0xfea5a124>
   10954:			; <UNDEFINED> instruction: 0xf84a0204
   10958:	ldmdbvs	fp!, {r0, r3, r5, sp}^
   1095c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   10960:	strbmi	r3, [fp, #-1576]	; 0xfffff9d8
   10964:	ldmdavs	sp!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}^
   10968:	movwcs	r6, #2232	; 0x8b8
   1096c:			; <UNDEFINED> instruction: 0xf10768fa
   10970:			; <UNDEFINED> instruction: 0xf8c70190
   10974:			; <UNDEFINED> instruction: 0xf107a00c
   10978:	andvs	r0, r3, r8, asr fp
   1097c:	adceq	pc, r8, r7, lsl #2
   10980:			; <UNDEFINED> instruction: 0xa010f8d7
   10984:	bne	44c1ac <__assert_fail@plt+0x448974>
   10988:	beq	fe44c1b0 <__assert_fail@plt+0xfe448978>
   1098c:			; <UNDEFINED> instruction: 0xf8c7667a
   10990:			; <UNDEFINED> instruction: 0xf04f209c
   10994:	ldrmi	r0, [sl], -r1, lsl #18
   10998:	andcc	pc, r4, fp, asr #17
   1099c:	subscc	pc, r4, r7, lsl #17
   109a0:			; <UNDEFINED> instruction: 0xf88765bb
   109a4:			; <UNDEFINED> instruction: 0xf8873060
   109a8:			; <UNDEFINED> instruction: 0xf8c7308c
   109ac:			; <UNDEFINED> instruction: 0xf8873090
   109b0:			; <UNDEFINED> instruction: 0xf8c73098
   109b4:			; <UNDEFINED> instruction: 0xf8d73094
   109b8:	bcs	28c30 <__assert_fail@plt+0x253f8>
   109bc:			; <UNDEFINED> instruction: 0xf897d044
   109c0:			; <UNDEFINED> instruction: 0xf8d730a4
   109c4:	blcs	20c6c <__assert_fail@plt+0x1d434>
   109c8:			; <UNDEFINED> instruction: 0x2328d157
   109cc:	movwhi	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   109d0:			; <UNDEFINED> instruction: 0xf8d7685a
   109d4:	adcmi	r4, r2, #160	; 0xa0
   109d8:	addshi	pc, r4, r0
   109dc:			; <UNDEFINED> instruction: 0xf0402d00
   109e0:			; <UNDEFINED> instruction: 0xf89780ee
   109e4:	blcs	1cb6c <__assert_fail@plt+0x19334>
   109e8:			; <UNDEFINED> instruction: 0x81acf040
   109ec:			; <UNDEFINED> instruction: 0x3054f897
   109f0:	blcs	2c3e8 <__assert_fail@plt+0x28bb0>
   109f4:	msrhi	SPSR_fsxc, r0, asr #32
   109f8:	stmdavc	r3!, {r2, r3, r5, r6, r7, r9, fp, lr}
   109fc:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   10a00:	andseq	pc, pc, #3
   10a04:			; <UNDEFINED> instruction: 0xf851095b
   10a08:	sbcsmi	r3, r3, r3, lsr #32
   10a0c:			; <UNDEFINED> instruction: 0xf14007db
   10a10:			; <UNDEFINED> instruction: 0xf8c7815b
   10a14:	stmdavc	r4!, {r3, r5, r6, ip, pc}
   10a18:	rsbls	pc, ip, r7, lsl #17
   10a1c:	rsbls	pc, r0, r7, lsl #17
   10a20:	stccs	7, cr6, [r0], {60}	; 0x3c
   10a24:	rscshi	pc, sp, r0
   10a28:	mrcvs	14, 5, r6, cr10, cr12, {3}
   10a2c:			; <UNDEFINED> instruction: 0xf8d72300
   10a30:	ldrmi	r6, [r4], #-156	; 0xffffff64
   10a34:	ldrdcs	pc, [r0], r7	; <UNPREDICTABLE>
   10a38:	rsbcc	pc, r0, r7, lsl #17
   10a3c:			; <UNDEFINED> instruction: 0x667c4416
   10a40:	addscc	pc, r8, r7, lsl #17
   10a44:	addsvs	pc, ip, r7, asr #17
   10a48:	umullcc	pc, ip, r7, r8	; <UNPREDICTABLE>
   10a4c:	cmnle	lr, r0, lsl #22
   10a50:	ldmdavc	r3!, {r1, r2, r4, r6, r7, r9, fp, lr}
   10a54:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   10a58:	andseq	pc, pc, #3
   10a5c:			; <UNDEFINED> instruction: 0xf851095b
   10a60:	sbcsmi	r3, r3, r3, lsr #32
   10a64:	strble	r0, [r9, #-2009]!	; 0xfffff827
   10a68:	adcls	pc, r0, r7, asr #17
   10a6c:			; <UNDEFINED> instruction: 0xf8877834
   10a70:			; <UNDEFINED> instruction: 0xf88790a4
   10a74:			; <UNDEFINED> instruction: 0xf8c79098
   10a78:	stccs	0, cr4, [r0], {168}	; 0xa8
   10a7c:			; <UNDEFINED> instruction: 0x2328d059
   10a80:	movwhi	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   10a84:	bcs	2f2f4 <__assert_fail@plt+0x2babc>
   10a88:	ldmvs	fp, {r1, r5, r7, ip, lr, pc}^
   10a8c:			; <UNDEFINED> instruction: 0xd1a542a3
   10a90:	strtvs	lr, [r7], #-2519	; 0xfffff629
   10a94:	andcs	lr, r0, r0, asr #32
   10a98:	blmi	ff0a35b4 <__assert_fail@plt+0xff09fd7c>
   10a9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10aa0:			; <UNDEFINED> instruction: 0xf8d7681a
   10aa4:	subsmi	r3, sl, r4, asr #1
   10aa8:	msrhi	SPSR_fs, r0, asr #32
   10aac:	ldrtmi	r3, [sp], ip, asr #15
   10ab0:	blhi	cbdac <__assert_fail@plt+0xc8574>
   10ab4:	svchi	0x00f0e8bd
   10ab8:	blx	1dccb12 <__assert_fail@plt+0x1dc92da>
   10abc:	ldr	r4, [sp], r0, lsl #13
   10ac0:			; <UNDEFINED> instruction: 0xf7f24658
   10ac4:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   10ac8:	cmphi	r3, r0	; <UNPREDICTABLE>
   10acc:			; <UNDEFINED> instruction: 0xe6e5773e
   10ad0:			; <UNDEFINED> instruction: 0xf7f24620
   10ad4:			; <UNDEFINED> instruction: 0xf897ebac
   10ad8:	blvs	ea4bb0 <__assert_fail@plt+0xea1378>
   10adc:	ldcmi	8, cr15, [r0], {68}	; 0x44
   10ae0:	strcs	lr, [r0, #-1739]	; 0xfffff935
   10ae4:			; <UNDEFINED> instruction: 0xf887633e
   10ae8:			; <UNDEFINED> instruction: 0xf8879034
   10aec:	ldrt	r6, [sl], r8, lsr #32
   10af0:	strcs	r6, [r0, #-2808]	; 0xfffff508
   10af4:	ldc	7, cr15, [r2, #-968]	; 0xfffffc38
   10af8:	eorsls	pc, r4, r7, lsl #17
   10afc:	eorvs	pc, r8, r7, lsl #17
   10b00:			; <UNDEFINED> instruction: 0xe6b06338
   10b04:			; <UNDEFINED> instruction: 0x609cf8d7
   10b08:	ldmdavs	r8, {r1, r5, r9, sl, lr}
   10b0c:			; <UNDEFINED> instruction: 0xf7f24631
   10b10:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   10b14:	svcge	0x0062f47f
   10b18:			; <UNDEFINED> instruction: 0xf8872300
   10b1c:	ldmdbvs	fp!, {r3, r4, r7, ip, sp}^
   10b20:	strtmi	r3, [r6], #-1281	; 0xfffffaff
   10b24:	addsvs	pc, ip, r7, asr #17
   10b28:	orrle	r4, sp, fp, lsr #5
   10b2c:	ldmvs	sl!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
   10b30:			; <UNDEFINED> instruction: 0x46406013
   10b34:	blx	134cb8e <__assert_fail@plt+0x1349356>
   10b38:	str	r2, [sp, r1]!
   10b3c:	beq	44c3a4 <__assert_fail@plt+0x448b6c>
   10b40:	bl	fe4ceb10 <__assert_fail@plt+0xfe4cb2d8>
   10b44:			; <UNDEFINED> instruction: 0xf0002800
   10b48:			; <UNDEFINED> instruction: 0xf8878114
   10b4c:			; <UNDEFINED> instruction: 0xf7f2908c
   10b50:			; <UNDEFINED> instruction: 0x4601ec38
   10b54:			; <UNDEFINED> instruction: 0xf0074630
   10b58:	mrc	9, 0, APSR_nzcv, cr8, cr15, {1}
   10b5c:			; <UNDEFINED> instruction: 0x46313a10
   10b60:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
   10b64:			; <UNDEFINED> instruction: 0xf00a0a90
   10b68:	mcrrne	8, 4, pc, r2, cr5	; <UNPREDICTABLE>
   10b6c:	adceq	pc, r0, r7, asr #17
   10b70:	adchi	pc, r2, r0
   10b74:			; <UNDEFINED> instruction: 0xf0001c83
   10b78:			; <UNDEFINED> instruction: 0xf8d780d9
   10b7c:	stmdblt	r0!, {r3, r5, r7, lr}^
   10b80:			; <UNDEFINED> instruction: 0x609cf8d7
   10b84:	adcls	pc, r0, r7, asr #17
   10b88:	blcs	2ec5c <__assert_fail@plt+0x2b424>
   10b8c:	rscshi	pc, ip, r0, asr #32
   10b90:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
   10b94:			; <UNDEFINED> instruction: 0xf0402c00
   10b98:	mnfe	f0, f0
   10b9c:			; <UNDEFINED> instruction: 0xf8870a10
   10ba0:			; <UNDEFINED> instruction: 0xf7f290a4
   10ba4:			; <UNDEFINED> instruction: 0xf887eb62
   10ba8:	stmdacs	r0, {r3, r4, r7, ip, pc}
   10bac:	svcge	0x0065f43f
   10bb0:			; <UNDEFINED> instruction: 0xf8872300
   10bb4:	strb	r3, [r0, -ip, lsl #1]!
   10bb8:	eorls	pc, r9, sl, asr #16
   10bbc:	ldmvs	fp!, {r0, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   10bc0:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   10bc4:	teqvs	fp, fp, lsr #23
   10bc8:	rsble	r2, r9, r0, lsl #28
   10bcc:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
   10bd0:	smclt	46828	; 0xb6ec
   10bd4:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
   10bd8:	bllt	ec8d0 <__assert_fail@plt+0xe9098>
   10bdc:	mrcvs	14, 5, r6, cr11, cr12, {3}
   10be0:			; <UNDEFINED> instruction: 0xf04f3e01
   10be4:			; <UNDEFINED> instruction: 0xf8870200
   10be8:	ldrmi	r2, [ip], #-96	; 0xffffffa0
   10bec:	subsle	r6, r6, ip, ror r6
   10bf0:			; <UNDEFINED> instruction: 0x3054f897
   10bf4:	bmi	1b7f3e8 <__assert_fail@plt+0x1b7bbb0>
   10bf8:			; <UNDEFINED> instruction: 0xf85a7823
   10bfc:			; <UNDEFINED> instruction: 0xf0031002
   10c00:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   10c04:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   10c08:			; <UNDEFINED> instruction: 0x07d840d3
   10c0c:			; <UNDEFINED> instruction: 0xf8c7d50b
   10c10:	stmdavc	r4!, {r3, r5, r6, ip, pc}
   10c14:	rsbls	pc, ip, r7, lsl #17
   10c18:	rsbls	pc, r0, r7, lsl #17
   10c1c:	stccs	7, cr6, [r0], {60}	; 0x3c
   10c20:			; <UNDEFINED> instruction: 0xf7f2d1dc
   10c24:			; <UNDEFINED> instruction: 0x4658edda
   10c28:	bl	7cebf8 <__assert_fail@plt+0x7cb3c0>
   10c2c:			; <UNDEFINED> instruction: 0xf0002800
   10c30:			; <UNDEFINED> instruction: 0xf88780a0
   10c34:			; <UNDEFINED> instruction: 0xf7f29054
   10c38:	strmi	lr, [r1], -r4, asr #23
   10c3c:			; <UNDEFINED> instruction: 0xf0074620
   10c40:	strtmi	pc, [r1], -fp, asr #17
   10c44:			; <UNDEFINED> instruction: 0x4602465b
   10c48:	rsbseq	pc, r0, r7, lsl #2
   10c4c:			; <UNDEFINED> instruction: 0xffd2f009
   10c50:	ldrtvs	r1, [r8], r1, asr #24
   10c54:	stcne	0, cr13, [r2], {29}
   10c58:	svcvs	0x003cd025
   10c5c:			; <UNDEFINED> instruction: 0x6e7cb950
   10c60:	rsbls	pc, r8, r7, asr #17
   10c64:	blcs	2ecf8 <__assert_fail@plt+0x2b4c0>
   10c68:	addhi	pc, lr, r0, asr #32
   10c6c:	stccs	15, cr6, [r0], {60}	; 0x3c
   10c70:	addshi	pc, r3, r0, asr #32
   10c74:			; <UNDEFINED> instruction: 0xf8874658
   10c78:			; <UNDEFINED> instruction: 0xf7f2906c
   10c7c:			; <UNDEFINED> instruction: 0xf887eaf6
   10c80:	stmdacs	r0, {r5, r6, ip, pc}
   10c84:	movwcs	sp, #203	; 0xcb
   10c88:	subscc	pc, r4, r7, lsl #17
   10c8c:			; <UNDEFINED> instruction: 0xd1a52c00
   10c90:	movwcs	lr, #1991	; 0x7c7
   10c94:	rsbls	pc, r8, r7, asr #17
   10c98:	rsbcc	pc, ip, r7, lsl #17
   10c9c:	ldmdbvs	sp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   10ca0:	umullscs	pc, r8, r7, r8	; <UNPREDICTABLE>
   10ca4:	cdpvs	6, 7, cr14, cr12, cr7, {4}
   10ca8:			; <UNDEFINED> instruction: 0xf7f24620
   10cac:	movwcs	lr, #3128	; 0xc38
   10cb0:	rsbcc	pc, ip, r7, lsl #17
   10cb4:			; <UNDEFINED> instruction: 0xe79266b8
   10cb8:			; <UNDEFINED> instruction: 0xf8c72300
   10cbc:			; <UNDEFINED> instruction: 0xf88790a0
   10cc0:			; <UNDEFINED> instruction: 0xf8879098
   10cc4:	str	r3, [r0], r4, lsr #1
   10cc8:			; <UNDEFINED> instruction: 0xf7f24658
   10ccc:	stmdacs	r0, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
   10cd0:			; <UNDEFINED> instruction: 0xf887d04f
   10cd4:			; <UNDEFINED> instruction: 0xf7f29054
   10cd8:			; <UNDEFINED> instruction: 0x4601eb74
   10cdc:			; <UNDEFINED> instruction: 0xf0074620
   10ce0:			; <UNDEFINED> instruction: 0x465bf87b
   10ce4:	strmi	r4, [r2], -r1, lsr #12
   10ce8:	rsbseq	pc, r0, r7, lsl #2
   10cec:			; <UNDEFINED> instruction: 0xff82f009
   10cf0:	ldrtvs	r1, [r8], r6, asr #24
   10cf4:	stcne	0, cr13, [r4], {45}	; 0x2d
   10cf8:	svcvs	0x003cd032
   10cfc:	vsubvs.f16	s23, s24, s0	; <UNPREDICTABLE>
   10d00:	rsbls	pc, r8, r7, asr #17
   10d04:	blcs	2ed98 <__assert_fail@plt+0x2b560>
   10d08:	svcvs	0x003cd13e
   10d0c:	cmple	r4, r0, lsl #24
   10d10:			; <UNDEFINED> instruction: 0xf8874658
   10d14:			; <UNDEFINED> instruction: 0xf7f2906c
   10d18:			; <UNDEFINED> instruction: 0xf887eaa8
   10d1c:	stmdacs	r0, {r5, r6, ip, pc}
   10d20:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {1}
   10d24:			; <UNDEFINED> instruction: 0xf8872300
   10d28:			; <UNDEFINED> instruction: 0xe67a3054
   10d2c:			; <UNDEFINED> instruction: 0x009cf8d7
   10d30:	bl	ffd4ed00 <__assert_fail@plt+0xffd4b4c8>
   10d34:			; <UNDEFINED> instruction: 0xf8872300
   10d38:			; <UNDEFINED> instruction: 0xf8879098
   10d3c:			; <UNDEFINED> instruction: 0xf8c730a4
   10d40:	strb	r0, [r2], -r0, lsr #1
   10d44:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
   10d48:	blcs	2ca40 <__assert_fail@plt+0x29208>
   10d4c:	mcrge	4, 3, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   10d50:	movwcs	lr, #1639	; 0x667
   10d54:			; <UNDEFINED> instruction: 0xf8c76e7c
   10d58:			; <UNDEFINED> instruction: 0xf8879068
   10d5c:	strbt	r3, [r4], -ip, rrx
   10d60:			; <UNDEFINED> instruction: 0x46206e7c
   10d64:	bl	ff6ced34 <__assert_fail@plt+0xff6cb4fc>
   10d68:			; <UNDEFINED> instruction: 0xf8872300
   10d6c:	ldrtvs	r3, [r8], ip, rrx
   10d70:	blmi	44a6e4 <__assert_fail@plt+0x446eac>
   10d74:	ldmdbmi	r0, {r1, r2, r4, r7, r9, sp}
   10d78:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   10d7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10d80:	ldcl	7, cr15, [sl, #-968]	; 0xfffffc38
   10d84:	b	fe8ced54 <__assert_fail@plt+0xfe8cb51c>
   10d88:	adcscs	r4, r2, #13312	; 0x3400
   10d8c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   10d90:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10d94:			; <UNDEFINED> instruction: 0xf7f24478
   10d98:			; <UNDEFINED> instruction: 0xf7ffed50
   10d9c:	svclt	0x0000fce5
   10da0:	andeq	lr, r2, sl, ror #9
   10da4:			; <UNDEFINED> instruction: 0x000002b4
   10da8:	andeq	lr, r2, sl, asr #9
   10dac:	andeq	r0, r0, r8, lsr #5
   10db0:	strdeq	lr, [r2], -r4
   10db4:	andeq	sl, r1, r2, lsl #12
   10db8:			; <UNDEFINED> instruction: 0x0001a5b0
   10dbc:	andeq	sl, r1, lr, asr #11
   10dc0:	andeq	sl, r1, ip, ror #11
   10dc4:	muleq	r1, sl, r5
   10dc8:	ldrdeq	sl, [r1], -r0
   10dcc:	svcmi	0x00f0e92d
   10dd0:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   10dd4:			; <UNDEFINED> instruction: 0xf8df8b02
   10dd8:			; <UNDEFINED> instruction: 0xf8df28e0
   10ddc:	ldrbtmi	r3, [sl], #-2272	; 0xfffff720
   10de0:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10de4:	ldrbtmi	fp, [ip], #-209	; 0xffffff2f
   10de8:	tstls	r2, r5
   10dec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10df0:			; <UNDEFINED> instruction: 0xf04f934f
   10df4:			; <UNDEFINED> instruction: 0xf7f20300
   10df8:	stmdacs	r1, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
   10dfc:	blls	c6f64 <__assert_fail@plt+0xc372c>
   10e00:	mulhi	r0, r3, r8
   10e04:	svceq	0x0000f1b8
   10e08:	bls	184ff0 <__assert_fail@plt+0x1817b8>
   10e0c:	beq	8d220 <__assert_fail@plt+0x899e8>
   10e10:	stccs	8, cr7, [r0], {20}
   10e14:	addshi	pc, fp, r0
   10e18:	strcs	r9, [r0, #-2818]	; 0xfffff4fe
   10e1c:	bleq	84d258 <__assert_fail@plt+0x849a20>
   10e20:	andge	pc, ip, sp, asr #17
   10e24:	andeq	pc, r1, #-1073741776	; 0xc0000030
   10e28:	andslt	pc, r0, sp, asr #17
   10e2c:			; <UNDEFINED> instruction: 0xe014f8dd
   10e30:	strtmi	r4, [r9], ip, lsr #13
   10e34:	ldrmi	r2, [sl], r1
   10e38:	andls	r4, r2, #162529280	; 0x9b00000
   10e3c:	movwls	lr, #4128	; 0x1020
   10e40:	svceq	0x0000f1ba
   10e44:	ldrbmi	sp, [r0], -ip
   10e48:	smlatbeq	r9, r6, fp, lr
   10e4c:	bl	fffcee1c <__assert_fail@plt+0xfffcb5e4>
   10e50:	strmi	r9, [r2], #2817	; 0xb01
   10e54:	mulcs	r0, sl, r8
   10e58:			; <UNDEFINED> instruction: 0xf0402a00
   10e5c:			; <UNDEFINED> instruction: 0x46b182f7
   10e60:			; <UNDEFINED> instruction: 0xf7f24658
   10e64:	blls	14bbdc <__assert_fail@plt+0x1483a4>
   10e68:			; <UNDEFINED> instruction: 0x46024659
   10e6c:			; <UNDEFINED> instruction: 0xf7ff4638
   10e70:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   10e74:	strhi	pc, [r5], #-64	; 0xffffffc0
   10e78:			; <UNDEFINED> instruction: 0x4682783c
   10e7c:			; <UNDEFINED> instruction: 0x46b446be
   10e80:			; <UNDEFINED> instruction: 0xf10545a0
   10e84:			; <UNDEFINED> instruction: 0xf10c0501
   10e88:			; <UNDEFINED> instruction: 0xf10e0601
   10e8c:	suble	r0, r6, r1, lsl #14
   10e90:	stccs	8, cr7, [r0], {60}	; 0x3c
   10e94:	stccs	0, cr13, [r9, #-364]	; 0xfffffe94
   10e98:	movwcs	fp, #3988	; 0xf94
   10e9c:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
   10ea0:	rscle	r2, fp, r0, lsl #22
   10ea4:	addeq	lr, r5, #5120	; 0x1400
   10ea8:	sbcle	r4, r8, #1610612745	; 0x60000009
   10eac:			; <UNDEFINED> instruction: 0xe7e54618
   10eb0:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10eb4:	ldmdavc	r0!, {r1, r3, r8, sl, fp, sp, pc}
   10eb8:	strls	r2, [sp], -r0, lsl #6
   10ebc:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   10ec0:	andcc	pc, ip, r9, lsl #17
   10ec4:	ldreq	pc, [pc], -r0
   10ec8:	movwcc	lr, #2501	; 0x9c5
   10ecc:			; <UNDEFINED> instruction: 0xf8890942
   10ed0:			; <UNDEFINED> instruction: 0xf8543000
   10ed4:			; <UNDEFINED> instruction: 0xf8588001
   10ed8:	rscsmi	r2, r2, r2, lsr #32
   10edc:	streq	pc, [r1], #-18	; 0xffffffee
   10ee0:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
   10ee4:			; <UNDEFINED> instruction: 0xf8c92301
   10ee8:			; <UNDEFINED> instruction: 0xf8c9001c
   10eec:			; <UNDEFINED> instruction: 0xf8893014
   10ef0:			; <UNDEFINED> instruction: 0xf8893018
   10ef4:			; <UNDEFINED> instruction: 0xf8d9300c
   10ef8:	bllt	fe8dcf70 <__assert_fail@plt+0xfe8d9738>
   10efc:			; <UNDEFINED> instruction: 0xf8df9805
   10f00:			; <UNDEFINED> instruction: 0xf8df27c8
   10f04:	ldrbtmi	r3, [sl], #-1976	; 0xfffff848
   10f08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10f0c:	subsmi	r9, sl, pc, asr #22
   10f10:	bichi	pc, lr, #64	; 0x40
   10f14:	ldc	0, cr11, [sp], #324	; 0x144
   10f18:	pop	{r1, r8, r9, fp, pc}
   10f1c:			; <UNDEFINED> instruction: 0xf89b8ff0
   10f20:	blcs	1cf2c <__assert_fail@plt+0x196f4>
   10f24:			; <UNDEFINED> instruction: 0x83a1f000
   10f28:	bl	b7738 <__assert_fail@plt+0xb3f00>
   10f2c:	bls	d1f64 <__assert_fail@plt+0xce72c>
   10f30:	strd	r4, [r8], -r4	; <UNPREDICTABLE>
   10f34:	bl	a19a0 <__assert_fail@plt+0x9e168>
   10f38:			; <UNDEFINED> instruction: 0xd1a90604
   10f3c:	svccc	0x0001f812
   10f40:			; <UNDEFINED> instruction: 0xf0002b00
   10f44:			; <UNDEFINED> instruction: 0xf81c82e2
   10f48:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   10f4c:	strdcs	sp, [r0], -r2
   10f50:			; <UNDEFINED> instruction: 0xf8d9e7d5
   10f54:			; <UNDEFINED> instruction: 0xf7f20010
   10f58:			; <UNDEFINED> instruction: 0xf889eae2
   10f5c:			; <UNDEFINED> instruction: 0xf8894018
   10f60:			; <UNDEFINED> instruction: 0xf8c9600c
   10f64:	movwcs	r0, #20
   10f68:			; <UNDEFINED> instruction: 0xc014f8dd
   10f6c:	ldrmi	r9, [pc], -r2, lsl #16
   10f70:	movwls	r4, #5662	; 0x161e
   10f74:	bge	635b98 <__assert_fail@plt+0x632360>
   10f78:	subscc	pc, ip, sp, lsl #17
   10f7c:	tstls	r8, #622592	; 0x98000
   10f80:			; <UNDEFINED> instruction: 0xf88d2501
   10f84:	cdp	0, 0, cr3, cr8, cr8, {3}
   10f88:			; <UNDEFINED> instruction: 0xf88d2a10
   10f8c:	mcr	0, 0, r3, cr8, cr4, {4}
   10f90:			; <UNDEFINED> instruction: 0x93261a90
   10f94:			; <UNDEFINED> instruction: 0xf88d4664
   10f98:	tstls	r9, #160	; 0xa0
   10f9c:			; <UNDEFINED> instruction: 0xf89d9327
   10fa0:	strls	r3, [r4, #-148]	; 0xffffff6c
   10fa4:			; <UNDEFINED> instruction: 0xf8cd901b
   10fa8:			; <UNDEFINED> instruction: 0xf8cdc0a4
   10fac:	blcs	34fe4 <__assert_fail@plt+0x317ac>
   10fb0:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   10fb4:			; <UNDEFINED> instruction: 0xf0037823
   10fb8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   10fbc:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   10fc0:			; <UNDEFINED> instruction: 0x07db40d3
   10fc4:			; <UNDEFINED> instruction: 0x81b1f140
   10fc8:			; <UNDEFINED> instruction: 0x932a2301
   10fcc:			; <UNDEFINED> instruction: 0xf88d7824
   10fd0:			; <UNDEFINED> instruction: 0xf88d50ac
   10fd4:	strtls	r5, [ip], #-160	; 0xffffff60
   10fd8:	adcsle	r2, r8, r0, lsl #24
   10fdc:	bls	77bf4 <__assert_fail@plt+0x743bc>
   10fe0:	svclt	0x00942a09
   10fe4:			; <UNDEFINED> instruction: 0xf0032300
   10fe8:	blcs	11bf4 <__assert_fail@plt+0xe3bc>
   10fec:	orrshi	pc, fp, r0
   10ff0:	bl	b77fc <__assert_fail@plt+0xb3fc4>
   10ff4:	addsmi	r0, r6, #536870920	; 0x20000008
   10ff8:	movwls	fp, #20284	; 0x4f3c
   10ffc:			; <UNDEFINED> instruction: 0xf0803601
   11000:	stmdbls	r3, {r0, r2, r4, r5, r7, r8, pc}
   11004:	blcs	30838 <__assert_fail@plt+0x2d000>
   11008:	msrhi	SPSR_x, r0
   1100c:	stmibvs	fp, {r2, r3, r5, r9, fp, ip, pc}^
   11010:			; <UNDEFINED> instruction: 0xf040429a
   11014:			; <UNDEFINED> instruction: 0xf10d80d3
   11018:			; <UNDEFINED> instruction: 0xf10d0e94
   1101c:			; <UNDEFINED> instruction: 0xf50d0ccc
   11020:	ldm	lr!, {r2, r7, r8, fp, ip, sp, lr}
   11024:	stmia	ip!, {r0, r1, r2, r3}
   11028:	ldm	lr!, {r0, r1, r2, r3}
   1102c:			; <UNDEFINED> instruction: 0xf88d000f
   11030:	stmia	ip!, {r3, r4, r6, r7, ip, sp, lr}
   11034:	ldm	lr!, {r0, r1, r2, r3}
   11038:	ldcls	0, cr0, [r7], #-60	; 0xffffffc4
   1103c:	andeq	lr, pc, ip, lsr #17
   11040:	muleq	r3, lr, r8
   11044:	stm	ip, {r3, r4, r5, r8, r9, fp, ip, pc}
   11048:	ldrmi	r0, [ip], #-3
   1104c:	blls	b6130 <__assert_fail@plt+0xb28f8>
   11050:			; <UNDEFINED> instruction: 0xf88d9742
   11054:	ldmdavc	sl, {r4, r8, ip, sp, lr}
   11058:			; <UNDEFINED> instruction: 0xf0029345
   1105c:			; <UNDEFINED> instruction: 0xf88d0b1f
   11060:	ldmdbeq	r3, {r2, r8, ip, sp, lr}^
   11064:	andvc	pc, r4, r9, asr #17
   11068:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1106c:	blx	30f902 <__assert_fail@plt+0x30c0ca>
   11070:	bleq	8d0e4 <__assert_fail@plt+0x898ac>
   11074:	subhi	pc, sp, #0
   11078:	movwcs	r4, #5652	; 0x1614
   1107c:	movtls	r9, #25160	; 0x6248
   11080:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
   11084:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
   11088:			; <UNDEFINED> instruction: 0xf0002c00
   1108c:	mcrrls	3, 1, r8, r5, cr3
   11090:	strcc	r9, [r1], -r6, asr #22
   11094:	blvc	fe44e4d0 <__assert_fail@plt+0xfe44ac98>
   11098:	tstvc	r0, sp, lsl #17	; <UNPREDICTABLE>
   1109c:			; <UNDEFINED> instruction: 0xf89d441c
   110a0:	strbls	r3, [r5], #-260	; 0xfffffefc
   110a4:	cmple	r1, r0, lsl #22
   110a8:			; <UNDEFINED> instruction: 0xf0037823
   110ac:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   110b0:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   110b4:			; <UNDEFINED> instruction: 0x07da40d3
   110b8:	tsthi	r0, r0, asr #2	; <UNPREDICTABLE>
   110bc:	movtls	r2, #25345	; 0x6301
   110c0:			; <UNDEFINED> instruction: 0xf88d7824
   110c4:			; <UNDEFINED> instruction: 0xf88d511c
   110c8:	strbls	r5, [r8], #-272	; 0xfffffef0
   110cc:	rsble	r2, r9, r0, lsl #24
   110d0:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
   110d4:			; <UNDEFINED> instruction: 0xf0402b00
   110d8:			; <UNDEFINED> instruction: 0xf89d80df
   110dc:			; <UNDEFINED> instruction: 0xf10d30cc
   110e0:			; <UNDEFINED> instruction: 0x9c370ad0
   110e4:			; <UNDEFINED> instruction: 0xf0402b00
   110e8:	stmdavc	r3!, {r1, r2, r3, r5, r7, pc}
   110ec:	andseq	pc, pc, #3
   110f0:			; <UNDEFINED> instruction: 0xf858095b
   110f4:	sbcsmi	r3, r3, r3, lsr #32
   110f8:			; <UNDEFINED> instruction: 0xf14007d9
   110fc:	movwcs	r8, #4250	; 0x109a
   11100:	stmdavc	r4!, {r3, r4, r5, r8, r9, ip, pc}
   11104:	rscpl	pc, r4, sp, lsl #17
   11108:	sbcspl	pc, r8, sp, lsl #17
   1110c:	cfstrscs	mvf9, [r0], {58}	; 0x3a
   11110:	svcge	0x001df43f
   11114:			; <UNDEFINED> instruction: 0x311cf89d
   11118:	suble	r2, fp, r0, lsl #22
   1111c:	blne	37244 <__assert_fail@plt+0x33a0c>
   11120:	andcs	fp, r1, r8, lsl pc
   11124:	stmdacs	r0, {r1, r4, r5, r6, sl, fp, ip}
   11128:	blls	e05650 <__assert_fail@plt+0xe01e18>
   1112c:	bls	e2298c <__assert_fail@plt+0xe1f154>
   11130:	ldrmi	r9, [r3], #-3141	; 0xfffff3bb
   11134:			; <UNDEFINED> instruction: 0xf89d9337
   11138:	bls	119d550 <__assert_fail@plt+0x1199d18>
   1113c:	sbcseq	pc, r8, sp, lsl #17
   11140:			; <UNDEFINED> instruction: 0xf88d4414
   11144:	strbls	r0, [r5], #-272	; 0xfffffef0
   11148:	adcle	r2, sp, r0, lsl #22
   1114c:	ldmdb	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11150:	strtmi	r4, [r0], -r1, lsl #12
   11154:	cdp2	0, 4, cr15, cr0, cr6, {0}
   11158:	strtmi	r4, [r1], -fp, asr #12
   1115c:	ldrbmi	r4, [r8], -r2, lsl #12
   11160:	stc2l	0, cr15, [r8, #-36]	; 0xffffffdc
   11164:	subls	r1, r6, r3, asr #24
   11168:	sbchi	pc, r4, r0
   1116c:			; <UNDEFINED> instruction: 0xf0001c84
   11170:	mcrrls	0, 12, r8, r8, cr8
   11174:	blls	117f6bc <__assert_fail@plt+0x117be84>
   11178:	subls	r2, r6, #268435456	; 0x10000000
   1117c:	blcs	2f1f0 <__assert_fail@plt+0x2b9b8>
   11180:	addhi	pc, sp, #64	; 0x40
   11184:	stccs	12, cr9, [r0], {72}	; 0x48
   11188:	eorhi	pc, r4, #64	; 0x40
   1118c:			; <UNDEFINED> instruction: 0xf88d4648
   11190:			; <UNDEFINED> instruction: 0xf7f2511c
   11194:	tstlt	r8, sl, ror #16
   11198:	smlabbvc	r4, sp, r8, pc	; <UNPREDICTABLE>
   1119c:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
   111a0:	orrsle	r2, r5, r0, lsl #24
   111a4:	strt	r9, [sl], r9, lsr #16
   111a8:			; <UNDEFINED> instruction: 0xf88d2301
   111ac:	teqls	r8, #228	; 0xe4
   111b0:	sbcspl	pc, r8, sp, lsl #17
   111b4:	blls	11b7a9c <__assert_fail@plt+0x11b4264>
   111b8:			; <UNDEFINED> instruction: 0xd077429a
   111bc:	eormi	lr, r9, #3620864	; 0x374000
   111c0:	ldrmi	r9, [r4], #-2817	; 0xfffff4ff
   111c4:	adcvc	pc, r0, sp, lsl #17
   111c8:	movwls	r3, #4865	; 0x1301
   111cc:	umullscc	pc, r4, sp, r8	; <UNPREDICTABLE>
   111d0:	blcs	3627c <__assert_fail@plt+0x32a44>
   111d4:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   111d8:	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   111dc:	strtmi	r4, [r0], -r1, lsl #12
   111e0:	ldc2l	0, cr15, [sl, #24]!
   111e4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
   111e8:			; <UNDEFINED> instruction: 0x46023a90
   111ec:			; <UNDEFINED> instruction: 0xf009a82c
   111f0:	mcrrne	13, 0, pc, r4, cr1	; <UNPREDICTABLE>
   111f4:			; <UNDEFINED> instruction: 0xf000902a
   111f8:	stcne	0, cr8, [r1], {162}	; 0xa2
   111fc:	cmnhi	ip, r0	; <UNPREDICTABLE>
   11200:	ldmdblt	r0, {r2, r3, r5, sl, fp, ip, pc}^
   11204:	movwcs	r9, #7209	; 0x1c29
   11208:	stmdavc	r3!, {r1, r3, r5, r8, r9, ip, pc}
   1120c:			; <UNDEFINED> instruction: 0xf0402b00
   11210:	sfmls	f0, 1, [ip], #-280	; 0xfffffee8
   11214:			; <UNDEFINED> instruction: 0xf0402c00
   11218:	mrc	1, 0, r8, cr8, cr13, {6}
   1121c:			; <UNDEFINED> instruction: 0xf88d0a90
   11220:			; <UNDEFINED> instruction: 0xf7f250ac
   11224:	tstlt	r8, r2, lsr #16
   11228:	addsvc	pc, r4, sp, lsl #17
   1122c:	adcpl	pc, r0, sp, lsl #17
   11230:			; <UNDEFINED> instruction: 0xf10de6d2
   11234:			; <UNDEFINED> instruction: 0x46500ad0
   11238:	ldmda	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1123c:			; <UNDEFINED> instruction: 0xf0002800
   11240:			; <UNDEFINED> instruction: 0xf88d8225
   11244:			; <UNDEFINED> instruction: 0xf7f250cc
   11248:			; <UNDEFINED> instruction: 0x4601e8bc
   1124c:			; <UNDEFINED> instruction: 0xf0064620
   11250:	ldrbmi	pc, [r3], -r3, asr #27	; <UNPREDICTABLE>
   11254:	strmi	r4, [r2], -r1, lsr #12
   11258:			; <UNDEFINED> instruction: 0xf009a83a
   1125c:	mcrrne	12, 12, pc, r2, cr11	; <UNPREDICTABLE>
   11260:	adcle	r9, r1, r8, lsr r0
   11264:	subsle	r1, r5, r3, lsl #25
   11268:	ldmdblt	r0, {r1, r3, r4, r5, sl, fp, ip, pc}^
   1126c:	andcs	r9, r1, #56320	; 0xdc00
   11270:	ldmdavc	fp, {r3, r4, r5, r9, ip, pc}
   11274:			; <UNDEFINED> instruction: 0xf0402b00
   11278:	lfmls	f0, 1, [sl], #-72	; 0xffffffb8
   1127c:			; <UNDEFINED> instruction: 0xf0402c00
   11280:	ldrbmi	r8, [r0], -r9, lsr #3
   11284:	rscpl	pc, r4, sp, lsl #17
   11288:	svc	0x00eef7f1
   1128c:			; <UNDEFINED> instruction: 0xf88db108
   11290:			; <UNDEFINED> instruction: 0xf88d70cc
   11294:			; <UNDEFINED> instruction: 0xe73a50d8
   11298:	smlalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   1129c:	blcs	3838c <__assert_fail@plt+0x34b54>
   112a0:	svcge	0x0035f47f
   112a4:	blls	11b7b8c <__assert_fail@plt+0x11b4354>
   112a8:			; <UNDEFINED> instruction: 0xd187429a
   112ac:	ldmdals	r7!, {r0, r2, r6, r8, fp, ip, pc}
   112b0:	svc	0x00ecf7f1
   112b4:	svclt	0x00183800
   112b8:	ldr	r2, [r3, -r1]!
   112bc:			; <UNDEFINED> instruction: 0xf7f14648
   112c0:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   112c4:	mvnhi	pc, r0
   112c8:	smlabbpl	r4, sp, r8, pc	; <UNPREDICTABLE>
   112cc:			; <UNDEFINED> instruction: 0x3601e73e
   112d0:	bls	ab7ee4 <__assert_fail@plt+0xab46ac>
   112d4:	ldmdbvs	fp, {r0, r3, r5, sl, fp, ip, pc}^
   112d8:			; <UNDEFINED> instruction: 0xf47f429a
   112dc:	blls	fd0a8 <__assert_fail@plt+0xf9870>
   112e0:	andls	r4, r6, #32, 12	; 0x2000000
   112e4:			; <UNDEFINED> instruction: 0xf7f16919
   112e8:	bls	1cd238 <__assert_fail@plt+0x1c9a00>
   112ec:			; <UNDEFINED> instruction: 0xf47f2800
   112f0:	ldr	sl, [r0], r7, ror #30
   112f4:			; <UNDEFINED> instruction: 0xf88d2301
   112f8:	movtls	r7, #24860	; 0x611c
   112fc:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
   11300:	stmdals	r5, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
   11304:	stmdb	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11308:	tstvc	ip, sp, lsl #17	; <UNPREDICTABLE>
   1130c:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
   11310:	ldrb	r9, [sp], r6, asr #32
   11314:			; <UNDEFINED> instruction: 0xf7f29837
   11318:			; <UNDEFINED> instruction: 0xf88de902
   1131c:			; <UNDEFINED> instruction: 0xf88d70e4
   11320:	ldrsbtls	r5, [r8], -r8
   11324:	strcc	lr, [r1], -r6, asr #14
   11328:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx11
   1132c:			; <UNDEFINED> instruction: 0xf7f10a90
   11330:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   11334:			; <UNDEFINED> instruction: 0x81aaf000
   11338:	addspl	pc, r4, sp, lsl #17
   1133c:	movwcs	lr, #5964	; 0x174c
   11340:	adcvc	pc, ip, sp, lsl #17
   11344:			; <UNDEFINED> instruction: 0xf88d932a
   11348:	blls	1255d0 <__assert_fail@plt+0x121d98>
   1134c:	bcs	277b58 <__assert_fail@plt+0x274320>
   11350:	movwcs	fp, #3988	; 0xf94
   11354:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   11358:	adcsle	r2, r8, r0, lsl #22
   1135c:	bl	b7b68 <__assert_fail@plt+0xb4330>
   11360:	addsmi	r0, r6, #536870920	; 0x20000008
   11364:	movwls	fp, #20284	; 0x4f3c
   11368:			; <UNDEFINED> instruction: 0xd3b13601
   1136c:			; <UNDEFINED> instruction: 0xf89d9a07
   11370:	bl	fed9d518 <__assert_fail@plt+0xfed99ce0>
   11374:			; <UNDEFINED> instruction: 0xf0000902
   11378:	ldflsd	f0, [fp], {122}	; 0x7a
   1137c:			; <UNDEFINED> instruction: 0xf89db183
   11380:	ldcls	0, cr3, [lr], {116}	; 0x74
   11384:	stfcsd	f3, [r0], {19}
   11388:	teqhi	fp, r0	; <UNPREDICTABLE>
   1138c:	blls	738400 <__assert_fail@plt+0x734bc8>
   11390:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   11394:	rsbvc	pc, r8, sp, lsl #17
   11398:	ldrls	r4, [fp], #-1052	; 0xfffffbe4
   1139c:	subsle	r4, sl, r3, lsr #13
   113a0:			; <UNDEFINED> instruction: 0x305cf89d
   113a4:	stmdavc	r3!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}
   113a8:	andseq	pc, pc, #3
   113ac:			; <UNDEFINED> instruction: 0xf858095b
   113b0:	sbcsmi	r3, r3, r3, lsr #32
   113b4:	strle	r0, [r8, #-2010]	; 0xfffff826
   113b8:	tstls	ip, #67108864	; 0x4000000
   113bc:			; <UNDEFINED> instruction: 0xf88d7824
   113c0:			; <UNDEFINED> instruction: 0xf88d5074
   113c4:	ldrls	r5, [lr], #-104	; 0xffffff98
   113c8:	mrc	7, 0, lr, cr8, cr13, {6}
   113cc:			; <UNDEFINED> instruction: 0xf7f10a10
   113d0:	stmdacs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   113d4:	cmphi	sl, r0	; <UNPREDICTABLE>
   113d8:	subspl	pc, ip, sp, lsl #17
   113dc:	svc	0x00f0f7f1
   113e0:	strtmi	r4, [r0], -r1, lsl #12
   113e4:	ldc2l	0, cr15, [r8], #24
   113e8:	bcc	44cc50 <__assert_fail@plt+0x449418>
   113ec:	strmi	r4, [r2], -r1, lsr #12
   113f0:			; <UNDEFINED> instruction: 0xf009a81e
   113f4:	mcrrne	11, 15, pc, r3, cr15	; <UNPREDICTABLE>
   113f8:	andsle	r9, sl, ip, lsl r0
   113fc:	andsle	r1, sp, r4, lsl #25
   11400:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
   11404:	movwcs	r9, #7195	; 0x1c1b
   11408:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
   1140c:			; <UNDEFINED> instruction: 0xf0402b00
   11410:	ldflsd	f0, [lr], {70}	; 0x46
   11414:			; <UNDEFINED> instruction: 0xf0402c00
   11418:	mrc	0, 0, r8, cr8, cr13, {6}
   1141c:			; <UNDEFINED> instruction: 0xf88d0a10
   11420:			; <UNDEFINED> instruction: 0xf7f15074
   11424:	tstlt	r8, r2, lsr #30
   11428:	subsvc	pc, ip, sp, lsl #17
   1142c:	rsbpl	pc, r8, sp, lsl #17
   11430:	movwcs	lr, #6057	; 0x17a9
   11434:	rsbsvc	pc, r4, sp, lsl #17
   11438:			; <UNDEFINED> instruction: 0xe7a7931c
   1143c:			; <UNDEFINED> instruction: 0x46209c1b
   11440:	stmda	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11444:	rsbsvc	pc, r4, sp, lsl #17
   11448:			; <UNDEFINED> instruction: 0xe7a0901c
   1144c:	ssatmi	r4, #18, r8, lsl #12
   11450:			; <UNDEFINED> instruction: 0xf8dde514
   11454:			; <UNDEFINED> instruction: 0xf89db06c
   11458:	ldmiblt	fp, {r2, r3, r4, r6, ip, sp}
   1145c:	mulcc	r0, fp, r8
   11460:	andseq	pc, pc, #3
   11464:			; <UNDEFINED> instruction: 0xf858095b
   11468:	sbcsmi	r3, r3, r3, lsr #32
   1146c:			; <UNDEFINED> instruction: 0xf10007d9
   11470:	cdp	0, 1, cr8, cr8, cr0, {7}
   11474:			; <UNDEFINED> instruction: 0xf7f10a10
   11478:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1147c:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   11480:	subspl	pc, ip, sp, lsl #17
   11484:	svc	0x009cf7f1
   11488:	ldrbmi	r4, [r8], -r1, lsl #12
   1148c:	stc2	0, cr15, [r4], #24
   11490:	bcc	44ccf8 <__assert_fail@plt+0x4494c0>
   11494:			; <UNDEFINED> instruction: 0x46024659
   11498:			; <UNDEFINED> instruction: 0xf009a81e
   1149c:	mcrrne	11, 10, pc, r2, cr11	; <UNPREDICTABLE>
   114a0:			; <UNDEFINED> instruction: 0xf000901c
   114a4:	stcne	0, cr8, [r3], {219}	; 0xdb
   114a8:	sbchi	pc, sp, r0
   114ac:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
   114b0:	movwcs	r9, #7195	; 0x1c1b
   114b4:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
   114b8:			; <UNDEFINED> instruction: 0xf0402b00
   114bc:	ldcls	0, cr8, [lr], {240}	; 0xf0
   114c0:			; <UNDEFINED> instruction: 0xf0402c00
   114c4:	cdp	0, 1, cr8, cr8, cr7, {4}
   114c8:			; <UNDEFINED> instruction: 0xf88d0a10
   114cc:			; <UNDEFINED> instruction: 0xf7f15074
   114d0:	smlabtlt	r8, ip, lr, lr
   114d4:	subsvc	pc, ip, sp, lsl #17
   114d8:	rsbpl	pc, r8, sp, lsl #17
   114dc:			; <UNDEFINED> instruction: 0xf0002c00
   114e0:			; <UNDEFINED> instruction: 0xf89d8095
   114e4:	movwcs	r2, #4268	; 0x10ac
   114e8:	ldclne	3, cr9, [r3], #-16
   114ec:	ldrmi	r9, [lr], -r7, lsl #12
   114f0:			; <UNDEFINED> instruction: 0xf47f2a00
   114f4:	strbt	sl, [fp], r6, lsl #27
   114f8:			; <UNDEFINED> instruction: 0xf7f29829
   114fc:			; <UNDEFINED> instruction: 0xf88de810
   11500:			; <UNDEFINED> instruction: 0xf88d70ac
   11504:	eorls	r5, sl, r0, lsr #1
   11508:			; <UNDEFINED> instruction: 0x4670e71f
   1150c:	ands	pc, r4, sp, asr #17
   11510:			; <UNDEFINED> instruction: 0x4648e4f5
   11514:	mcr	7, 5, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   11518:			; <UNDEFINED> instruction: 0xf0002800
   1151c:			; <UNDEFINED> instruction: 0xf88d80b7
   11520:			; <UNDEFINED> instruction: 0xf7f15104
   11524:	stcls	15, cr14, [r2], {78}	; 0x4e
   11528:	strtmi	r4, [r0], -r1, lsl #12
   1152c:	mrrc2	0, 0, pc, r4, cr6	; <UNPREDICTABLE>
   11530:	strbmi	r4, [fp], -r1, lsr #12
   11534:	stmdage	r8, {r1, r9, sl, lr}^
   11538:	blx	174d566 <__assert_fail@plt+0x1749d2e>
   1153c:	subls	r1, r6, r4, asr #24
   11540:	stcne	0, cr13, [r1], {89}	; 0x59
   11544:	mcrrls	0, 6, sp, r8, cr13
   11548:	mcrrls	9, 4, fp, r5, cr8	; <UNPREDICTABLE>
   1154c:	movtls	r2, #25345	; 0x6301
   11550:	blcs	2f5e4 <__assert_fail@plt+0x2bdac>
   11554:	adchi	pc, r3, r0, asr #32
   11558:	stccs	12, cr9, [r0], {72}	; 0x48
   1155c:			; <UNDEFINED> instruction: 0x4648d13a
   11560:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
   11564:	mcr	7, 4, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   11568:			; <UNDEFINED> instruction: 0xf88db108
   1156c:			; <UNDEFINED> instruction: 0xf88d7104
   11570:	str	r5, [r9, #272]	; 0x110
   11574:			; <UNDEFINED> instruction: 0xf7f14628
   11578:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1157c:	addhi	pc, r6, r0
   11580:			; <UNDEFINED> instruction: 0xf8892601
   11584:			; <UNDEFINED> instruction: 0xf7f16000
   11588:	svcls	0x0002ef1c
   1158c:	ldrtmi	r4, [r8], -r1, lsl #12
   11590:	stc2	0, cr15, [r2], #-24	; 0xffffffe8
   11594:			; <UNDEFINED> instruction: 0x462b4639
   11598:	ldmdage	r0, {r1, r9, sl, lr}
   1159c:	blx	acd5ca <__assert_fail@plt+0xac9d92>
   115a0:			; <UNDEFINED> instruction: 0xf8c91c41
   115a4:	svclt	0x00020014
   115a8:	andsmi	pc, r8, r9, lsl #17
   115ac:	andsvs	pc, r4, r9, asr #17
   115b0:	andvs	pc, ip, r9, lsl #17
   115b4:	cfldrdge	mvd15, [r7], {63}	; 0x3f
   115b8:			; <UNDEFINED> instruction: 0xf43f1c82
   115bc:	ldmdblt	r8, {r1, r3, r6, r7, sl, fp, sp, pc}^
   115c0:			; <UNDEFINED> instruction: 0x3010f8d9
   115c4:	andsvs	pc, r4, r9, asr #17
   115c8:	blcs	2f63c <__assert_fail@plt+0x2be04>
   115cc:			; <UNDEFINED> instruction: 0xf8d9d167
   115d0:	tstlt	fp, ip, lsl r0
   115d4:			; <UNDEFINED> instruction: 0xf8c8f7ff
   115d8:	strcs	r4, [r1], #-1576	; 0xfffff9d8
   115dc:	andsmi	pc, r8, r9, lsl #17
   115e0:	mcr	7, 2, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   115e4:	andmi	pc, ip, r9, lsl #17
   115e8:			; <UNDEFINED> instruction: 0xf43f2800
   115ec:	movwcs	sl, #3204	; 0xc84
   115f0:	andcc	pc, r0, r9, lsl #17
   115f4:	movwcs	lr, #5247	; 0x147f
   115f8:	movtls	r9, #27717	; 0x6c45
   115fc:	tstlt	ip, sp, lsl #17	; <UNPREDICTABLE>
   11600:			; <UNDEFINED> instruction: 0xf89de546
   11604:	blcs	1d7ac <__assert_fail@plt+0x19f74>
   11608:	svcge	0x0023f43f
   1160c:	stmdbls	r2, {r3, sl, fp, sp, pc}
   11610:	strtmi	r9, [r2], -r5, lsl #16
   11614:			; <UNDEFINED> instruction: 0xf8b8f7ff
   11618:	stmiblt	r8!, {r2, ip, pc}^
   1161c:	umlalcs	pc, ip, sp, r8	; <UNPREDICTABLE>
   11620:	mcrrls	7, 6, lr, r5, cr3
   11624:			; <UNDEFINED> instruction: 0xf7f14620
   11628:			; <UNDEFINED> instruction: 0xf88def7a
   1162c:	subls	fp, r6, ip, lsl r1
   11630:	movwcs	lr, #5422	; 0x152e
   11634:			; <UNDEFINED> instruction: 0xf89b931c
   11638:			; <UNDEFINED> instruction: 0xf88d4000
   1163c:			; <UNDEFINED> instruction: 0xf88d5074
   11640:	ldrls	r5, [lr], #-104	; 0xffffff98
   11644:	ldmdals	fp, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
   11648:	svc	0x0068f7f1
   1164c:	rsbsvc	pc, r4, sp, lsl #17
   11650:	rsbpl	pc, r8, sp, lsl #17
   11654:	smlald	r9, r4, ip, r0
   11658:	ldrb	r6, [r0], #-2080	; 0xfffff7e0
   1165c:			; <UNDEFINED> instruction: 0xf88d2301
   11660:	tstls	ip, #116	; 0x74
   11664:	rsbpl	pc, r8, sp, lsl #17
   11668:			; <UNDEFINED> instruction: 0x4670e73b
   1166c:	blcs	4a790 <__assert_fail@plt+0x46f58>
   11670:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   11674:			; <UNDEFINED> instruction: 0x3074f89d
   11678:	blcs	386f8 <__assert_fail@plt+0x34ec0>
   1167c:	svcge	0x0031f43f
   11680:			; <UNDEFINED> instruction: 0xf8dde72c
   11684:			; <UNDEFINED> instruction: 0xf8dbb010
   11688:	ldrt	r0, [r8], #-0
   1168c:	addscs	r4, r6, #15360	; 0x3c00
   11690:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
   11694:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11698:			; <UNDEFINED> instruction: 0xf7f24478
   1169c:	blmi	3cb9dc <__assert_fail@plt+0x3c81a4>
   116a0:	stmdbmi	lr, {r1, r4, r5, r7, r9, sp}
   116a4:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
   116a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   116ac:	stmia	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   116b0:	mcr	7, 0, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   116b4:	ldm	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   116b8:			; <UNDEFINED> instruction: 0x0002deb2
   116bc:			; <UNDEFINED> instruction: 0x000002b4
   116c0:	andeq	sp, r2, sl, lsr #29
   116c4:	andeq	r0, r0, r8, lsr #5
   116c8:	andeq	sp, r2, sl, lsl #27
   116cc:	andeq	r9, r1, r8, ror #25
   116d0:	muleq	r1, r6, ip
   116d4:			; <UNDEFINED> instruction: 0x00019cb4
   116d8:	ldrdeq	r9, [r1], -r6
   116dc:	andeq	r9, r1, r4, lsl #25
   116e0:			; <UNDEFINED> instruction: 0x00019cba
   116e4:	svcmi	0x00f0e92d
   116e8:	blmi	12fd90c <__assert_fail@plt+0x12fa0d4>
   116ec:	stmdaeq	r1, {r8, r9, fp, sp, lr, pc}
   116f0:	strmi	r9, [r5], -r1, lsl #4
   116f4:	ldrbtmi	r4, [sl], #-2633	; 0xfffff5b7
   116f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   116fc:			; <UNDEFINED> instruction: 0xf04f9305
   11700:			; <UNDEFINED> instruction: 0xf7f10300
   11704:	stmdacs	r1, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   11708:	strbmi	sp, [r5, #-2392]	; 0xfffff6a8
   1170c:	blls	86110 <__assert_fail@plt+0x828d8>
   11710:	strcs	sl, [r0], -r3, lsl #30
   11714:	bleq	cd728 <__assert_fail@plt+0xc9ef0>
   11718:	blcs	17ef7cc <__assert_fail@plt+0x17ebf94>
   1171c:	blcs	104784c <__assert_fail@plt+0x1044014>
   11720:	blcs	907808 <__assert_fail@plt+0x903fd0>
   11724:	blcs	8077f8 <__assert_fail@plt+0x803fc0>
   11728:	movwcs	sp, #2100	; 0x834
   1172c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   11730:	bmi	4d8f4 <__assert_fail@plt+0x4a0bc>
   11734:	movwcc	lr, #2503	; 0x9c7
   11738:	bl	feac9764 <__assert_fail@plt+0xfeac5f2c>
   1173c:	addmi	r0, r3, #402653184	; 0x18000000
   11740:	strmi	sp, [r6], #-2914	; 0xfffff49e
   11744:	strtmi	r4, [r5], #-1592	; 0xfffff9c8
   11748:	stc	7, cr15, [lr, #964]	; 0x3c4
   1174c:	strtmi	fp, [r9], -r0, lsr #22
   11750:	andeq	lr, r5, #168, 22	; 0x2a000
   11754:			; <UNDEFINED> instruction: 0x4648463b
   11758:	blx	134d784 <__assert_fail@plt+0x1349f4c>
   1175c:	strmi	r1, [r4], -r1, asr #24
   11760:	stcne	0, cr13, [r3], {70}	; 0x46
   11764:	stccs	0, cr13, [r1], {74}	; 0x4a
   11768:	svclt	0x00389802
   1176c:			; <UNDEFINED> instruction: 0xf7f12401
   11770:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
   11774:			; <UNDEFINED> instruction: 0xf1bbdae1
   11778:	teqle	ip, r0, lsl #30
   1177c:			; <UNDEFINED> instruction: 0xf7f19802
   11780:	stmdacs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   11784:	ldrbmi	sp, [r6, #-478]	; 0xfffffe22
   11788:			; <UNDEFINED> instruction: 0x3601d03e
   1178c:	blcc	98b6fc <__assert_fail@plt+0x987ec4>
   11790:	stmiale	sl, {r1, r3, r4, r8, r9, fp, sp}^
   11794:	strcc	r3, [r1], -r1, lsl #10
   11798:			; <UNDEFINED> instruction: 0xd3bd4545
   1179c:	blmi	7a4024 <__assert_fail@plt+0x7a07ec>
   117a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   117a4:	blls	16b814 <__assert_fail@plt+0x167fdc>
   117a8:	teqle	r2, sl, asr r0
   117ac:	andlt	r4, r7, r0, lsr r6
   117b0:	svchi	0x00f0e8bd
   117b4:	blcs	760540 <__assert_fail@plt+0x75cd08>
   117b8:	ldr	sp, [r6, ip, ror #19]!
   117bc:	eorle	r4, r6, #289406976	; 0x11400000
   117c0:	mcr	7, 4, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   117c4:	strcs	r9, [r0], -r1, lsl #22
   117c8:	andeq	pc, r2, #3
   117cc:			; <UNDEFINED> instruction: 0xf06f6801
   117d0:			; <UNDEFINED> instruction: 0xf8154000
   117d4:			; <UNDEFINED> instruction: 0xf8313b01
   117d8:	ldrbeq	r3, [ip], #-19	; 0xffffffed
   117dc:	ldmdblt	r2, {r1, sl, ip, lr, pc}^
   117e0:	strle	r0, [r2], #-1947	; 0xfffff865
   117e4:	sbcsle	r4, r9, r6, lsl #5
   117e8:	strmi	r3, [r8, #1537]!	; 0x601
   117ec:			; <UNDEFINED> instruction: 0xe7d5d1f1
   117f0:	ldrbeq	r9, [sl, r1, lsl #22]
   117f4:			; <UNDEFINED> instruction: 0xf04fd5ce
   117f8:			; <UNDEFINED> instruction: 0xe7cf36ff
   117fc:	ldrbeq	r9, [sp, r1, lsl #22]
   11800:			; <UNDEFINED> instruction: 0x3601d4f9
   11804:	strb	r4, [r7, r5, asr #12]
   11808:	strmi	pc, [r0], -pc, rrx
   1180c:	strcs	lr, [r0], -r6, asr #15
   11810:			; <UNDEFINED> instruction: 0xf7f1e7c4
   11814:	svclt	0x0000ed5c
   11818:			; <UNDEFINED> instruction: 0x000002b4
   1181c:	muleq	r2, sl, r5
   11820:	strdeq	sp, [r2], -r0
   11824:	addlt	fp, r2, r0, lsl r5
   11828:	tstls	r1, r4, lsl #12
   1182c:	mrc	7, 3, APSR_nzcv, cr6, cr1, {7}
   11830:	strmi	r9, [r1], -r1, lsl #20
   11834:	andlt	r4, r2, r0, lsr #12
   11838:			; <UNDEFINED> instruction: 0x4010e8bd
   1183c:	svclt	0x0052f7ff
   11840:	svcmi	0x00f8e92d
   11844:	stmdavc	r3, {r2, r9, sl, lr}
   11848:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   1184c:	ldmdble	ip!, {r0, r1, r2, r9, fp, sp}
   11850:	biclt	r2, r3, r0, lsl r0
   11854:	andcs	r4, r1, r1, lsr #12
   11858:	rsceq	pc, pc, #3
   1185c:	svclt	0x00182b2b
   11860:			; <UNDEFINED> instruction: 0xf8112a2d
   11864:	svclt	0x000c3f01
   11868:	andcs	r2, r0, #268435456	; 0x10000000
   1186c:	blcs	228b4 <__assert_fail@plt+0x1f07c>
   11870:	svceq	0x0003d1f2
   11874:	movwcs	fp, #7956	; 0x1f14
   11878:	mrseq	r2, LR_irq
   1187c:	tsthi	r7, r0, lsl #2	; <UNPREDICTABLE>
   11880:			; <UNDEFINED> instruction: 0xf0402b00
   11884:			; <UNDEFINED> instruction: 0xf0068114
   11888:			; <UNDEFINED> instruction: 0xf04ffc9f
   1188c:	vmull.p8	q8, d0, d5
   11890:	strcs	r0, [r0, #-3588]	; 0xfffff1fc
   11894:	stceq	0, cr15, [r1], {79}	; 0x4f
   11898:	stmdavc	r3!, {r9, sl, sp}
   1189c:	strcc	r4, [r1], #-1569	; 0xfffff9df
   118a0:	pushle	{r0, r2, r3, r4, r5, r8, r9, fp, sp}
   118a4:	sbcslt	r3, sl, #99328	; 0x18400
   118a8:	stmdale	fp!, {r2, r4, r9, fp, sp}
   118ac:	stmdale	r9!, {r2, r4, r8, r9, fp, sp}
   118b0:			; <UNDEFINED> instruction: 0xf003e8df
   118b4:	stmdacs	r8!, {r0, r1, r2, r3, r4, fp, sp}
   118b8:	ldmdacs	r5!, {r3, r5, fp, sp}
   118bc:	stmdacs	r8!, {r3, r5, fp, sp}
   118c0:	ldmdacs	r0!, {r3, r5, fp, sp}
   118c4:	stmdacs	r8!, {r3, r5, fp, sp}
   118c8:	mcrrne	0, 2, r0, r2, cr13
   118cc:	and	r2, r6, r0, lsl #10
   118d0:	blcc	8f920 <__assert_fail@plt+0x8c0e8>
   118d4:	eorseq	pc, r0, r3, lsr #3
   118d8:	vadd.i8	d2, d0, d7
   118dc:	bl	f1b84 <__assert_fail@plt+0xee34c>
   118e0:	ldrmi	r0, [r1], -r5, asr #11
   118e4:			; <UNDEFINED> instruction: 0xf5b53d30
   118e8:	mvnsle	r5, #128, 30	; 0x200
   118ec:	ldmfd	sp!, {sp}
   118f0:	stmdavc	r3!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118f4:			; <UNDEFINED> instruction: 0xf6404621
   118f8:	strcc	r7, [r1], #-1791	; 0xfffff901
   118fc:	ldmle	r1, {r0, r2, r3, r4, r5, r8, r9, fp, sp}^
   11900:	stmdale	pc, {r1, r3, r5, r8, r9, fp, sp}	; <UNPREDICTABLE>
   11904:	stcl	7, cr15, [r4], #-964	; 0xfffffc3c
   11908:	ldmfd	sp!, {sp}
   1190c:			; <UNDEFINED> instruction: 0xf4468ff8
   11910:	bfi	r6, ip, (invalid: 12:2)
   11914:	strvc	pc, [r1], -r6, asr #8
   11918:	streq	pc, [r3], -r6, asr #32
   1191c:	vst1.32	{d30}, [r6 :256]!
   11920:	ldr	r6, [sl, r7, lsl #13]!
   11924:	eoreq	pc, fp, #-1073741784	; 0xc0000028
   11928:	blx	33e478 <__assert_fail@plt+0x33ac40>
   1192c:	b	4ce13c <__assert_fail@plt+0x4ca904>
   11930:	rscle	r0, r7, lr, lsl #30
   11934:			; <UNDEFINED> instruction: 0xf105784a
   11938:	mcrrne	8, 0, r0, ip, cr1
   1193c:	strne	lr, [r5, #-2816]	; 0xfffff500
   11940:			; <UNDEFINED> instruction: 0xf6402a6f
   11944:	ldrshtle	r7, [r7], -pc
   11948:	bcs	e07ab0 <__assert_fail@plt+0xe04278>
   1194c:	bcs	c07a74 <__assert_fail@plt+0xc0423c>
   11950:			; <UNDEFINED> instruction: 0xf04fd85b
   11954:	strcs	r0, [r0, -r1, lsl #22]
   11958:	cmpeq	r8, r2, lsr #3	; <UNPREDICTABLE>
   1195c:	ldmdale	r2, {r5, r8, fp, sp}
   11960:			; <UNDEFINED> instruction: 0xf001e8df
   11964:			; <UNDEFINED> instruction: 0x11111195
   11968:	tstne	r1, r1, lsl r1
   1196c:	tstne	r1, r1, lsl r1
   11970:	tstne	r1, r1, lsl r1
   11974:	tstne	r1, r1, lsl r1
   11978:	tstne	r1, r1, lsl r1
   1197c:	ldmdacc	fp!, {r0, r4, r8, ip}
   11980:	andscc	r1, r1, #1073741837	; 0x4000000d
   11984:	eorvc	r0, fp, sp, lsr #32
   11988:	ldrmi	r4, [r3], -r1, lsr #12
   1198c:	andlt	pc, r1, r5, lsl #17
   11990:	strvs	lr, [r1, -r5, asr #19]
   11994:	eorsmi	fp, r7, r6, lsl #2
   11998:	rsceq	pc, pc, #3
   1199c:	blcs	ae9d60 <__assert_fail@plt+0xae6528>
   119a0:	bcs	b81608 <__assert_fail@plt+0xb7ddd0>
   119a4:	streq	pc, [r1], #-264	; 0xfffffef8
   119a8:	ldreq	pc, [r0, #-261]	; 0xfffffefb
   119ac:	stmdavc	sl, {r1, r4, r5, r6, r8, ip, lr, pc}^
   119b0:	mcrrne	6, 10, r4, ip, cr0
   119b4:	bicle	r2, r7, pc, ror #20
   119b8:	strcs	r1, [r7, -sl, lsl #25]
   119bc:			; <UNDEFINED> instruction: 0xf047e015
   119c0:			; <UNDEFINED> instruction: 0xf8140749
   119c4:	strb	r2, [r7, r1, lsl #30]
   119c8:	ldreq	pc, [r2, r7, asr #32]
   119cc:	vst1.64	{d30}, [r7 :256], r9
   119d0:	ldrb	r7, [r6, r0, lsl #14]!
   119d4:	strbvs	pc, [r0, -r7, asr #8]	; <UNPREDICTABLE>
   119d8:	vst1.64	{d30}, [r7 :256], r3
   119dc:			; <UNDEFINED> instruction: 0xe7f07792
   119e0:	svclt	0x00042a67
   119e4:	ldrcs	r1, [r8, -sl, lsl #25]!
   119e8:	strhtvc	sp, [fp], -r3
   119ec:	movweq	pc, #12367	; 0x304f	; <UNPREDICTABLE>
   119f0:	stmvc	fp, {r0, r1, r3, r5, r6, ip, sp, lr}
   119f4:	stmib	r5, {r0, r4, r9, sl, lr}^
   119f8:	strb	r6, [fp, r1, lsl #14]
   119fc:	svclt	0x00042a75
   11a00:			; <UNDEFINED> instruction: 0xf44f1c8a
   11a04:	rscsle	r7, r0, r0, ror #15
   11a08:	stcne	7, cr14, [pc], {163}	; 0xa3
   11a0c:	and	r2, r6, r0, lsl #8
   11a10:	smladxcc	r1, sl, r8, r7
   11a14:	bleq	c4e0a4 <__assert_fail@plt+0xc4a86c>
   11a18:	svceq	0x0007f1bb
   11a1c:	bl	c7ab4 <__assert_fail@plt+0xc427c>
   11a20:	ldrtmi	r0, [r9], -r4, asr #9
   11a24:			; <UNDEFINED> instruction: 0xf5b43c30
   11a28:	mvnsle	r5, #128, 30	; 0x200
   11a2c:	blcs	4b7dc <__assert_fail@plt+0x47fa4>
   11a30:	svcge	0x005cf47f
   11a34:	eorcs	r1, r0, r9, lsl #22
   11a38:	svclt	0x00d72904
   11a3c:	strbvs	pc, [r0], #-1029	; 0xfffffbfb	; <UNPREDICTABLE>
   11a40:	ldrbtvc	pc, [pc], #1600	; 11a48 <__assert_fail@plt+0xe210>	; <UNPREDICTABLE>
   11a44:	ldrcs	lr, [r4], #2671	; 0xa6f
   11a48:	strcs	lr, [r4], #2671	; 0xa6f
   11a4c:	blx	fef4da6e <__assert_fail@plt+0xfef4a236>
   11a50:	teqne	sp, r0, asr #4	; <UNPREDICTABLE>
   11a54:	rscsvc	pc, pc, #64, 12	; 0x4000000
   11a58:	addvs	r2, r5, r0, lsl #6
   11a5c:	andhi	r6, r1, r4, asr #1
   11a60:	strbvc	r6, [r3], #-66	; 0xffffffbe
   11a64:	svchi	0x00f8e8bd
   11a68:			; <UNDEFINED> instruction: 0xf47f2e00
   11a6c:	bcs	3d7a0 <__assert_fail@plt+0x39f68>
   11a70:	bcs	b416d8 <__assert_fail@plt+0xb3dea0>
   11a74:	svcge	0x0046f47f
   11a78:	ldrbtvc	pc, [pc], r0, asr #12	; <UNPREDICTABLE>
   11a7c:	ldrtmi	r7, [r7], -fp, lsr #32
   11a80:			; <UNDEFINED> instruction: 0xf8854613
   11a84:			; <UNDEFINED> instruction: 0xf8c5c001
   11a88:	adcvs	sl, ip, r4
   11a8c:			; <UNDEFINED> instruction: 0xf04fe784
   11a90:	ldr	r0, [r6, r2, lsl #22]
   11a94:	tstle	r2, ip, lsr #22
   11a98:	strbmi	r1, [r5], -ip, asr #24
   11a9c:	blcs	4b694 <__assert_fail@plt+0x47e5c>
   11aa0:	svcge	0x0030f47f
   11aa4:	stmdane	r8, {r8, r9, fp, sp, lr, pc}
   11aa8:	andcc	pc, r1, r8, lsl #17
   11aac:			; <UNDEFINED> instruction: 0xf006e72d
   11ab0:	svclt	0x0000fc63
   11ab4:	addslt	fp, sp, r0, lsr r5
   11ab8:			; <UNDEFINED> instruction: 0x46014c14
   11abc:			; <UNDEFINED> instruction: 0x466a4b14
   11ac0:	andcs	r4, r3, ip, ror r4
   11ac4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11ac8:			; <UNDEFINED> instruction: 0xf04f931b
   11acc:			; <UNDEFINED> instruction: 0xf7f10300
   11ad0:	ldmiblt	r8!, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   11ad4:	eorcs	r4, r0, r4, lsl #12
   11ad8:			; <UNDEFINED> instruction: 0xf0069d04
   11adc:			; <UNDEFINED> instruction: 0xf640fb75
   11ae0:	vcge.s8	<illegal reg q11.5>, q8, <illegal reg q15.5>
   11ae4:	addvs	r1, r5, sp, lsr r2
   11ae8:	andhi	r7, r2, r4, asr #8
   11aec:	sbcvs	r6, r3, r3, asr #32
   11af0:	blmi	1e4318 <__assert_fail@plt+0x1e0ae0>
   11af4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11af8:	blls	6ebb68 <__assert_fail@plt+0x6e8330>
   11afc:	qaddle	r4, sl, r3
   11b00:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
   11b04:	ldrb	r2, [r3, r0]!
   11b08:	bl	ff84fad4 <__assert_fail@plt+0xff84c29c>
   11b0c:	ldrdeq	sp, [r2], -r0
   11b10:			; <UNDEFINED> instruction: 0x000002b4
   11b14:	muleq	r2, ip, r1
   11b18:	mvnsmi	lr, sp, lsr #18
   11b1c:	andeq	pc, fp, r0, asr #7
   11b20:			; <UNDEFINED> instruction: 0xf8dd785d
   11b24:	stccs	0, cr14, [r0, #-96]	; 0xffffffa0
   11b28:			; <UNDEFINED> instruction: 0xf103d06a
   11b2c:	b	1bd2b74 <__assert_fail@plt+0x1bcf33c>
   11b30:	strcs	r0, [r0, -r2, lsl #24]
   11b34:	stccs	0, cr14, [r2, #-164]	; 0xffffff5c
   11b38:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   11b3c:			; <UNDEFINED> instruction: 0x460ad05b
   11b40:	tstle	r1, r3, lsl #26
   11b44:			; <UNDEFINED> instruction: 0xf4134003
   11b48:	svclt	0x00147f92
   11b4c:	ldrvc	pc, [r2, #1103]	; 0x44f
   11b50:			; <UNDEFINED> instruction: 0xf0132500
   11b54:	svclt	0x00180f92
   11b58:	ldreq	pc, [r2, #69]	; 0x45
   11b5c:	svceq	0x0049f013
   11b60:			; <UNDEFINED> instruction: 0xf045bf18
   11b64:			; <UNDEFINED> instruction: 0x432b0549
   11b68:	ldcpl	8, cr15, [r0], {20}
   11b6c:			; <UNDEFINED> instruction: 0xf1b84033
   11b70:			; <UNDEFINED> instruction: 0xd1200f00
   11b74:	b	31d030 <__assert_fail@plt+0x3197f8>
   11b78:	eorsle	r0, r5, r3, lsl #6
   11b7c:	eorle	r2, r3, sp, lsr sp
   11b80:	eorsle	r2, r5, fp, lsr #26
   11b84:	ldrcc	r7, [r0], #-2149	; 0xfffff79b
   11b88:	ldmdb	r4, {r0, r2, r3, r4, r5, r8, r9, ip, sp, pc}^
   11b8c:	stmdbcs	r0, {r0, r1, r8, r9, pc}
   11b90:			; <UNDEFINED> instruction: 0xf854d0d1
   11b94:	stccs	12, cr2, [r2, #-16]
   11b98:	strbvs	pc, [r0], -r2, ror #8	; <UNPREDICTABLE>
   11b9c:	andeq	lr, r2, #454656	; 0x6f000
   11ba0:	subvs	pc, r0, #33554432	; 0x2000000
   11ba4:			; <UNDEFINED> instruction: 0xf043d1cc
   11ba8:			; <UNDEFINED> instruction: 0xf8140349
   11bac:	eorsmi	r5, r3, r0, lsl ip
   11bb0:	svceq	0x0000f1b8
   11bb4:	stccs	0, cr13, [sp, #-888]!	; 0xfffffc88
   11bb8:	movweq	lr, #35331	; 0x8a03
   11bbc:	ldccs	0, cr13, [sp, #-80]!	; 0xffffffb0
   11bc0:	b	18c6340 <__assert_fail@plt+0x18c2b08>
   11bc4:	bicsmi	r0, r6, #8, 4	; 0x80000000
   11bc8:	vmul.i<illegal width 8>	<illegal reg q11.5>, q3, d1[5]
   11bcc:	andsmi	r0, r0, fp, lsl #12
   11bd0:	teqmi	r7, #16, 8	; 0x10000000
   11bd4:	stccs	3, cr4, [r0, #-96]	; 0xffffffa0
   11bd8:			; <UNDEFINED> instruction: 0xf1bed1d7
   11bdc:	andle	r0, r1, r0, lsl #30
   11be0:	andvc	pc, r0, lr, asr #17
   11be4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11be8:	b	82286c <__assert_fail@plt+0x81f034>
   11bec:	strb	r0, [r9, r3]
   11bf0:	tstmi	r8, #2080374784	; 0x7c000000
   11bf4:			; <UNDEFINED> instruction: 0xf010e7c6
   11bf8:	adcsle	r0, r5, r9, asr #4
   11bfc:	ldrb	r4, [r2, sl, lsl #12]
   11c00:	strb	r4, [sl, pc, lsr #12]!
   11c04:	strmi	fp, [r4], -r8, lsl #10
   11c08:	andcs	r4, r5, #8, 22	; 0x2000
   11c0c:	andcs	r4, r0, r8, lsl #26
   11c10:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   11c14:	ldrbtmi	r5, [r9], #-2395	; 0xfffff6a5
   11c18:			; <UNDEFINED> instruction: 0xf7f1681d
   11c1c:	strtmi	lr, [r1], -ip, asr #22
   11c20:	strtmi	r4, [r8], -r2, lsl #12
   11c24:	bl	ffdcfbf0 <__assert_fail@plt+0xffdcc3b8>
   11c28:	ldcl	7, cr15, [r6, #964]	; 0x3c4
   11c2c:	andeq	sp, r2, r0, lsl #1
   11c30:	andeq	r0, r0, ip, lsr #6
   11c34:	andeq	r9, r1, sl, ror r7
   11c38:	strmi	fp, [r4], -r8, lsl #10
   11c3c:	andcs	r4, r5, #8, 22	; 0x2000
   11c40:	andcs	r4, r0, r8, lsl #26
   11c44:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   11c48:	ldrbtmi	r5, [r9], #-2395	; 0xfffff6a5
   11c4c:			; <UNDEFINED> instruction: 0xf7f1681d
   11c50:			; <UNDEFINED> instruction: 0x4621eb32
   11c54:	strtmi	r4, [r8], -r2, lsl #12
   11c58:	bl	ff74fc24 <__assert_fail@plt+0xff74c3ec>
   11c5c:	ldc	7, cr15, [ip, #964]!	; 0x3c4
   11c60:	andeq	sp, r2, ip, asr #32
   11c64:	andeq	r0, r0, ip, lsr #6
   11c68:	andeq	r9, r1, r2, ror r7
   11c6c:	andeq	r0, r0, r0
   11c70:	ldrblt	fp, [r8, #130]!	; 0x82
   11c74:	strmi	sl, [r4], -r6, lsl #18
   11c78:	andeq	lr, ip, r1, lsl #17
   11c7c:			; <UNDEFINED> instruction: 0x109cf8d0
   11c80:			; <UNDEFINED> instruction: 0x6708e9dd
   11c84:			; <UNDEFINED> instruction: 0xb1b99d0a
   11c88:	stmiblt	sl!, {r1, r8, r9, fp, sp, lr}
   11c8c:	umullscs	pc, r9, r0, r8	; <UNPREDICTABLE>
   11c90:			; <UNDEFINED> instruction: 0xf8d0b992
   11c94:	stccs	0, cr3, [r2, #-688]	; 0xfffffd50
   11c98:	blcs	41c00 <__assert_fail@plt+0x3e3c8>
   11c9c:	mcrge	0, 0, sp, cr6, cr5, {2}
   11ca0:	streq	pc, [r0, #-260]!	; 0xfffffefc
   11ca4:			; <UNDEFINED> instruction: 0xf8842701
   11ca8:	mcrgt	0, 0, r7, cr15, cr4, {5}
   11cac:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
   11cb0:	stm	r5, {r0, r1}
   11cb4:	eor	r0, r3, r3
   11cb8:	stcle	13, cr2, [r5, #-16]!
   11cbc:	rsbcs	r3, r4, #1073741824	; 0x40000000
   11cc0:	addsne	pc, ip, r4, asr #17
   11cc4:	ldrtmi	r2, [r0], -r0, lsl #6
   11cc8:			; <UNDEFINED> instruction: 0xf0154639
   11ccc:			; <UNDEFINED> instruction: 0x4630fa11
   11cd0:	stccc	6, cr4, [r4, #-228]	; 0xffffff1c
   11cd4:	tstcs	r0, #196, 18	; 0x310000
   11cd8:	movwcs	r2, #612	; 0x264
   11cdc:	blx	24dd38 <__assert_fail@plt+0x24a500>
   11ce0:	movwcs	r2, #612	; 0x264
   11ce4:	blx	14dd40 <__assert_fail@plt+0x14a508>
   11ce8:			; <UNDEFINED> instruction: 0x46394630
   11cec:	movwcs	lr, #59844	; 0xe9c4
   11cf0:	andsvc	pc, r0, #536870916	; 0x20000004
   11cf4:			; <UNDEFINED> instruction: 0xf0152300
   11cf8:	msrvs	CPSR_sc, #4112384	; 0x3ec000
   11cfc:	smlabteq	sl, r4, r9, lr
   11d00:	ldrhtmi	lr, [r8], #141	; 0x8d
   11d04:	ldrbmi	fp, [r0, -r2]!
   11d08:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   11d0c:			; <UNDEFINED> instruction: 0xf1032d02
   11d10:			; <UNDEFINED> instruction: 0xf8c40301
   11d14:	ldcle	0, cr3, [fp, #-688]	; 0xfffffd50
   11d18:	movwcs	r2, #612	; 0x264
   11d1c:			; <UNDEFINED> instruction: 0x46394630
   11d20:			; <UNDEFINED> instruction: 0xf9e6f015
   11d24:	movwcs	r2, #612	; 0x264
   11d28:	tsteq	r2, r4, asr #19
   11d2c:			; <UNDEFINED> instruction: 0x46394630
   11d30:			; <UNDEFINED> instruction: 0xf9def015
   11d34:	tstcs	r4, #196, 18	; 0x310000
   11d38:	andcs	r2, r2, #0, 6
   11d3c:	tstcc	r6, #196, 18	; 0x310000
   11d40:	pop	{r1, r5, r6, r7, r8, sp, lr}
   11d44:	strdlt	r4, [r2], -r8
   11d48:	movwcs	r4, #6000	; 0x1770
   11d4c:	adccc	pc, ip, r0, asr #17
   11d50:	movwcs	r2, #512	; 0x200
   11d54:	ldrvs	lr, [r2, -r4, asr #19]
   11d58:	tstcs	r4, #196, 18	; 0x310000
   11d5c:	svclt	0x0000e7ec
   11d60:	blcs	2c394 <__assert_fail@plt+0x28b5c>
   11d64:	ldrbtlt	sp, [r0], #-2845	; 0xfffff4e3
   11d68:	stmdavs	ip, {r0, r1, fp, sp, lr}
   11d6c:	stmdavs	r2, {r0, r2, r3, r6, fp, sp, lr}^
   11d70:	stmvs	r4, {r0, r1, r5, r6, lr}
   11d74:	stmvs	sp, {r1, r3, r5, r6, lr}
   11d78:	stmiavs	r2, {r0, r1, r4, r8, r9, lr}^
   11d7c:	stmiavs	sp, {r2, r3, r5, r6, lr}^
   11d80:			; <UNDEFINED> instruction: 0x4323690e
   11d84:	subsmi	r6, r5, r4, lsl #18
   11d88:			; <UNDEFINED> instruction: 0x432b6942
   11d8c:	b	fe12c2b4 <__assert_fail@plt+0xfe128a7c>
   11d90:	movwmi	r0, #45318	; 0xb106
   11d94:	tstmi	r3, #66	; 0x42
   11d98:	svclt	0x000cbc70
   11d9c:	andcs	r2, r0, r1
   11da0:	andcs	r4, r0, r0, ror r7
   11da4:	svclt	0x00004770
   11da8:	vqrshl.s8	<illegal reg q13.5>, q8, <illegal reg q13.5>
   11dac:	cdpne	3, 0, cr3, cr6, cr5, {6}
   11db0:			; <UNDEFINED> instruction: 0x13a2f2c9
   11db4:	strmi	fp, [r8], -r3, lsl #1
   11db8:	strcc	pc, [r6], #-2947	; 0xfffff47d
   11dbc:	strbvc	lr, [r6, #2639]!	; 0xa4f
   11dc0:	svclt	0x00b84b27
   11dc4:	ldrtmi	r2, [r4], #-557	; 0xfffffdd3
   11dc8:	eorcs	fp, fp, #168, 30	; 0x2a0
   11dcc:	andls	r4, r0, #2063597568	; 0x7b000000
   11dd0:	strbtcs	lr, [r4], #3013	; 0xbc5
   11dd4:			; <UNDEFINED> instruction: 0xf04f460f
   11dd8:	strdcs	r3, [r1, -pc]
   11ddc:	strbvc	lr, [r4, #2692]!	; 0xa84
   11de0:	strbvc	lr, [r4, #2981]!	; 0xba5
   11de4:			; <UNDEFINED> instruction: 0xf7f19501
   11de8:			; <UNDEFINED> instruction: 0xf44febc6
   11dec:	blx	eab7a <__assert_fail@plt+0xe7342>
   11df0:			; <UNDEFINED> instruction: 0xb3246414
   11df4:			; <UNDEFINED> instruction: 0xf6482c00
   11df8:	svclt	0x00b80389
   11dfc:			; <UNDEFINED> instruction: 0xf6c84264
   11e00:			; <UNDEFINED> instruction: 0xf64c0388
   11e04:			; <UNDEFINED> instruction: 0xf6cc41cd
   11e08:	blx	fe8e2542 <__assert_fail@plt+0xfe8ded0a>
   11e0c:			; <UNDEFINED> instruction: 0xf04f2304
   11e10:	strcs	r0, [sl, #-3132]	; 0xfffff3c4
   11e14:	ldrtpl	r2, [lr], #-1594	; 0xfffff9c6
   11e18:	ldmdbeq	sl, {r3, r4, r5, sl, lr}^
   11e1c:	movw	pc, #11169	; 0x2ba1	; <UNPREDICTABLE>
   11e20:	ldrmi	pc, [r2], #-2828	; 0xfffff4f4
   11e24:			; <UNDEFINED> instruction: 0xf10308db
   11e28:			; <UNDEFINED> instruction: 0xf8800c30
   11e2c:	blx	181e3a <__assert_fail@plt+0x17e602>
   11e30:	teqcc	r0, #1275068416	; 0x4c000000
   11e34:	stclne	0, cr7, [r3], {131}	; 0x83
   11e38:	andcs	fp, r0, #36, 18	; 0x90000
   11e3c:			; <UNDEFINED> instruction: 0x4638701a
   11e40:	ldcllt	0, cr11, [r0, #12]!
   11e44:	smlatbcc	r4, r1, fp, pc	; <UNPREDICTABLE>
   11e48:	stcne	0, cr7, [r3, #792]	; 0x318
   11e4c:			; <UNDEFINED> instruction: 0xf10108c9
   11e50:	tstvc	r2, r0, lsr r2
   11e54:	tstmi	r1, r5, lsl #22	; <UNPREDICTABLE>
   11e58:	cmpvc	r1, r0, lsr r1
   11e5c:	svclt	0x0000e7ed
   11e60:	andeq	r9, r1, r0, lsr #12
   11e64:	vqrshl.s8	<illegal reg q13.5>, q8, q12
   11e68:	vmov.i32	d21, #6225920	; 0x005f0000
   11e6c:	strmi	r1, [r5], -fp, ror #9
   11e70:			; <UNDEFINED> instruction: 0x460e4b12
   11e74:	andeq	pc, r5, #132, 22	; 0x21000
   11e78:	strbcs	r1, [r4, -ip, ror #15]!
   11e7c:			; <UNDEFINED> instruction: 0xf64f447b
   11e80:			; <UNDEFINED> instruction: 0xf6cf0194
   11e84:	addmi	r7, sp, #-1073741761	; 0xc000003f
   11e88:	movwcc	fp, #8104	; 0x1fa8
   11e8c:	ldrtmi	fp, [r0], -r3, lsl #1
   11e90:	bl	ff11a29c <__assert_fail@plt+0xff116a64>
   11e94:			; <UNDEFINED> instruction: 0xf04f1462
   11e98:	blx	1dea9e <__assert_fail@plt+0x1db266>
   11e9c:	ldrcc	r5, [r3], #-1300	; 0xfffffaec
   11ea0:	svclt	0x00b82c00
   11ea4:	strls	r4, [r0], #-612	; 0xfffffd9c
   11ea8:	svclt	0x00b82d00
   11eac:	strls	r4, [r1, #-621]	; 0xfffffd93
   11eb0:	bl	184fe7c <__assert_fail@plt+0x184c644>
   11eb4:	andlt	r4, r3, r0, lsr r6
   11eb8:	svclt	0x0000bdf0
   11ebc:	andeq	r9, r1, r8, ror r5
   11ec0:	ldmdbmi	r7, {r0, r1, r2, r3, sl, ip, sp, pc}
   11ec4:	ldrbtmi	r4, [r9], #-2583	; 0xfffff5e9
   11ec8:	ldrblt	r4, [r0, #-2839]!	; 0xfffff4e9
   11ecc:	stmpl	sl, {r1, r7, ip, sp, pc}
   11ed0:	cfldrsmi	mvf4, [r6, #-492]	; 0xfffffe14
   11ed4:	ldmdavs	r2, {r1, r2, sl, fp, sp, pc}
   11ed8:			; <UNDEFINED> instruction: 0xf04f9201
   11edc:	ldmdami	r4, {r9}
   11ee0:	blvs	150038 <__assert_fail@plt+0x14c800>
   11ee4:	ldmdbpl	sp, {r1, r2, r9, sp}^
   11ee8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   11eec:			; <UNDEFINED> instruction: 0xf7f1682b
   11ef0:	ldrtmi	lr, [r2], -sl, asr #20
   11ef4:	stmdavs	r8!, {r0, r1, r5, r9, sl, lr}
   11ef8:	strls	r2, [r0], #-257	; 0xfffffeff
   11efc:	b	ff1cfec8 <__assert_fail@plt+0xff1cc690>
   11f00:	blmi	224738 <__assert_fail@plt+0x220f00>
   11f04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11f08:	blls	6bf78 <__assert_fail@plt+0x68740>
   11f0c:	qaddle	r4, sl, r4
   11f10:	pop	{r1, ip, sp, pc}
   11f14:	andlt	r4, r4, r0, ror r0
   11f18:			; <UNDEFINED> instruction: 0xf7f14770
   11f1c:	svclt	0x0000e9d8
   11f20:	andeq	ip, r2, sl, asr #27
   11f24:			; <UNDEFINED> instruction: 0x000002b4
   11f28:	andeq	ip, r2, r0, asr #27
   11f2c:	andeq	r0, r0, r4, ror #5
   11f30:	andeq	r9, r1, r6, lsl r5
   11f34:	andeq	ip, r2, ip, lsl #27
   11f38:			; <UNDEFINED> instruction: 0xf080490c
   11f3c:	ldrblt	r0, [r0, #1]!
   11f40:	cfstrsmi	mvf4, [fp, #-484]	; 0xfffffe1c
   11f44:	stcmi	0, cr11, [fp], {133}	; 0x85
   11f48:			; <UNDEFINED> instruction: 0x461f4616
   11f4c:	ldrbtmi	r4, [ip], #-1547	; 0xfffff9f5
   11f50:	stmdane	r2!, {r0, r1, r3, r6, r8, fp, ip, lr}
   11f54:	stmib	sp, {r1, r3, sl, fp, ip, pc}^
   11f58:	tstcs	r1, r0, lsl #14
   11f5c:	strls	r6, [r2], #-2072	; 0xfffff7e8
   11f60:	bl	15cff2c <__assert_fail@plt+0x15cc6f4>
   11f64:	andlt	r2, r5, r1
   11f68:	svclt	0x0000bdf0
   11f6c:	andeq	ip, r2, r0, asr sp
   11f70:	andeq	r0, r0, r4, ror #5
   11f74:			; <UNDEFINED> instruction: 0x000194ba
   11f78:			; <UNDEFINED> instruction: 0x4607b5f8
   11f7c:			; <UNDEFINED> instruction: 0x460e4d1a
   11f80:	ldrbtmi	r4, [sp], #-2842	; 0xfffff4e6
   11f84:	and	r4, r2, fp, ror r4
   11f88:	svccc	0x000cf855
   11f8c:	ldrmi	fp, [r9], -r3, asr #2
   11f90:			; <UNDEFINED> instruction: 0xf7f14630
   11f94:			; <UNDEFINED> instruction: 0x462ce8d8
   11f98:	mvnsle	r2, r0, lsl #16
   11f9c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   11fa0:	ldrdne	pc, [r0], #135	; 0x87
   11fa4:			; <UNDEFINED> instruction: 0x37c0b159
   11fa8:			; <UNDEFINED> instruction: 0xf857e002
   11fac:	teqlt	r1, ip, lsl #30
   11fb0:			; <UNDEFINED> instruction: 0x463c4630
   11fb4:	stmia	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11fb8:	mvnsle	r2, r0, lsl #16
   11fbc:	blmi	34bf7c <__assert_fail@plt+0x348744>
   11fc0:	ldrbtmi	r4, [fp], #-2316	; 0xfffff6f4
   11fc4:	teqcc	r0, #2030043136	; 0x79000000
   11fc8:	stmiavs	r1!, {r0, sp, lr, pc}^
   11fcc:	ldrtmi	fp, [r0], -r1, asr #2
   11fd0:			; <UNDEFINED> instruction: 0xf7f1461c
   11fd4:			; <UNDEFINED> instruction: 0xf104e8b8
   11fd8:	stmdacs	r0, {r2, r3, r8, r9}
   11fdc:			; <UNDEFINED> instruction: 0xe7ddd1f5
   11fe0:	strtmi	r4, [r0], -ip, lsl #12
   11fe4:	svclt	0x0000bdf8
   11fe8:	andeq	fp, r2, r2, asr #31
   11fec:	muleq	r1, r0, r4
   11ff0:	andeq	fp, r2, r2, lsl #31
   11ff4:	andeq	r9, r1, r4, asr r4
   11ff8:			; <UNDEFINED> instruction: 0x460cb5f0
   11ffc:	strmi	r4, [r5], -r5, asr #18
   12000:	addlt	r2, r3, r5, lsl #4
   12004:	andcs	r4, r0, r9, ror r4
   12008:	ldmdb	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1200c:			; <UNDEFINED> instruction: 0xf7ff4629
   12010:	ldmib	r4, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   12014:	stclmi	3, cr2, [r0, #-96]	; 0xffffffa0
   12018:	tsteq	r3, r2, asr sl
   1201c:	smcle	33869	; 0x844d
   12020:	tstcs	sl, #212, 18	; 0x350000
   12024:	tsteq	r3, r2, asr sl
   12028:	andcs	sp, r0, r1, asr #32
   1202c:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
   12030:			; <UNDEFINED> instruction: 0xf7ff9100
   12034:	ldmib	r4, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   12038:	b	149acb0 <__assert_fail@plt+0x1497478>
   1203c:	andle	r0, r4, r3, lsl #2
   12040:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
   12044:			; <UNDEFINED> instruction: 0xf7ff9100
   12048:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   1204c:	b	149accc <__assert_fail@plt+0x1497494>
   12050:	andle	r0, r4, r3, lsl #2
   12054:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
   12058:			; <UNDEFINED> instruction: 0xf7ff9100
   1205c:	ldmib	r4, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   12060:	b	149ace8 <__assert_fail@plt+0x14974b0>
   12064:	andle	r0, r4, r3, lsl #2
   12068:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
   1206c:			; <UNDEFINED> instruction: 0xf7ff9100
   12070:	ldmib	r4, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   12074:	b	149ad04 <__assert_fail@plt+0x14974cc>
   12078:	andle	r0, r4, r3, lsl #2
   1207c:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
   12080:			; <UNDEFINED> instruction: 0xf7ff9100
   12084:			; <UNDEFINED> instruction: 0xf8d4ff59
   12088:	bfine	r3, r0, #1, #31
   1208c:	stmdbmi	r8!, {r0, r1, r4, r5, r8, ip, sp, pc}
   12090:			; <UNDEFINED> instruction: 0x463b461a
   12094:	tstls	r0, r9, ror r4
   12098:			; <UNDEFINED> instruction: 0xff4ef7ff
   1209c:	andcs	r4, sl, r5, lsr #22
   120a0:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   120a4:	pop	{r0, r1, ip, sp, pc}
   120a8:			; <UNDEFINED> instruction: 0xf7f140f0
   120ac:	ldmib	r4, {r0, r2, r3, r8, r9, fp, ip, sp, pc}^
   120b0:	b	149ad28 <__assert_fail@plt+0x14974f0>
   120b4:			; <UNDEFINED> instruction: 0xd1280103
   120b8:	tstcs	lr, #212, 18	; 0x350000
   120bc:	tsteq	r3, r2, asr sl
   120c0:	ldmib	r4, {r0, r2, r5, r8, ip, lr, pc}^
   120c4:	movwmi	r0, #4384	; 0x1120
   120c8:	ldmib	r4, {r0, r5, r8, ip, lr, pc}^
   120cc:	movwmi	r0, #4386	; 0x1122
   120d0:			; <UNDEFINED> instruction: 0xf8d4d11d
   120d4:	ldmiblt	r0, {r4, r7}^
   120d8:	andcs	r4, r5, #376832	; 0x5c000
   120dc:			; <UNDEFINED> instruction: 0xf7f14479
   120e0:	blmi	54c490 <__assert_fail@plt+0x548c58>
   120e4:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   120e8:	pop	{r0, r1, ip, sp, pc}
   120ec:			; <UNDEFINED> instruction: 0xf7f140f0
   120f0:	ldmdbmi	r2, {r0, r2, r5, r6, r8, r9, fp, ip, sp, pc}
   120f4:	ldrbtmi	r2, [r9], #-0
   120f8:			; <UNDEFINED> instruction: 0xf7ff9100
   120fc:	ldmib	r4, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   12100:	b	149ad70 <__assert_fail@plt+0x1497538>
   12104:	addsle	r0, r6, r3, lsl #2
   12108:	mulcs	r0, r0, r7
   1210c:	mulcs	r0, r8, r7
   12110:	svclt	0x0000e79d
   12114:	andeq	r9, r1, r8, lsl r4
   12118:	andeq	ip, r2, r4, ror ip
   1211c:	andeq	r9, r1, sl, lsl r4
   12120:	andeq	r9, r1, r2, lsl r4
   12124:	andeq	r9, r1, r6, lsl #8
   12128:	strdeq	r9, [r1], -sl
   1212c:	andeq	r8, r1, lr, ror #12
   12130:	ldrdeq	r9, [r1], -r8
   12134:	andeq	r0, r0, r4, ror #5
   12138:	andeq	r9, r1, r4, asr r3
   1213c:	andeq	r9, r1, sl, asr #6
   12140:	addlt	fp, sl, r0, ror r5
   12144:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
   12148:	strls	r2, [r1], -r0, lsl #12
   1214c:	strls	r4, [r0], -r3, lsl #12
   12150:	mrcmi	4, 0, r4, cr14, cr12, {7}
   12154:			; <UNDEFINED> instruction: 0x46144610
   12158:			; <UNDEFINED> instruction: 0x460d4a1d
   1215c:			; <UNDEFINED> instruction: 0xf85c2164
   12160:	ldrbtmi	r6, [sl], #-6
   12164:			; <UNDEFINED> instruction: 0x96096836
   12168:	streq	pc, [r0], -pc, asr #32
   1216c:	blx	ece1c4 <__assert_fail@plt+0xeca98c>
   12170:	svclt	0x00cc2863
   12174:	movwcs	r2, #4864	; 0x1300
   12178:	svclt	0x00082d00
   1217c:	tstlt	r3, r0, lsl #6
   12180:	ldrsbtcc	pc, [r0], r5	; <UNPREDICTABLE>
   12184:	bmi	5006d8 <__assert_fail@plt+0x4fcea0>
   12188:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   1218c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12190:	subsmi	r9, sl, r9, lsl #22
   12194:			; <UNDEFINED> instruction: 0x4620d115
   12198:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   1219c:	stmdbge	r2, {r1, r2, r9, sl, lr}
   121a0:			; <UNDEFINED> instruction: 0xf7ff69a8
   121a4:	stmibne	r3!, {r0, r9, sl, fp, ip, sp, lr, pc}
   121a8:			; <UNDEFINED> instruction: 0xf1c64a0b
   121ac:	ldrbtmi	r0, [sl], #-356	; 0xfffffe9c
   121b0:	andcs	r9, r1, #0, 4
   121b4:	ldrmi	r9, [r8], -r1
   121b8:	mvnscc	pc, #79	; 0x4f
   121bc:	bl	c50188 <__assert_fail@plt+0xc4c950>
   121c0:			; <UNDEFINED> instruction: 0xf7f1e7e1
   121c4:	svclt	0x0000e884
   121c8:	andeq	ip, r2, r0, asr #22
   121cc:			; <UNDEFINED> instruction: 0x000002b4
   121d0:	andeq	r9, r1, r6, lsl r3
   121d4:	andeq	ip, r2, r6, lsl #22
   121d8:	andeq	r9, r1, r6, ror #5
   121dc:	umlalscs	pc, ip, r0, r8	; <UNPREDICTABLE>
   121e0:			; <UNDEFINED> instruction: 0x4604b5f0
   121e4:	strmi	fp, [sp], -r5, lsl #1
   121e8:	ldmib	r0, {r1, r3, r4, r6, r7, r8, ip, sp, pc}^
   121ec:	ldfnee	f2, [r6], {2}
   121f0:	streq	pc, [r0, -r1, asr #2]
   121f4:	svclt	0x00082f00
   121f8:	eorle	r2, ip, #14, 28	; 0xe0
   121fc:	andcs	r4, fp, r1, lsr #22
   12200:	cmncs	r4, r1, lsr #20
   12204:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   12208:	movwcc	pc, #27392	; 0x6b00	; <UNPREDICTABLE>
   1220c:			; <UNDEFINED> instruction: 0xf7f14628
   12210:	stmdbvs	r3!, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
   12214:	stmdale	r1, {r1, r2, r8, r9, fp, sp}
   12218:	stmdble	fp!, {r0, r1, r5, r6, fp, sp}
   1221c:	andlt	r4, r5, r8, lsr #12
   12220:	strdvc	fp, [sl], -r0
   12224:	blcs	1ac638 <__assert_fail@plt+0x1a8e00>
   12228:			; <UNDEFINED> instruction: 0x460fd8f8
   1222c:	cmncs	r4, r1, lsl #8
   12230:			; <UNDEFINED> instruction: 0x46384a16
   12234:	ldrbtmi	r4, [sl], #-3606	; 0xfffff1ea
   12238:	addscc	r4, ip, #2113929216	; 0x7e000000
   1223c:	orreq	lr, r3, #2048	; 0x800
   12240:	movwls	r4, #5172	; 0x1434
   12244:			; <UNDEFINED> instruction: 0xf04f2201
   12248:	strls	r3, [r0], #-1023	; 0xfffffc01
   1224c:	b	ffa50218 <__assert_fail@plt+0xffa4c9e0>
   12250:	andlt	r4, r5, r8, lsr #12
   12254:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   12258:	mvnscc	pc, #79	; 0x4f
   1225c:	andcs	r9, r1, #536870912	; 0x20000000
   12260:	tstls	r3, r8, ror r4
   12264:	cmncs	r4, r0
   12268:			; <UNDEFINED> instruction: 0xf7f14628
   1226c:	stmdbvs	r3!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   12270:	ldmle	r3, {r1, r2, r8, r9, fp, sp}^
   12274:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   12278:			; <UNDEFINED> instruction: 0xf1c0182f
   1227c:	stmdbeq	r4!, {r2, r5, r6, r8}^
   12280:	svclt	0x0000e7d6
   12284:	andeq	sl, r1, r4, ror #1
   12288:	andeq	r9, r1, lr, lsr r0
   1228c:	strheq	sl, [r1], -r2
   12290:	andeq	sl, r1, ip, asr #29
   12294:	andeq	r9, r1, ip, lsr r2
   12298:	mvnsmi	lr, #737280	; 0xb4000
   1229c:	cdpmi	6, 11, cr4, cr11, cr12, {0}
   122a0:	blmi	feefe534 <__assert_fail@plt+0xfeefacfc>
   122a4:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   122a8:	andcs	r4, r5, #3047424	; 0x2e8000
   122ac:	ldmpl	r3!, {sp}^
   122b0:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   122b4:			; <UNDEFINED> instruction: 0xf04f9321
   122b8:			; <UNDEFINED> instruction: 0xf7f00300
   122bc:	qsub8mi	lr, r9, ip
   122c0:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
   122c4:			; <UNDEFINED> instruction: 0x309cf8d4
   122c8:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
   122cc:			; <UNDEFINED> instruction: 0xf0402b00
   122d0:	bmi	fecb2590 <__assert_fail@plt+0xfecaed58>
   122d4:	umlalsvs	pc, r4, r4, r8	; <UNPREDICTABLE>
   122d8:	umlalseq	pc, fp, r4, r8	; <UNPREDICTABLE>
   122dc:	addmi	r5, r6, #9240576	; 0x8d0000
   122e0:	ldrdhi	pc, [r0], -r5
   122e4:	stmibmi	lr!, {r0, r2, r4, ip, lr, pc}
   122e8:	andcs	r2, r0, r5, lsl #4
   122ec:			; <UNDEFINED> instruction: 0xf7f04479
   122f0:	ldmib	r4, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   122f4:	tstcs	r1, sl, lsl #14
   122f8:	strvs	lr, [r0, -sp, asr #19]
   122fc:	strbmi	r4, [r0], -r2, lsl #12
   12300:	stmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12304:	umlalscs	pc, r4, r4, r8	; <UNPREDICTABLE>
   12308:	ldrdhi	pc, [r0], -r5
   1230c:			; <UNDEFINED> instruction: 0xf8842301
   12310:			; <UNDEFINED> instruction: 0xf8d420bb
   12314:			; <UNDEFINED> instruction: 0xb12220ac
   12318:	umlalscs	pc, r9, r4, r8	; <UNPREDICTABLE>
   1231c:			; <UNDEFINED> instruction: 0xf0002a00
   12320:			; <UNDEFINED> instruction: 0xf8d48098
   12324:	tstlt	sl, #160	; 0xa0
   12328:	umlalscs	pc, r7, r4, r8	; <UNPREDICTABLE>
   1232c:	blcs	40f3c <__assert_fail@plt+0x3d704>
   12330:	adcshi	pc, r9, r0, asr #32
   12334:	andcs	r4, r5, #2539520	; 0x26c000
   12338:	ldrbtmi	r2, [r9], #-0
   1233c:	svc	0x00baf7f0
   12340:	strmi	sl, [r2], -r8, lsl #18
   12344:	andls	r4, r7, #32, 12	; 0x2000000
   12348:			; <UNDEFINED> instruction: 0xff48f7ff
   1234c:	ldmib	r4, {r0, r5, r8, fp, sp, lr}^
   12350:	bls	1ebf60 <__assert_fail@plt+0x1e8728>
   12354:	tstcs	r1, r2, lsl #2
   12358:	strvs	lr, [r0, -sp, asr #19]
   1235c:	strbmi	r4, [r0], -r3, lsl #12
   12360:	ldmdb	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12364:	ldrdhi	pc, [r0], -r5
   12368:			; <UNDEFINED> instruction: 0xf8842201
   1236c:			; <UNDEFINED> instruction: 0x461320b7
   12370:	ldrdcs	pc, [r4], r4	; <UNPREDICTABLE>
   12374:	eorsle	r2, r9, r0, lsl #20
   12378:	umlalscs	pc, r8, r4, r8	; <UNPREDICTABLE>
   1237c:	teqle	r5, r0, lsl #20
   12380:			; <UNDEFINED> instruction: 0xf0834a89
   12384:			; <UNDEFINED> instruction: 0xf8d40101
   12388:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
   1238c:	strmi	r6, [sl], #-2403	; 0xfffff69d
   12390:			; <UNDEFINED> instruction: 0xf0402800
   12394:	stmibmi	r5, {r0, r2, r4, r5, r7, pc}
   12398:	tstls	r0, r9, ror r4
   1239c:	tstcs	r1, r0, asr #12
   123a0:	ldmdb	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   123a4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   123a8:			; <UNDEFINED> instruction: 0xf8842201
   123ac:	blcs	1a694 <__assert_fail@plt+0x16e5c>
   123b0:	sbchi	pc, ip, r0
   123b4:	umlalscc	pc, sl, r4, r8	; <UNPREDICTABLE>
   123b8:	ldrdhi	pc, [r0], -r5
   123bc:			; <UNDEFINED> instruction: 0xf0002b00
   123c0:			; <UNDEFINED> instruction: 0xf89480d6
   123c4:	blcs	1e62c <__assert_fail@plt+0x1adf4>
   123c8:	sbchi	pc, r7, r0, asr #32
   123cc:	andcs	r4, sl, r1, asr #12
   123d0:	ldmdb	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   123d4:	blmi	1ba4db4 <__assert_fail@plt+0x1ba157c>
   123d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   123dc:	blls	86c44c <__assert_fail@plt+0x868c14>
   123e0:			; <UNDEFINED> instruction: 0xf040405a
   123e4:	ldrdlt	r8, [r3], -r0	; <UNPREDICTABLE>
   123e8:	mvnshi	lr, #12386304	; 0xbd0000
   123ec:	ldrsbtcs	pc, [r0], r4	; <UNPREDICTABLE>
   123f0:			; <UNDEFINED> instruction: 0xf894b122
   123f4:	bcs	1a6e4 <__assert_fail@plt+0x16eac>
   123f8:	addhi	pc, r5, r0
   123fc:	umullscs	pc, r8, r4, r8	; <UNPREDICTABLE>
   12400:	rscle	r2, r3, r0, lsl #20
   12404:	ldrbne	r6, [r7, r6, lsr #27]!
   12408:			; <UNDEFINED> instruction: 0xf0402b00
   1240c:	stmdbmi	r9!, {r3, r4, r7, pc}^
   12410:	andcs	r2, r0, r5, lsl #4
   12414:			; <UNDEFINED> instruction: 0xf7f04479
   12418:	tstcs	r1, lr, asr #30
   1241c:	strvs	lr, [r0, -sp, asr #19]
   12420:	strbmi	r4, [r0], -r2, lsl #12
   12424:	ldm	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12428:	ldrdhi	pc, [r0], -r5
   1242c:	blmi	170c36c <__assert_fail@plt+0x1708b34>
   12430:	umlalscs	pc, r6, r4, r8	; <UNPREDICTABLE>
   12434:			; <UNDEFINED> instruction: 0xf8d558cd
   12438:	bcs	32440 <__assert_fail@plt+0x2ec08>
   1243c:			; <UNDEFINED> instruction: 0xf894d03a
   12440:			; <UNDEFINED> instruction: 0xf89430bb
   12444:	addsmi	r2, sl, #180	; 0xb4
   12448:	movwcs	fp, #3848	; 0xf08
   1244c:	svcge	0x004bf47f
   12450:	stcvs	7, cr14, [r6, #380]!	; 0x17c
   12454:	ldmdbmi	r8, {r6, r9, sl, lr}^
   12458:	andeq	pc, r1, #131	; 0x83
   1245c:	ldmdbhi	r4, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   12460:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}^
   12464:	ldmib	r4, {r2, r8, r9, sl, sp, lr}^
   12468:	ldrbtmi	r6, [r9], #-1810	; 0xfffff8ee
   1246c:	stmib	sp, {r1, r3, sl, lr}^
   12470:	tstcs	r1, r2, lsl #18
   12474:	strvs	lr, [r0, -sp, asr #19]
   12478:	stmia	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1247c:	blcs	2dc10 <__assert_fail@plt+0x2a3d8>
   12480:	stmibvs	r1!, {r1, r2, r3, r5, r6, r8, ip, lr, pc}^
   12484:	ldrdhi	pc, [r0], -r5
   12488:	rsbsle	r2, r3, r1, lsl #18
   1248c:	ldrdcs	pc, [r0], r4	; <UNPREDICTABLE>
   12490:			; <UNDEFINED> instruction: 0xf8842301
   12494:	bcs	1e780 <__assert_fail@plt+0x1af48>
   12498:	svcge	0x006af43f
   1249c:	umlalscc	pc, r7, r4, r8	; <UNPREDICTABLE>
   124a0:			; <UNDEFINED> instruction: 0xf47f2b00
   124a4:	strbmi	sl, [r1], -r5, ror #30
   124a8:			; <UNDEFINED> instruction: 0xf7f12020
   124ac:			; <UNDEFINED> instruction: 0xf8d5e910
   124b0:	ldr	r8, [pc, -r0]!
   124b4:	tstcs	r0, #212, 18	; 0x350000
   124b8:	ldmib	r4, {r6, r9, sl, lr}^
   124bc:	tstcs	r1, lr, lsl #14
   124c0:	movwcs	lr, #18893	; 0x49cd
   124c4:	strvs	lr, [r2, -sp, asr #19]
   124c8:			; <UNDEFINED> instruction: 0x670ae9d4
   124cc:	stmib	sp, {r0, r1, r3, r4, r5, r9, fp, lr}^
   124d0:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   124d4:	ldm	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   124d8:	umlalsne	pc, r4, r4, r8	; <UNPREDICTABLE>
   124dc:	umlalscs	pc, fp, r4, r8	; <UNPREDICTABLE>
   124e0:			; <UNDEFINED> instruction: 0xf8842301
   124e4:	addsmi	r3, r1, #182	; 0xb6
   124e8:			; <UNDEFINED> instruction: 0xf8d5bf08
   124ec:			; <UNDEFINED> instruction: 0xf43f8000
   124f0:	stmdavs	r9!, {r4, r8, r9, sl, fp, sp, pc}
   124f4:			; <UNDEFINED> instruction: 0xf7f12020
   124f8:			; <UNDEFINED> instruction: 0xf8d5e8ea
   124fc:	ldrbt	r8, [r2], r0
   12500:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
   12504:	bmi	c0c230 <__assert_fail@plt+0xc089f8>
   12508:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   1250c:	ldrmi	r4, [sl], #-1146	; 0xfffffb86
   12510:	stmibvs	r0!, {r3, r8, fp, sp, pc}
   12514:			; <UNDEFINED> instruction: 0xf7ff9207
   12518:	bls	21163c <__assert_fail@plt+0x20de04>
   1251c:	strmi	r2, [r3], -r1, lsl #2
   12520:			; <UNDEFINED> instruction: 0xf7f14640
   12524:			; <UNDEFINED> instruction: 0xf894e876
   12528:	andcs	r3, r1, #152	; 0x98
   1252c:	adcscs	pc, sl, r4, lsl #17
   12530:			; <UNDEFINED> instruction: 0xf43f2b00
   12534:	stcvs	15, cr10, [r6, #484]!	; 0x1e4
   12538:	ldrdhi	pc, [r0], -r5
   1253c:			; <UNDEFINED> instruction: 0x464117f7
   12540:			; <UNDEFINED> instruction: 0xf7f12020
   12544:			; <UNDEFINED> instruction: 0xf8d5e8c4
   12548:	strb	r8, [r0, -r0]!
   1254c:	umullscc	pc, r8, r4, r8	; <UNPREDICTABLE>
   12550:	ldrdhi	pc, [r0], -r5
   12554:			; <UNDEFINED> instruction: 0xf43f2b00
   12558:	stcvs	15, cr10, [r6, #228]!	; 0xe4
   1255c:			; <UNDEFINED> instruction: 0xe7ee17f7
   12560:	tstcs	r1, r9, lsl sl
   12564:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
   12568:	ldmda	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1256c:	bmi	60c398 <__assert_fail@plt+0x608b60>
   12570:			; <UNDEFINED> instruction: 0xe7cd447a
   12574:			; <UNDEFINED> instruction: 0x46434816
   12578:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
   1257c:	svc	0x0002f7f0
   12580:	ldrdhi	pc, [r0], -r5
   12584:			; <UNDEFINED> instruction: 0xf7f0e782
   12588:	svclt	0x0000eea2
   1258c:	andeq	ip, r2, sl, ror #19
   12590:			; <UNDEFINED> instruction: 0x000002b4
   12594:	andeq	r9, r1, ip, ror #2
   12598:	andeq	ip, r2, r6, asr #19
   1259c:	andeq	r0, r0, r4, ror #5
   125a0:	andeq	r9, r1, r8, ror #3
   125a4:	andeq	r9, r1, lr, asr #3
   125a8:	muleq	r1, lr, r1
   125ac:	andeq	r8, r1, r0, lsl #30
   125b0:			; <UNDEFINED> instruction: 0x0002c8b8
   125b4:	andeq	r9, r1, r0, lsr #2
   125b8:	andeq	r9, r1, sl, ror r0
   125bc:	andeq	r8, r1, r2, ror #31
   125c0:	andeq	r8, r1, r2, lsr #31
   125c4:	andeq	r8, r1, r0, lsr #31
   125c8:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   125cc:	andeq	r8, r1, ip, lsr pc
   125d0:	andeq	r8, r1, sl, lsl #31
   125d4:	svcmi	0x00f0e92d
   125d8:	stc	3, cr2, [sp, #-0]
   125dc:	ldrmi	r8, [pc], -r2, lsl #22
   125e0:	blne	ffc50964 <__assert_fail@plt+0xffc4d12c>
   125e4:	stmdbeq	r6!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   125e8:	blcs	ffb5096c <__assert_fail@plt+0xffb4d134>
   125ec:			; <UNDEFINED> instruction: 0xf2ad4479
   125f0:			; <UNDEFINED> instruction: 0xf50d6d24
   125f4:			; <UNDEFINED> instruction: 0xf50d7bc0
   125f8:	tstls	r7, #212, 16	; 0xd40000
   125fc:	ldrbmi	r9, [sl], r6
   12600:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   12604:	ldrcs	pc, [ip], -sp, asr #17
   12608:	andeq	pc, r0, #79	; 0x4f
   1260c:	orrcc	pc, r0, sp, lsr #17
   12610:	movtmi	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
   12614:	orrscc	pc, sl, #204472320	; 0xc300000
   12618:			; <UNDEFINED> instruction: 0xf06f931c
   1261c:	movwls	r0, #21249	; 0x5301
   12620:	blcc	fee509a4 <__assert_fail@plt+0xfee4d16c>
   12624:	eorlt	pc, r0, sp, asr #17
   12628:	tstls	sl, #2063597568	; 0x7b000000
   1262c:	blcc	fec509b0 <__assert_fail@plt+0xfec4d178>
   12630:	tstls	fp, #2063597568	; 0x7b000000
   12634:	svceq	0x005df119
   12638:			; <UNDEFINED> instruction: 0xf000464e
   1263c:	blls	172898 <__assert_fail@plt+0x16f060>
   12640:			; <UNDEFINED> instruction: 0xf0003302
   12644:	blls	172cdc <__assert_fail@plt+0x16f4a4>
   12648:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   1264c:			; <UNDEFINED> instruction: 0xf5b38169
   12650:			; <UNDEFINED> instruction: 0xf2c07f8b
   12654:			; <UNDEFINED> instruction: 0xf1098271
   12658:	andcs	r0, r2, #2097152	; 0x200000
   1265c:			; <UNDEFINED> instruction: 0xf2002e70
   12660:			; <UNDEFINED> instruction: 0xf8df8083
   12664:	ldrbtmi	r5, [sp], #-2944	; 0xfffff480
   12668:			; <UNDEFINED> instruction: 0xf99119a9
   1266c:	addsmi	r3, r3, #68, 4	; 0x40000004
   12670:			; <UNDEFINED> instruction: 0xf891d17a
   12674:	svccs	0x000072b8
   12678:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   1267c:	ldrdcc	pc, [r0], #-136	; 0xffffff78
   12680:	rndeqe	f7, #0.0
   12684:			; <UNDEFINED> instruction: 0xf8d8af52
   12688:			; <UNDEFINED> instruction: 0xf8cd6044
   1268c:	ldrbmi	r8, [r4], -r0, rrx
   12690:	ssatmi	r9, #26, r0, lsl #6
   12694:			; <UNDEFINED> instruction: 0x000fe8be
   12698:	ldceq	0, cr15, [fp], {111}	; 0x6f
   1269c:			; <UNDEFINED> instruction: 0xf8d8960e
   126a0:	stmia	r9!, {r3, r6, sp, lr}
   126a4:	ldm	lr!, {r0, r1, r2, r3}
   126a8:	ldrls	r0, [r1], -pc
   126ac:	ldrdvs	pc, [ip], #-136	; 0xffffff78
   126b0:	andeq	lr, pc, r9, lsr #17
   126b4:			; <UNDEFINED> instruction: 0x000fe8be
   126b8:	stmia	r9!, {r1, r4, r9, sl, ip, pc}
   126bc:			; <UNDEFINED> instruction: 0xf8d8000f
   126c0:	ldm	lr, {r4, r6, ip, sp}
   126c4:	tstls	r5, #3
   126c8:	ldrsbcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   126cc:	andeq	lr, r3, r9, lsl #17
   126d0:	ldrtls	pc, [ip], #-2453	; 0xfffff66b	; <UNPREDICTABLE>
   126d4:			; <UNDEFINED> instruction: 0xf8d89316
   126d8:	tstls	r3, #88	; 0x58
   126dc:	ldrsbcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   126e0:	ldmib	r8, {r2, r4, r8, r9, ip, pc}^
   126e4:	stmib	sp, {r3, r4, r8, r9, sp}^
   126e8:			; <UNDEFINED> instruction: 0xf8d8230c
   126ec:	movwls	r3, #41064	; 0xa068
   126f0:			; <UNDEFINED> instruction: 0x463d9b10
   126f4:	blls	3aa9e8 <__assert_fail@plt+0x3a71b0>
   126f8:	blls	62aaec <__assert_fail@plt+0x6272b4>
   126fc:	ldmdaeq	r8!, {r0, r1, r8, ip, sp, lr, pc}
   12700:			; <UNDEFINED> instruction: 0x46469b11
   12704:	blls	4aabf8 <__assert_fail@plt+0x4a73c0>
   12708:	blls	56acfc <__assert_fail@plt+0x5674c4>
   1270c:	blls	5aae00 <__assert_fail@plt+0x5a75c8>
   12710:	blls	4eaf04 <__assert_fail@plt+0x4e76cc>
   12714:	blls	52b008 <__assert_fail@plt+0x5277d0>
   12718:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r9, sp, lr}^
   1271c:	stmib	r7, {r2, r3, r8, r9, sp}^
   12720:	blls	29b350 <__assert_fail@plt+0x297b18>
   12724:	stcgt	3, cr6, [pc, #-236]	; 12640 <__assert_fail@plt+0xee08>
   12728:	stcgt	6, cr12, [pc, #-60]	; 126f4 <__assert_fail@plt+0xeebc>
   1272c:	stcgt	6, cr12, [pc, #-60]	; 126f8 <__assert_fail@plt+0xeec0>
   12730:			; <UNDEFINED> instruction: 0xf9b4c60f
   12734:	ldm	r5, {ip, sp}
   12738:	ldrmi	r0, [r9], #3
   1273c:	svceq	0x0070f1b9
   12740:	andeq	lr, r3, r6, lsl #17
   12744:			; <UNDEFINED> instruction: 0xf8dfd80b
   12748:	ldrbtmi	r2, [sl], #-2720	; 0xfffff560
   1274c:			; <UNDEFINED> instruction: 0xf9994491
   12750:	addsmi	r2, sl, #68, 4	; 0x40000004
   12754:			; <UNDEFINED> instruction: 0xf899bf08
   12758:			; <UNDEFINED> instruction: 0xf00072b8
   1275c:	blls	6b2b6c <__assert_fail@plt+0x6af334>
   12760:			; <UNDEFINED> instruction: 0xf99c449c
   12764:	rscs	r7, ip, r4, ror r4
   12768:	bcc	fe050aec <__assert_fail@plt+0xfe04d2b4>
   1276c:	ldrmi	r4, [pc], #-1147	; 12774 <__assert_fail@plt+0xef3c>
   12770:	msrgt	CPSR_fs, #9895936	; 0x970000
   12774:	svceq	0x0000f1bc
   12778:	blls	606c48 <__assert_fail@plt+0x603410>
   1277c:	tstle	r5, r3, lsl #22
   12780:	blcs	3939c <__assert_fail@plt+0x35b64>
   12784:	rscshi	pc, pc, r0, lsl #6
   12788:	adcshi	pc, r7, r0
   1278c:	bcs	1850b10 <__assert_fail@plt+0x184d2d8>
   12790:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   12794:	ldrbtmi	r9, [sl], #-2331	; 0xfffff6e5
   12798:	ldrbmi	lr, [sl, #9]
   1279c:	adchi	pc, sp, r0
   127a0:	vstrcc.16	s30, [r2, #-116]	; 0xffffff8c	; <UNPREDICTABLE>
   127a4:	ldmdaeq	r8!, {r3, r5, r7, r8, ip, sp, lr, pc}
   127a8:			; <UNDEFINED> instruction: 0xf993440b
   127ac:			; <UNDEFINED> instruction: 0xf11990b8
   127b0:	rscsle	r0, r2, sp, asr pc
   127b4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   127b8:	svceq	0x0070f1b9
   127bc:	ldrmi	sp, [r1], #2285	; 0x8ed
   127c0:	subcc	pc, r4, #2506752	; 0x264000
   127c4:	mvnle	r2, r1, lsl #22
   127c8:	adcsvc	pc, r8, #10027008	; 0x990000
   127cc:	rscle	r2, r4, r0, lsl #30
   127d0:			; <UNDEFINED> instruction: 0xf1082303
   127d4:			; <UNDEFINED> instruction: 0x46540538
   127d8:	eorlt	pc, r0, sp, asr #17
   127dc:	adc	r9, sp, r7, lsl r3
   127e0:	eorscs	r4, r8, #1660944384	; 0x63000000
   127e4:			; <UNDEFINED> instruction: 0xf1acaf52
   127e8:			; <UNDEFINED> instruction: 0xf8930e04
   127ec:	ldrtmi	r9, [fp], r0, lsr #7
   127f0:	streq	pc, [r1], -r9, asr #3
   127f4:	strhi	pc, [r6], -r2, lsl #22
   127f8:			; <UNDEFINED> instruction: 0x463568b3
   127fc:	tstls	r0, #52, 18	; 0xd0000
   12800:	ldrls	ip, [r1], #-3343	; 0xfffff2f1
   12804:	andeq	lr, pc, fp, lsr #17
   12808:	stcgt	3, cr9, [pc, #-56]	; 127d8 <__assert_fail@plt+0xefa0>
   1280c:	andeq	lr, pc, fp, lsr #17
   12810:	stmia	fp!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
   12814:	ldm	r5, {r0, r1, r2, r3}
   12818:	stm	fp, {r0, r1}
   1281c:	ldmdbvs	r3!, {r0, r1}^
   12820:	ldmibvs	r3!, {r1, r4, r8, r9, ip, pc}
   12824:	ldmibvs	r3!, {r0, r2, r4, r8, r9, ip, pc}^
   12828:	bvs	cf7488 <__assert_fail@plt+0xcf3c50>
   1282c:	bvs	1cf7480 <__assert_fail@plt+0x1cf3c48>
   12830:	ldmib	r6, {r2, r4, r8, r9, ip, pc}^
   12834:	stmib	sp, {r1, r3, sl, ip, sp}^
   12838:	blvs	cdf870 <__assert_fail@plt+0xcdc038>
   1283c:			; <UNDEFINED> instruction: 0xf1be930a
   12840:	vrecps.f32	q0, q0, <illegal reg q3.5>
   12844:	ldm	pc, {r4, r5, r9, pc}^	; <UNPREDICTABLE>
   12848:	stmdbeq	r1!, {r1, r2, r3, r4, ip, sp, lr, pc}
   1284c:	eoreq	r0, lr, #-536870910	; 0xe0000002
   12850:	orreq	r0, r3, #16646144	; 0xfe0000
   12854:	cmneq	sp, #120, 6	; 0xe0000001
   12858:	ldceq	3, cr0, [r6], {78}	; 0x4e
   1285c:	vldreq	d0, [r3, #-1008]	; 0xfffffc10
   12860:	eoreq	r0, lr, #896	; 0x380
   12864:	lfmeq	f0, 2, [r4], #184	; 0xb8
   12868:	stcleq	12, cr0, [r0, #-876]	; 0xfffffc94
   1286c:	sfmeq	f0, 4, [r7, #-184]!	; 0xffffff48
   12870:	bleq	ff893550 <__assert_fail@plt+0xff88fd18>
   12874:	eoreq	r0, lr, #-536870910	; 0xe0000002
   12878:	bleq	fe0156b8 <__assert_fail@plt+0xfe011e80>
   1287c:	bleq	17d5638 <__assert_fail@plt+0x17d1e00>
   12880:	beq	fee155c8 <__assert_fail@plt+0xfee11d90>
   12884:			; <UNDEFINED> instruction: 0x0c7a0a12
   12888:	mrrceq	12, 6, r0, r9, cr10
   1288c:	ldreq	r0, [r1, #3143]!	; 0xc47
   12890:	ldmeq	sp, {r2, r3, r4, r7, r8, sl}^
   12894:	ldrbeq	r0, [lr, #-1416]	; 0xfffffa78
   12898:	ldreq	r0, [r6, r5, asr #15]
   1289c:	strbeq	r0, [sp, -sp, lsl #15]!
   128a0:			; <UNDEFINED> instruction: 0x073a075a
   128a4:	strteq	r0, [sp], lr, lsr #4
   128a8:	rsbeq	r0, r4, #1010827264	; 0x3c400000
   128ac:	ldreq	r0, [r7, -r4, ror #4]!
   128b0:	usateq	r0, #25, r9, lsl #14
   128b4:	ldreq	r0, [fp, #-1758]!	; 0xfffff922
   128b8:	strbteq	r0, [fp], #1307	; 0x51b
   128bc:	strbteq	r0, [r9], #-1160	; 0xfffffb78
   128c0:	strteq	r0, [fp], #-1102	; 0xfffffbb2
   128c4:	mvnseq	r0, #184549376	; 0xb000000
   128c8:			; <UNDEFINED> instruction: 0x03ad03cd
   128cc:	ldceq	3, cr0, [r2], #-568	; 0xfffffdc8
   128d0:	rscseq	r0, r1, #268435471	; 0x1000000f
   128d4:	eoreq	r0, lr, #196, 10	; 0x31000000
   128d8:	ldmeq	ip, {r0, r1, r2, r3, r4, r5, r7, fp}
   128dc:	ldmdaeq	ip!, {r0, r1, r2, r3, r4, r6, fp}
   128e0:			; <UNDEFINED> instruction: 0x07fb0819
   128e4:	eoreq	r0, lr, #61079552	; 0x3a40000
   128e8:	eoreq	r0, lr, #-536870910	; 0xe0000002
   128ec:	eoreq	r0, lr, #1196032	; 0x124000
   128f0:	ldmibeq	sp!, {r0, r5, r6, r7, fp}^
   128f4:	strbeq	r0, [r2, #2406]!	; 0x966
   128f8:	andcs	r0, r1, r3, lsr #24
   128fc:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12900:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12904:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12908:			; <UNDEFINED> instruction: 0xf8dd681a
   1290c:	subsmi	r3, sl, ip, lsl r6
   12910:	rschi	pc, ip, r2, asr #32
   12914:	sfmvs	f7, 1, [r4, #-52]!	; 0xffffffcc
   12918:	blhi	cdc14 <__assert_fail@plt+0xca3dc>
   1291c:	svchi	0x00f0e8bd
   12920:	movwls	r2, #21248	; 0x5300
   12924:			; <UNDEFINED> instruction: 0xe699461a
   12928:	blcs	3958c <__assert_fail@plt+0x35d54>
   1292c:	msrhi	CPSR_sxc, r0, asr #32
   12930:	ldreq	pc, [r8, #-264]!	; 0xfffffef8
   12934:			; <UNDEFINED> instruction: 0xf06f4654
   12938:	movwls	r0, #21249	; 0x5301
   1293c:	blge	11391bc <__assert_fail@plt+0x1135984>
   12940:	ldrmi	r4, [lr], -r8, lsr #13
   12944:	bls	7f7264 <__assert_fail@plt+0x7f3a2c>
   12948:	bls	77726c <__assert_fail@plt+0x773a34>
   1294c:	cdpgt	2, 0, cr9, cr15, cr8, {2}
   12950:	cfsh32gt	mvfx12, mvfx15, #15
   12954:	cfsh32gt	mvfx12, mvfx15, #15
   12958:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
   1295c:	stm	r5, {r0, r1}
   12960:	cps	#3
   12964:			; <UNDEFINED> instruction: 0xf50d0a02
   12968:	ldrmi	r7, [sl, #979]	; 0x3d3
   1296c:			; <UNDEFINED> instruction: 0xf0818067
   12970:	svccs	0x000c8529
   12974:	strhi	pc, [r9, #-1]!
   12978:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1297c:	ldrtmi	r4, [fp], #-1147	; 0xfffffb85
   12980:	umlalsls	pc, r8, r3, r9	; <UNPREDICTABLE>
   12984:			; <UNDEFINED> instruction: 0xf06fe656
   12988:	movwls	r0, #21249	; 0x5301
   1298c:	blls	1cc58c <__assert_fail@plt+0x1c8d54>
   12990:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   12994:	stmdavc	ip!, {r0, r2, r3, r4, fp, sp, lr}
   12998:	ldmdale	r3, {r0, r2, r3, sl, fp, sp}
   1299c:			; <UNDEFINED> instruction: 0xf2002c08
   129a0:			; <UNDEFINED> instruction: 0xf8cd80bf
   129a4:	bls	1bea2c <__assert_fail@plt+0x1bb1f4>
   129a8:	andsvs	r1, r3, fp, ror #24
   129ac:	andls	r7, r5, #2752512	; 0x2a0000
   129b0:			; <UNDEFINED> instruction: 0xf0012a00
   129b4:			; <UNDEFINED> instruction: 0xf8df84a5
   129b8:	ldrbtmi	r3, [fp], #-2116	; 0xfffff7bc
   129bc:			; <UNDEFINED> instruction: 0xf8934413
   129c0:	sbc	r2, r0, ip, lsr #2
   129c4:			; <UNDEFINED> instruction: 0xf0002c20
   129c8:			; <UNDEFINED> instruction: 0xf1a480ab
   129cc:			; <UNDEFINED> instruction: 0xf1a40e30
   129d0:			; <UNDEFINED> instruction: 0xf1be032b
   129d4:			; <UNDEFINED> instruction: 0xf0030f09
   129d8:	vcge.s8	q0, q8, <illegal reg q14.5>
   129dc:			; <UNDEFINED> instruction: 0xf1a480b7
   129e0:	blx	fec9329c <__assert_fail@plt+0xfec8fa64>
   129e4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   129e8:			; <UNDEFINED> instruction: 0xf0412b00
   129ec:	bcs	33dc8 <__assert_fail@plt+0x30590>
   129f0:	movwcs	fp, #7948	; 0x1f0c
   129f4:	mvnscc	pc, #79	; 0x4f
   129f8:	strcc	r9, [r1, #-2566]	; 0xfffff5fa
   129fc:	stmdavc	ip!, {r0, r2, r4, sp, lr}
   12a00:	stmdale	r2, {r0, r2, r3, sl, fp, sp}
   12a04:	stmible	r7, {r3, sl, fp, sp}^
   12a08:	stccs	7, cr14, [r0], #-984	; 0xfffffc28
   12a0c:			; <UNDEFINED> instruction: 0xf1a4d0f4
   12a10:			; <UNDEFINED> instruction: 0xf1be0e30
   12a14:	ldmle	pc!, {r0, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
   12a18:			; <UNDEFINED> instruction: 0xf8cd9305
   12a1c:			; <UNDEFINED> instruction: 0xf8ddb020
   12a20:	strtmi	fp, [ip], r0, lsr #32
   12a24:	mrscs	r2, (UNDEF: 0)
   12a28:			; <UNDEFINED> instruction: 0xf8cd970c
   12a2c:	blls	172b34 <__assert_fail@plt+0x16f2fc>
   12a30:	svclt	0x00083301
   12a34:	rndeqdm	f7, f4
   12a38:			; <UNDEFINED> instruction: 0x060eeb10
   12a3c:	b	13e440c <__assert_fail@plt+0x13e0bd4>
   12a40:	ldrtmi	r7, [r0], -r2, ror #7
   12a44:	smlsdeq	r3, r1, fp, lr
   12a48:	svclt	0x006c4639
   12a4c:	movwcs	r2, #769	; 0x301
   12a50:	smlabteq	sl, sp, r9, lr
   12a54:	strthi	pc, [ip], #385	; 0x181
   12a58:	mulmi	r1, ip, r8
   12a5c:	streq	pc, [r1], -ip, lsl #2
   12a60:	rndeqdp	f7, f4
   12a64:	svceq	0x0009f1be
   12a68:			; <UNDEFINED> instruction: 0xf004d977
   12a6c:	svcls	0x000c04fd
   12a70:			; <UNDEFINED> instruction: 0xf8dd2c2c
   12a74:			; <UNDEFINED> instruction: 0xf8cd8040
   12a78:			; <UNDEFINED> instruction: 0xf040b020
   12a7c:	ldmdavc	r3!, {r0, r1, r5, r7, pc}^
   12a80:	blcs	261748 <__assert_fail@plt+0x25df10>
   12a84:	addshi	pc, lr, r0, lsl #4
   12a88:	andmi	pc, r0, #16, 2
   12a8c:			; <UNDEFINED> instruction: 0xf1419220
   12a90:	eorls	r0, r1, #0, 4
   12a94:	eorne	lr, r0, #3620864	; 0x374000
   12a98:	svclt	0x00082a01
   12a9c:			; <UNDEFINED> instruction: 0xf0812900
   12aa0:			; <UNDEFINED> instruction: 0xf89c8482
   12aa4:			; <UNDEFINED> instruction: 0xf10c4003
   12aa8:	tstcs	r8, r3
   12aac:			; <UNDEFINED> instruction: 0xf1a4260a
   12ab0:	bcs	253378 <__assert_fail@plt+0x24fb40>
   12ab4:	blx	1a4312 <__assert_fail@plt+0x1a0ada>
   12ab8:	stmdale	r5, {r0, r1, r8, r9, ip, sp, lr, pc}
   12abc:	ldrmi	r7, [r3], #-2116	; 0xfffff7bc
   12ac0:			; <UNDEFINED> instruction: 0xf1a43001
   12ac4:			; <UNDEFINED> instruction: 0x46150230
   12ac8:	mvnsle	r3, r1, lsl #18
   12acc:			; <UNDEFINED> instruction: 0xf8cd9905
   12ad0:	tstcc	r1, r0, lsr #32
   12ad4:	bichi	pc, fp, r0
   12ad8:	svclt	0x00982d09
   12adc:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   12ae0:			; <UNDEFINED> instruction: 0xf810d806
   12ae4:	bcc	c1e6f0 <__assert_fail@plt+0xc1aeb8>
   12ae8:	ldmible	sl!, {r0, r3, r9, fp, sp}^
   12aec:	eorlt	pc, r0, sp, asr #17
   12af0:	vnmlsne.f16	s18, s20, s10	; <UNPREDICTABLE>
   12af4:	andcs	fp, r1, #24, 30	; 0x60
   12af8:	sbcsvc	lr, r1, #73728	; 0x12000
   12afc:	bichi	pc, r9, r0, asr #32
   12b00:			; <UNDEFINED> instruction: 0x9c0a9a05
   12b04:	bls	19d30c <__assert_fail@plt+0x199ad4>
   12b08:	strbls	r9, [r4], #-837	; 0xfffffcbb
   12b0c:	vqadd.s8	d22, d0, d0
   12b10:	svclt	0x000e1015
   12b14:	vst1.8	{d18-d21}, [pc :64], r6
   12b18:	andscs	r7, r5, #138	; 0x8a
   12b1c:	ands	r9, r2, r5
   12b20:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
   12b24:	stmdavc	ip!, {r0, r2, r3, r4, sp, lr}
   12b28:	vaba.s8	d30, d0, d22
   12b2c:	tstcs	r0, r3, lsl #6
   12b30:	movwls	r2, #20992	; 0x5200
   12b34:	subne	lr, r4, #3358720	; 0x334000
   12b38:			; <UNDEFINED> instruction: 0x36c4f8df
   12b3c:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
   12b40:			; <UNDEFINED> instruction: 0xf8934413
   12b44:	bl	25affc <__assert_fail@plt+0x2577c4>
   12b48:	str	r0, [r7, #1538]	; 0x602
   12b4c:			; <UNDEFINED> instruction: 0xf1a4b9d3
   12b50:	blx	fec9340c <__assert_fail@plt+0xfec8fbd4>
   12b54:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   12b58:	ldmib	sp, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
   12b5c:	bl	fee30b8c <__assert_fail@plt+0xfee2d354>
   12b60:			; <UNDEFINED> instruction: 0xf0407fe7
   12b64:	strhcs	r8, [sl, -r3]
   12b68:	smlabbeq	r1, r7, fp, pc	; <UNPREDICTABLE>
   12b6c:	strmi	r4, [sl], -r4, lsl #13
   12b70:	ldrmi	r4, [r1], -r0, ror #12
   12b74:			; <UNDEFINED> instruction: 0xf0412b00
   12b78:	ssatmi	r8, #21, fp, lsl #8
   12b7c:	blcc	8c8e0 <__assert_fail@plt+0x890a8>
   12b80:			; <UNDEFINED> instruction: 0xe6d59317
   12b84:	ldmdble	r0!, {r1, r3, r4, r6, sl, fp, sp}^
   12b88:	msreq	SPSR_c, #164, 2	; 0x29
   12b8c:	eorlt	pc, r0, sp, asr #17
   12b90:			; <UNDEFINED> instruction: 0xf63f2b19
   12b94:			; <UNDEFINED> instruction: 0xf50daf08
   12b98:			; <UNDEFINED> instruction: 0xf8dd63c1
   12b9c:	vhadd.s8	d11, d13, d16
   12ba0:	mcr	1, 0, r6, cr8, cr11, {0}
   12ba4:	bls	1a13ec <__assert_fail@plt+0x19dbb4>
   12ba8:	addmi	r3, fp, #4194304	; 0x400000
   12bac:			; <UNDEFINED> instruction: 0xf803bf38
   12bb0:	andsvs	r4, r5, r1, lsl #22
   12bb4:	mrrccs	8, 2, r7, sl, cr12
   12bb8:	mcrrcs	8, 1, sp, r0, cr11
   12bbc:	stccs	8, cr13, [lr], #-972	; 0xfffffc34
   12bc0:	ldrsh	sp, [sl], -r1
   12bc4:	blne	1cb97e0 <__assert_fail@plt+0x1cb5fa8>
   12bc8:	strmi	lr, [sl, #-2525]	; 0xfffff623
   12bcc:	blcs	37448 <__assert_fail@plt+0x33c10>
   12bd0:	b	13f93f0 <__assert_fail@plt+0x13f5bb8>
   12bd4:	ldrls	r7, [lr], #-979	; 0xfffffc2d
   12bd8:	tstcc	r0, sp, lsl #17	; <UNPREDICTABLE>
   12bdc:	tstne	r3, #64, 4	; <UNPREDICTABLE>
   12be0:	svclt	0x001a6016
   12be4:	orrvc	pc, r9, #1325400064	; 0x4f000000
   12be8:	andscs	r2, r4, #805306369	; 0x30000001
   12bec:	ldrls	r9, [pc, #-773]	; 128ef <__assert_fail@plt+0xf0b7>
   12bf0:			; <UNDEFINED> instruction: 0xf1a4e7a9
   12bf4:	bcs	653580 <__assert_fail@plt+0x64fd48>
   12bf8:	andcs	sp, r0, #3489792	; 0x354000
   12bfc:			; <UNDEFINED> instruction: 0xf89d701a
   12c00:			; <UNDEFINED> instruction: 0xf8cd3608
   12c04:	cdp	0, 1, cr11, cr8, cr0, {1}
   12c08:			; <UNDEFINED> instruction: 0xf8dd2a10
   12c0c:	cmnlt	r3, r0, lsr #32
   12c10:	msreq	SPSR_c, r3, lsr #3
   12c14:	svclt	0x009c2919
   12c18:	sbcslt	r3, fp, #32, 22	; 0x8000
   12c1c:			; <UNDEFINED> instruction: 0xf8127013
   12c20:	blcs	2282c <__assert_fail@plt+0x1eff4>
   12c24:			; <UNDEFINED> instruction: 0xf8cdd1f4
   12c28:			; <UNDEFINED> instruction: 0xf8dfb020
   12c2c:			; <UNDEFINED> instruction: 0xf8df55d8
   12c30:	ldrbtmi	r1, [sp], #-1496	; 0xfffffa28
   12c34:	bmi	44e49c <__assert_fail@plt+0x44ac64>
   12c38:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   12c3c:			; <UNDEFINED> instruction: 0xf5054479
   12c40:	and	r7, r4, ip, lsl r5
   12c44:	svcne	0x000cf855
   12c48:			; <UNDEFINED> instruction: 0xf0012900
   12c4c:			; <UNDEFINED> instruction: 0x4620835c
   12c50:	b	1e50c18 <__assert_fail@plt+0x1e4d3e0>
   12c54:	mvnsle	r2, r0, lsl #16
   12c58:	andcc	lr, r1, #3489792	; 0x354000
   12c5c:	eorlt	pc, r0, sp, asr #17
   12c60:	ldrbne	r9, [r3, r5, lsl #6]
   12c64:	movtcs	lr, #18893	; 0x49cd
   12c68:	cfstrdcs	mvd14, [r0], {237}	; 0xed
   12c6c:			; <UNDEFINED> instruction: 0xf8cdd902
   12c70:	ldr	fp, [r0, r0, lsr #32]
   12c74:			; <UNDEFINED> instruction: 0xf47f2c28
   12c78:	stmdals	r6, {r2, r4, r7, r9, sl, fp, sp, pc}
   12c7c:	strtmi	r2, [r9], -r0, lsl #6
   12c80:	andvs	r3, r5, r1, lsl #10
   12c84:	stccs	8, cr15, [r1], {21}
   12c88:			; <UNDEFINED> instruction: 0xf0012a00
   12c8c:	bcs	a33ab0 <__assert_fail@plt+0xa30278>
   12c90:	movwcc	fp, #7944	; 0x1f08
   12c94:	bcs	a86ca8 <__assert_fail@plt+0xa83470>
   12c98:			; <UNDEFINED> instruction: 0xf103bf08
   12c9c:	blcs	1fca0 <__assert_fail@plt+0x1c468>
   12ca0:	stmdavc	ip, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   12ca4:			; <UNDEFINED> instruction: 0xf8dfe678
   12ca8:	bl	feaa0240 <__assert_fail@plt+0xfea9ca08>
   12cac:	bl	ff253dd8 <__assert_fail@plt+0xff2505a0>
   12cb0:	ldrbtmi	r0, [fp], #-2505	; 0xfffff637
   12cb4:	bl	fea23f2c <__assert_fail@plt+0xfea206f4>
   12cb8:	andsls	r0, r8, #-1879048180	; 0x9000000c
   12cbc:	mvnsgt	pc, #156, 16	; 0x9c0000
   12cc0:	ldfeqd	f7, [ip], {172}	; 0xac
   12cc4:			; <UNDEFINED> instruction: 0xf9934463
   12cc8:	ldr	r9, [r1, #-1112]	; 0xfffffba8
   12ccc:	ldrdeq	lr, [sl, -sp]
   12cd0:	stceq	0, cr15, [sl], {79}	; 0x4f
   12cd4:	blx	fe81d0de <__assert_fail@plt+0xfe8198a6>
   12cd8:	stmib	sp, {r2, r3, fp, ip, sp, lr}^
   12cdc:	blx	feb30d1e <__assert_fail@plt+0xfeb2d4e6>
   12ce0:	stmib	sp, {r0, fp, ip, sp, lr}^
   12ce4:	ble	170d0c <__assert_fail@plt+0x16d4d4>
   12ce8:	bne	ffeb9114 <__assert_fail@plt+0xffeb58dc>
   12cec:	bl	1877514 <__assert_fail@plt+0x1873cdc>
   12cf0:	andls	r0, r9, #12, 4	; 0xc0000000
   12cf4:	andcs	r9, r0, r8, lsl #18
   12cf8:	stmdavc	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12cfc:	andeq	lr, r8, #17408	; 0x4400
   12d00:	bl	103912c <__assert_fail@plt+0x10358f4>
   12d04:	bl	fec53110 <__assert_fail@plt+0xfec4f8d8>
   12d08:			; <UNDEFINED> instruction: 0xf0417fe2
   12d0c:			; <UNDEFINED> instruction: 0x46bc86fc
   12d10:	bls	1cc9d0 <__assert_fail@plt+0x1c9198>
   12d14:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   12d18:			; <UNDEFINED> instruction: 0xbc0ae9d8
   12d1c:			; <UNDEFINED> instruction: 0x0090f8d2
   12d20:	ldmib	r2, {r2, r4, r9, sl, lr}^
   12d24:	stmdane	r0, {r1, r5, r8, r9, sp}^
   12d28:	tstcs	r1, ip, ror #30
   12d2c:	bl	49b134 <__assert_fail@plt+0x4978fc>
   12d30:	bl	14d4164 <__assert_fail@plt+0x14d092c>
   12d34:	ldmib	r4, {r2, r3, r9, sl}^
   12d38:	stmib	sp, {r5, r8, r9, sp}^
   12d3c:	ldmib	r8, {r3, r4, r9, sl, ip, lr}^
   12d40:	svclt	0x006c5608
   12d44:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   12d48:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   12d4c:	tsteq	lr, r1, asr #20
   12d50:	bleq	18d9a0 <__assert_fail@plt+0x18a168>
   12d54:	bl	14e45e4 <__assert_fail@plt+0x14e0dac>
   12d58:	strtmi	r0, [r3], -r6, lsl #24
   12d5c:			; <UNDEFINED> instruction: 0xbc28e9cd
   12d60:	ldrmi	lr, [lr, #-2516]	; 0xfffff62c
   12d64:	movwcs	fp, #8040	; 0x1f68
   12d68:			; <UNDEFINED> instruction: 0xbc06e9d8
   12d6c:	movwcs	fp, #3960	; 0xf78
   12d70:	streq	lr, [r3], -r1, asr #20
   12d74:	addseq	pc, r0, r2, asr #17
   12d78:	tsteq	fp, r4, lsl fp
   12d7c:	bl	15645d0 <__assert_fail@plt+0x1560d98>
   12d80:	ldmib	sp, {r2, r3, r9}^
   12d84:	ldmib	r8, {r3, r4, r8, sl, lr}^
   12d88:	stmib	sp, {r2, sl, fp, ip, sp, pc}^
   12d8c:	ldrmi	r1, [sl], -sl, lsr #4
   12d90:			; <UNDEFINED> instruction: 0x011ce9d3
   12d94:	strmi	lr, [r2, #-2499]!	; 0xfffff63d
   12d98:	movwcs	fp, #8044	; 0x1f6c
   12d9c:	bl	41b9a4 <__assert_fail@plt+0x41816c>
   12da0:	bl	1453dd4 <__assert_fail@plt+0x145059c>
   12da4:	ldmib	sp, {r2, r3, r8, sl}^
   12da8:	b	11c1e50 <__assert_fail@plt+0x11be618>
   12dac:	stmib	sp, {r0, r1, r8}^
   12db0:	svclt	0x006c4518
   12db4:	movwcs	r2, #769	; 0x301
   12db8:			; <UNDEFINED> instruction: 0xbc20e9c2
   12dbc:	ldmib	r2, {r0, r3, r4, r8, r9, lr}^
   12dc0:			; <UNDEFINED> instruction: 0x4610bc1a
   12dc4:			; <UNDEFINED> instruction: 0x4664465b
   12dc8:			; <UNDEFINED> instruction: 0xbc2ae9dd
   12dcc:			; <UNDEFINED> instruction: 0xbc1ee9c2
   12dd0:	ldmib	r8, {r2, r5, r7, r9, sl, lr}^
   12dd4:	ldmdbne	sl, {r1, r8, sl, lr}
   12dd8:	movweq	lr, #23388	; 0x5b5c
   12ddc:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   12de0:			; <UNDEFINED> instruction: 0xbc18e9d0
   12de4:	tstcs	sl, #192, 18	; 0x300000
   12de8:	movwcs	lr, #2520	; 0x9d8
   12dec:	ldrmi	lr, [ip, #-2496]	; 0xfffff640
   12df0:	strcs	fp, [r1], #-3948	; 0xfffff094
   12df4:	strmi	r2, [r5], -r0, lsl #8
   12df8:	andeq	lr, r2, fp, lsl fp
   12dfc:	streq	lr, [r1], #-2628	; 0xfffff5bc
   12e00:	tsteq	r3, ip, asr fp
   12e04:	tsteq	r8, r5, asr #19
   12e08:	strcs	fp, [r1], #-3944	; 0xfffff098
   12e0c:			; <UNDEFINED> instruction: 0xf47f2c00
   12e10:			; <UNDEFINED> instruction: 0xf1a8ad74
   12e14:			; <UNDEFINED> instruction: 0xf1aa0338
   12e18:	tstls	r8, #33554432	; 0x2000000
   12e1c:	ldceq	0, cr15, [r0], {79}	; 0x4f
   12e20:			; <UNDEFINED> instruction: 0xf06f2301
   12e24:			; <UNDEFINED> instruction: 0xf885095c
   12e28:	strbt	r3, [r1], #-153	; 0xffffff67
   12e2c:	eorscs	r2, r8, #0, 2
   12e30:			; <UNDEFINED> instruction: 0x460d4638
   12e34:			; <UNDEFINED> instruction: 0xf7f09113
   12e38:			; <UNDEFINED> instruction: 0xf858ebba
   12e3c:			; <UNDEFINED> instruction: 0xf1aa3c38
   12e40:			; <UNDEFINED> instruction: 0xf04f0404
   12e44:			; <UNDEFINED> instruction: 0xf06f0c11
   12e48:	ldrls	r0, [r4, #-2396]	; 0xfffff6a4
   12e4c:			; <UNDEFINED> instruction: 0x461817d9
   12e50:	ldccc	8, cr15, [r4], #-352	; 0xfffffea0
   12e54:	smlabteq	ip, sp, r9, lr
   12e58:	movwls	r9, #42261	; 0xa515
   12e5c:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   12e60:	ldrpl	lr, [r0, #-2509]	; 0xfffff633
   12e64:	ldrls	r9, [r2, #-1302]	; 0xfffffaea
   12e68:	tstls	r8, #58720256	; 0x3800000
   12e6c:	bcs	28bf74 <__assert_fail@plt+0x28873c>
   12e70:			; <UNDEFINED> instruction: 0xf8ddd80c
   12e74:	ldccs	0, cr11, [r0], #-128	; 0xffffff80
   12e78:	ldrbthi	pc, [r4], #65	; 0x41	; <UNPREDICTABLE>
   12e7c:	svcmi	0x0001f810
   12e80:	eorseq	pc, r0, #164, 2	; 0x29
   12e84:	ldmible	r6!, {r0, r3, r9, fp, sp}^
   12e88:	eorlt	pc, r0, sp, asr #17
   12e8c:			; <UNDEFINED> instruction: 0xf0012b00
   12e90:	ldmib	sp, {r0, r1, r2, r3, r5, r9, sl, pc}^
   12e94:			; <UNDEFINED> instruction: 0xf1b4450a
   12e98:			; <UNDEFINED> instruction: 0xf0014f00
   12e9c:	cdpne	2, 6, cr8, cr2, cr4, {4}
   12ea0:	subls	r9, r4, #28, 24	; 0x1c00
   12ea4:	bne	ff8db700 <__assert_fail@plt+0xff8d7ec8>
   12ea8:	movtls	r9, #23558	; 0x5c06
   12eac:	orrvc	pc, sl, #1325400064	; 0x4f000000
   12eb0:	eorvs	r9, r0, r5, lsl #6
   12eb4:	stcls	6, cr14, [r6, #-284]	; 0xfffffee4
   12eb8:	streq	pc, [r8], #-426	; 0xfffffe56
   12ebc:	tsteq	ip, r8, asr r9
   12ec0:	mvneq	pc, #168, 2	; 0x2a
   12ec4:	bls	a4d42c <__assert_fail@plt+0xa49bf4>
   12ec8:	stceq	0, cr15, [r8], {79}	; 0x4f
   12ecc:	movwcs	r9, #8984	; 0x2318
   12ed0:	tsteq	r4, r5, asr #19
   12ed4:	stmib	r5, {r8, sp}^
   12ed8:			; <UNDEFINED> instruction: 0xf04f9a12
   12edc:	strvs	r0, [r9, #2324]!	; 0x914
   12ee0:	mvnvs	r6, r9, ror #11
   12ee4:	cfstrsls	mvf14, [r6], {4}
   12ee8:	stmibmi	r9, {r0, r2, r9, sp}^
   12eec:			; <UNDEFINED> instruction: 0xf8d42000
   12ef0:	ldrbtmi	r3, [r9], #-156	; 0xffffff64
   12ef4:			; <UNDEFINED> instruction: 0xf8c43301
   12ef8:			; <UNDEFINED> instruction: 0xf7f0309c
   12efc:			; <UNDEFINED> instruction: 0xf894e9dc
   12f00:			; <UNDEFINED> instruction: 0xf1a830b5
   12f04:			; <UNDEFINED> instruction: 0x46210238
   12f08:			; <UNDEFINED> instruction: 0xf1aa9218
   12f0c:	blcs	13f1c <__assert_fail@plt+0x106e4>
   12f10:	ldrhi	pc, [r6, #0]!
   12f14:			; <UNDEFINED> instruction: 0xf9c0f7ff
   12f18:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   12f1c:	stceq	0, cr15, [r4], {79}	; 0x4f
   12f20:	bllt	ff9d0f24 <__assert_fail@plt+0xff9cd6ec>
   12f24:	andcs	r9, r5, #1536	; 0x600
   12f28:			; <UNDEFINED> instruction: 0x200049ba
   12f2c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   12f30:	movwcc	r4, #5241	; 0x1479
   12f34:	adcscc	pc, r0, r4, asr #17
   12f38:	stcls	7, cr14, [r6], {223}	; 0xdf
   12f3c:	ldmibmi	r6!, {r0, r2, r9, sp}
   12f40:			; <UNDEFINED> instruction: 0xf8d42000
   12f44:	ldrbtmi	r3, [r9], #-164	; 0xffffff5c
   12f48:			; <UNDEFINED> instruction: 0xf8c43301
   12f4c:	ldrb	r3, [r4, r4, lsr #1]
   12f50:	andcs	r9, r5, #1536	; 0x600
   12f54:			; <UNDEFINED> instruction: 0x200049b1
   12f58:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   12f5c:	movwcc	r4, #5241	; 0x1479
   12f60:	adccc	pc, ip, r4, asr #17
   12f64:	smlabtcs	r0, r9, r7, lr
   12f68:			; <UNDEFINED> instruction: 0x46382238
   12f6c:	strmi	r4, [lr], -sp, lsl #12
   12f70:	tstls	r4, r3, lsl r1
   12f74:	bl	6d0f3c <__assert_fail@plt+0x6cd704>
   12f78:	movwcs	lr, #59736	; 0xe958
   12f7c:	streq	pc, [r4], #-426	; 0xfffffe56
   12f80:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
   12f84:	ldrls	r5, [r6, #-1296]	; 0xfffffaf0
   12f88:	strls	r9, [lr, #-1298]	; 0xfffffaee
   12f8c:	movwcs	lr, #51661	; 0xc9cd
   12f90:	ldceq	0, cr15, [r1], {79}	; 0x4f
   12f94:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   12f98:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   12f9c:			; <UNDEFINED> instruction: 0x960a9318
   12fa0:	bllt	fe9d0fa4 <__assert_fail@plt+0xfe9cd76c>
   12fa4:	eorscs	r2, r8, #0, 2
   12fa8:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
   12fac:			; <UNDEFINED> instruction: 0xf1a82600
   12fb0:	stmib	sp, {r3, r4, r5, r8, r9}^
   12fb4:			; <UNDEFINED> instruction: 0xf1aa560c
   12fb8:	tstls	r8, #33554432	; 0x2000000
   12fbc:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   12fc0:	b	ffd50f88 <__assert_fail@plt+0xffd4d750>
   12fc4:	mrscs	r2, SP_irq
   12fc8:			; <UNDEFINED> instruction: 0xf04f930a
   12fcc:	movwcs	r0, #3089	; 0xc11
   12fd0:			; <UNDEFINED> instruction: 0x96169515
   12fd4:			; <UNDEFINED> instruction: 0x96129511
   12fd8:			; <UNDEFINED> instruction: 0x960e9510
   12fdc:	tstne	r3, #3358720	; 0x334000
   12fe0:	bllt	fe1d0fe4 <__assert_fail@plt+0xfe1cd7ac>
   12fe4:	mrscs	r2, R8_usr
   12fe8:			; <UNDEFINED> instruction: 0x46384616
   12fec:			; <UNDEFINED> instruction: 0x460d2238
   12ff0:	strpl	lr, [ip], -sp, asr #19
   12ff4:	b	ff6d0fbc <__assert_fail@plt+0xff6cd784>
   12ff8:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   12ffc:	streq	pc, [r4], #-426	; 0xfffffe56
   13000:			; <UNDEFINED> instruction: 0x96169515
   13004:			; <UNDEFINED> instruction: 0xf1a89313
   13008:	tstls	r8, #112, 6	; 0xc0000001
   1300c:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   13010:			; <UNDEFINED> instruction: 0x96129511
   13014:			; <UNDEFINED> instruction: 0x960e9510
   13018:			; <UNDEFINED> instruction: 0xf04f9314
   1301c:	movwcs	r0, #3089	; 0xc11
   13020:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13024:			; <UNDEFINED> instruction: 0xf7ff930a
   13028:	andcs	fp, r0, #101376	; 0x18c00
   1302c:	ldrmi	r2, [r6], -r0, lsl #2
   13030:	eorscs	r4, r8, #56, 12	; 0x3800000
   13034:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   13038:			; <UNDEFINED> instruction: 0xf7f0560c
   1303c:			; <UNDEFINED> instruction: 0xf858eab8
   13040:			; <UNDEFINED> instruction: 0xf1aa3c38
   13044:	ldrls	r0, [r5, #-1028]	; 0xfffffbfc
   13048:	tstls	r3, #23068672	; 0x1600000
   1304c:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13050:	tstls	r8, #71303168	; 0x4400000
   13054:			; <UNDEFINED> instruction: 0xf8589612
   13058:	ldrls	r3, [r0, #-3124]	; 0xfffff3cc
   1305c:	ldrb	r9, [fp, lr, lsl #12]
   13060:	tstcs	r0, r8, lsr r2
   13064:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
   13068:			; <UNDEFINED> instruction: 0xf1a82600
   1306c:	stmib	sp, {r3, r4, r5, r8, r9}^
   13070:			; <UNDEFINED> instruction: 0xf1aa560c
   13074:	tstls	r8, #33554432	; 0x2000000
   13078:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1307c:	b	fe5d1044 <__assert_fail@plt+0xfe5cd80c>
   13080:	ldrls	r2, [r3, #-768]	; 0xfffffd00
   13084:	ldceq	0, cr15, [r1], {79}	; 0x4f
   13088:	ldrls	r9, [r0, #-1297]	; 0xfffffaef
   1308c:	movwls	r2, #42241	; 0xa501
   13090:	ldrls	r2, [r4], -r0, lsl #6
   13094:			; <UNDEFINED> instruction: 0x960e9612
   13098:	tstpl	r5, #3358720	; 0x334000
   1309c:	bllt	a510a0 <__assert_fail@plt+0xa4d868>
   130a0:	mrscs	r2, R8_usr
   130a4:			; <UNDEFINED> instruction: 0x46384616
   130a8:			; <UNDEFINED> instruction: 0x460d2238
   130ac:	strpl	lr, [ip], -sp, asr #19
   130b0:	b	1f51078 <__assert_fail@plt+0x1f4d840>
   130b4:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   130b8:	streq	pc, [r4], #-426	; 0xfffffe56
   130bc:			; <UNDEFINED> instruction: 0x96149513
   130c0:			; <UNDEFINED> instruction: 0xf1a89315
   130c4:	tstls	r8, #112, 6	; 0xc0000001
   130c8:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   130cc:			; <UNDEFINED> instruction: 0x96129511
   130d0:			; <UNDEFINED> instruction: 0x960e9510
   130d4:			; <UNDEFINED> instruction: 0xf04f9316
   130d8:	movwcs	r0, #3089	; 0xc11
   130dc:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   130e0:			; <UNDEFINED> instruction: 0xf7ff930a
   130e4:	andcs	fp, r0, #5120	; 0x1400
   130e8:	ldrmi	r2, [r6], -r0, lsl #2
   130ec:	eorscs	r4, r8, #56, 12	; 0x3800000
   130f0:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   130f4:			; <UNDEFINED> instruction: 0xf7f0560c
   130f8:			; <UNDEFINED> instruction: 0xf858ea5a
   130fc:			; <UNDEFINED> instruction: 0xf1aa3c38
   13100:	ldrls	r0, [r3, #-1028]	; 0xfffffbfc
   13104:	tstls	r5, #20, 12	; 0x1400000
   13108:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   1310c:	tstls	r8, #71303168	; 0x4400000
   13110:			; <UNDEFINED> instruction: 0xf8589612
   13114:	ldrls	r3, [r0, #-3124]	; 0xfffff3cc
   13118:	ldrb	r9, [fp, lr, lsl #12]
   1311c:	tstcs	r0, r8, lsr r2
   13120:			; <UNDEFINED> instruction: 0xf1aa4638
   13124:			; <UNDEFINED> instruction: 0xf7f00402
   13128:	strbmi	lr, [r1], -r2, asr #20
   1312c:	movwcs	lr, #59505	; 0xe871
   13130:	ldceq	0, cr15, [r1], {79}	; 0x4f
   13134:	tstls	r8, r0
   13138:	stmib	sp, {r8, sp}^
   1313c:	stmib	sp, {r2, r3, r8}^
   13140:			; <UNDEFINED> instruction: 0xf06f2311
   13144:	movwcs	r0, #2396	; 0x95c
   13148:	tstls	r4, r3, lsl r0
   1314c:	tstls	r6, r5, lsl r0
   13150:	tstls	lr, r0, lsl r0
   13154:			; <UNDEFINED> instruction: 0xf7ff930a
   13158:	eorscs	fp, r8, #831488	; 0xcb000
   1315c:	ldrtmi	r2, [r8], -r0, lsl #2
   13160:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13164:	b	8d112c <__assert_fail@plt+0x8cd8f4>
   13168:	ldceq	8, cr15, [r0], #-352	; 0xfffffea0
   1316c:	stcgt	8, cr15, [ip], #-352	; 0xfffffea0
   13170:	ldrdcs	pc, [r0], -r8
   13174:	svcvc	0x00e0ebbc
   13178:	ldrdcc	pc, [r4], -r8
   1317c:	mvnvc	lr, pc, asr #20
   13180:	msrhi	SPSR_sx, #65	; 0x41
   13184:			; <UNDEFINED> instruction: 0xf0414299
   13188:	blx	fe033e56 <__assert_fail@plt+0xfe03061e>
   1318c:	stmib	sp, {r1, sl, ip, sp}^
   13190:	ldmib	sp, {r2, r5, sl, ip, sp}^
   13194:	tstls	r1, r4, lsr #4
   13198:			; <UNDEFINED> instruction: 0xf1b99212
   1319c:			; <UNDEFINED> instruction: 0xf47f0f00
   131a0:			; <UNDEFINED> instruction: 0xf1aaabac
   131a4:	andcs	r0, r0, #4, 8	; 0x4000000
   131a8:	ldrmi	r2, [r1], -r0, lsl #6
   131ac:	eorls	pc, r8, sp, asr #17
   131b0:			; <UNDEFINED> instruction: 0xf1a8461a
   131b4:	stmib	sp, {r4, r5, r6, r8, r9}^
   131b8:	tstls	r8, #12, 4	; 0xc0000000
   131bc:	ldceq	0, cr15, [r1], {79}	; 0x4f
   131c0:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   131c4:	andsls	r9, r4, #-1073741820	; 0xc0000004
   131c8:	andsls	r9, r6, #1073741829	; 0x40000005
   131cc:	andls	r9, lr, #16, 2
   131d0:	blt	fe3d11d4 <__assert_fail@plt+0xfe3cd99c>
   131d4:	andeq	ip, r2, r4, lsr #13
   131d8:			; <UNDEFINED> instruction: 0x000002b4
   131dc:	andeq	r9, r1, r0, asr #25
   131e0:			; <UNDEFINED> instruction: 0x00019cb8
   131e4:	andeq	r9, r1, r2, lsl #25
   131e8:	muleq	r1, lr, fp
   131ec:	andeq	r9, r1, ip, ror fp
   131f0:	andeq	r9, r1, r2, asr fp
   131f4:	andeq	ip, r2, ip, lsl #7
   131f8:	andeq	r9, r1, ip, ror #18
   131fc:	andeq	r9, r1, lr, lsr #18
   13200:	andeq	r9, r1, sl, lsr #15
   13204:	andeq	fp, r2, r2, lsl r3
   13208:	andeq	r8, r1, r0, lsl r9
   1320c:	andeq	r9, r1, r6, lsr r6
   13210:	andeq	r8, r1, sl, asr #13
   13214:			; <UNDEFINED> instruction: 0x00018bbc
   13218:	andeq	r8, r1, sl, ror #12
   1321c:	andeq	r8, r1, ip, asr #12
   13220:	tstcs	r0, r8, lsr r2
   13224:			; <UNDEFINED> instruction: 0xf7f04638
   13228:			; <UNDEFINED> instruction: 0xf858e9c2
   1322c:			; <UNDEFINED> instruction: 0xf8584c38
   13230:			; <UNDEFINED> instruction: 0xf04fcc34
   13234:			; <UNDEFINED> instruction: 0xf8d80e00
   13238:	bl	fef1b240 <__assert_fail@plt+0xfef17a08>
   1323c:			; <UNDEFINED> instruction: 0xf8d87fe4
   13240:	b	13df258 <__assert_fail@plt+0x13dba20>
   13244:			; <UNDEFINED> instruction: 0xf04171e2
   13248:	addsmi	r8, r9, #160, 4
   1324c:	rsbhi	pc, sl, #65	; 0x41
   13250:	strcc	pc, [r2], #-2948	; 0xfffff47c
   13254:	strtcc	lr, [r2], #-2509	; 0xfffff633
   13258:	eorne	lr, r2, #3620864	; 0x374000
   1325c:	tstls	r1, r3, ror r6
   13260:	blcs	37ab0 <__assert_fail@plt+0x34278>
   13264:	blge	1290468 <__assert_fail@plt+0x128cc30>
   13268:	rsbseq	pc, r0, r8, lsr #3
   1326c:	andcs	r2, r0, #0, 2
   13270:	streq	pc, [r4], #-426	; 0xfffffe56
   13274:	andne	lr, ip, #3358720	; 0x334000
   13278:			; <UNDEFINED> instruction: 0xf8cd9018
   1327c:	ldr	lr, [sp, r8, lsr #32]
   13280:	tstcs	r0, r8, lsr r2
   13284:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
   13288:			; <UNDEFINED> instruction: 0xf1a82600
   1328c:	stmib	sp, {r3, r4, r5, r8, r9}^
   13290:			; <UNDEFINED> instruction: 0xf1aa560c
   13294:	tstls	r8, #33554432	; 0x2000000
   13298:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1329c:	stmib	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   132a0:			; <UNDEFINED> instruction: 0xf04f2300
   132a4:	movwls	r0, #44049	; 0xac11
   132a8:	movwcs	r9, #5395	; 0x1513
   132ac:	tstls	r0, #20, 12	; 0x1400000
   132b0:	ldrls	r2, [r5, #-768]	; 0xfffffd00
   132b4:	ldrls	r9, [r1, #-1558]	; 0xfffff9ea
   132b8:	movwls	r9, #58898	; 0xe612
   132bc:	blt	6512c0 <__assert_fail@plt+0x64da88>
   132c0:	mrscs	r2, R8_usr
   132c4:			; <UNDEFINED> instruction: 0x46384616
   132c8:			; <UNDEFINED> instruction: 0x460d2238
   132cc:	strpl	lr, [ip], -sp, asr #19
   132d0:	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   132d4:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   132d8:	streq	pc, [r4], #-426	; 0xfffffe56
   132dc:			; <UNDEFINED> instruction: 0x96149513
   132e0:			; <UNDEFINED> instruction: 0xf1a89310
   132e4:	tstls	r8, #112, 6	; 0xc0000001
   132e8:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   132ec:			; <UNDEFINED> instruction: 0x96169515
   132f0:			; <UNDEFINED> instruction: 0x96129511
   132f4:			; <UNDEFINED> instruction: 0xf04f930e
   132f8:	movwcs	r0, #3089	; 0xc11
   132fc:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13300:			; <UNDEFINED> instruction: 0xf7ff930a
   13304:			; <UNDEFINED> instruction: 0xf858b9f5
   13308:	blls	1ae650 <__assert_fail@plt+0x1aae18>
   1330c:			; <UNDEFINED> instruction: 0xf8932e03
   13310:	vqadd.u8	d19, d17, d21
   13314:	blcs	335f4 <__assert_fail@plt+0x2fdbc>
   13318:			; <UNDEFINED> instruction: 0x81b6f041
   1331c:	urdeqdp	f7, #0.0
   13320:	orrvc	pc, ip, #168, 10	; 0x2a000000
   13324:			; <UNDEFINED> instruction: 0xf1aa9318
   13328:	ldm	lr!, {r1, r3, sl}
   1332c:			; <UNDEFINED> instruction: 0xf04f000f
   13330:	cdpls	12, 0, cr0, cr6, cr14, {0}
   13334:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13338:	blge	6cd8a0 <__assert_fail@plt+0x6ca068>
   1333c:	streq	pc, [r0, #-262]!	; 0xfffffefa
   13340:	ldm	lr, {r0, r1, r2, r3, r8, sl, lr, pc}
   13344:	ldmib	r8, {r0, r1}^
   13348:	stm	r5, {r1, r8, r9, sp}
   1334c:	stmib	r6, {r0, r1}^
   13350:	stmib	r6, {r1, r2, r3, r8, r9, fp, sp, pc}^
   13354:			; <UNDEFINED> instruction: 0xf7ff2310
   13358:			; <UNDEFINED> instruction: 0xf1aab9cb
   1335c:	ldmdb	r8, {r1, r2, sl}^
   13360:	ldmib	r8, {r1, r3, r4, r8}^
   13364:			; <UNDEFINED> instruction: 0xf1a89a02
   13368:	stcls	3, cr0, [r6, #-672]	; 0xfffffd60
   1336c:	stceq	0, cr15, [lr], {79}	; 0x4f
   13370:	stmib	r5, {r3, r4, r8, r9, ip, pc}^
   13374:			; <UNDEFINED> instruction: 0xf06f9a10
   13378:	stmib	r5, {r2, r3, r4, r6, r8, fp}^
   1337c:			; <UNDEFINED> instruction: 0xf7ff010e
   13380:	ldmdb	r8, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
   13384:	strbmi	r0, [r3], -lr, lsl #2
   13388:	ldmdbcs	r0!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}^
   1338c:	streq	pc, [r4], #-426	; 0xfffffe56
   13390:			; <UNDEFINED> instruction: 0xf04f9d06
   13394:			; <UNDEFINED> instruction: 0xf06f0c0d
   13398:	tstls	r8, #92, 18	; 0x170000
   1339c:	stmib	r5, {r0, r8, r9, sp}^
   133a0:			; <UNDEFINED> instruction: 0x612a0102
   133a4:	adcscc	pc, ip, r5, lsl #17
   133a8:	stmiblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   133ac:	tstcs	r0, r6, lsl #20
   133b0:	ldccc	8, cr15, [r8], #-352	; 0xfffffea0
   133b4:			; <UNDEFINED> instruction: 0xf1aa2000
   133b8:			; <UNDEFINED> instruction: 0xf04f0404
   133bc:	stmib	r2, {r0, r2, r3, sl, fp}^
   133c0:			; <UNDEFINED> instruction: 0xf06f0102
   133c4:			; <UNDEFINED> instruction: 0xf1a8095c
   133c8:	tstvs	r3, r0, ror r1
   133cc:			; <UNDEFINED> instruction: 0xf7ff9118
   133d0:	smlabbcs	r0, pc, r9, fp	; <UNPREDICTABLE>
   133d4:			; <UNDEFINED> instruction: 0x46382238
   133d8:			; <UNDEFINED> instruction: 0xf1a8460d
   133dc:	tstls	r3, r8, lsr r3
   133e0:			; <UNDEFINED> instruction: 0xf1aa9318
   133e4:	tstls	r4, r2, lsl #8
   133e8:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   133ec:	ldm	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   133f0:	movwcs	r2, #513	; 0x201
   133f4:	ldceq	0, cr15, [r1], {79}	; 0x4f
   133f8:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
   133fc:	ldrls	r5, [r6, #-1296]	; 0xfffffaf0
   13400:	strls	r9, [lr, #-1298]	; 0xfffffaee
   13404:	stmib	sp, {r1, r3, r8, sl, ip, pc}^
   13408:			; <UNDEFINED> instruction: 0xf7ff230c
   1340c:			; <UNDEFINED> instruction: 0xf04fb971
   13410:			; <UNDEFINED> instruction: 0xf04f32ff
   13414:			; <UNDEFINED> instruction: 0x465433ff
   13418:	ldceq	0, cr15, [r9], {79}	; 0x4f
   1341c:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13420:	rsbhi	pc, r0, sp, asr #17
   13424:	movwcs	lr, #2503	; 0x9c7
   13428:	stmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1342c:	ldmdb	r8, {r1, r2, fp, ip, pc}^
   13430:			; <UNDEFINED> instruction: 0xf8d8120e
   13434:	ldmib	r0, {ip, sp}^
   13438:	stmib	sp, {r5, sl, fp, ip, sp, pc}^
   1343c:	blcs	17cec <__assert_fail@plt+0x144b4>
   13440:	andne	lr, ip, #88, 18	; 0x160000
   13444:			; <UNDEFINED> instruction: 0xbc3ae9cd
   13448:			; <UNDEFINED> instruction: 0xbc1ee9d0
   1344c:	eorne	lr, ip, #3358720	; 0x334000
   13450:	andne	lr, sl, #88, 18	; 0x160000
   13454:			; <UNDEFINED> instruction: 0xbc38e9cd
   13458:			; <UNDEFINED> instruction: 0xbc1ce9d0
   1345c:	eorne	lr, lr, #3358720	; 0x334000
   13460:	andne	lr, r8, #88, 18	; 0x160000
   13464:			; <UNDEFINED> instruction: 0xbc18e9cd
   13468:			; <UNDEFINED> instruction: 0xbc1ae9d0
   1346c:	eorsne	lr, r0, #3358720	; 0x334000
   13470:	andne	lr, r6, #88, 18	; 0x160000
   13474:			; <UNDEFINED> instruction: 0xbc36e9cd
   13478:			; <UNDEFINED> instruction: 0xbc18e9d0
   1347c:	eorsne	lr, r2, #3358720	; 0x334000
   13480:	andne	lr, r4, #88, 18	; 0x160000
   13484:	strmi	lr, [r2, #-2512]!	; 0xfffff630
   13488:			; <UNDEFINED> instruction: 0xbc28e9cd
   1348c:	eorsne	lr, r4, #3358720	; 0x334000
   13490:	stcne	8, cr15, [r8], {88}	; 0x58
   13494:			; <UNDEFINED> instruction: 0x2090f8d0
   13498:	eorshi	pc, lr, r1, asr #5
   1349c:	ldmdane	r2, {r1, r2, r9, sl, fp, ip, pc}^
   134a0:			; <UNDEFINED> instruction: 0xbc34e9dd
   134a4:	svclt	0x006c4633
   134a8:	movwcs	r2, #769	; 0x301
   134ac:	tsteq	fp, r4, lsl fp
   134b0:	addscs	pc, r0, r6, asr #17
   134b4:	andeq	lr, ip, #87040	; 0x15400
   134b8:			; <UNDEFINED> instruction: 0xbc3ae9dd
   134bc:	eorsne	lr, r4, #3358720	; 0x334000
   134c0:	andcs	fp, r1, #104, 30	; 0x1a0
   134c4:	teqeq	r2, sp	; <illegal shifter operand>
   134c8:	andcs	fp, r0, #120, 30	; 0x1e0
   134cc:	bl	6e4120 <__assert_fail@plt+0x6e08e8>
   134d0:	bl	17144d8 <__assert_fail@plt+0x1710ca0>
   134d4:	ldmib	sp, {r0, r8, sl}^
   134d8:	stmib	sp, {r3, r4, r5, sl, fp, ip, sp, pc}^
   134dc:	ldmib	sp, {r1, r4, r5, r8, sl, lr}^
   134e0:	svclt	0x006c4530
   134e4:	andcs	r2, r0, #268435456	; 0x10000000
   134e8:	bl	6e413c <__assert_fail@plt+0x6e0904>
   134ec:	bl	1713504 <__assert_fail@plt+0x170fccc>
   134f0:	ldmib	sp, {r0, r2, r8}^
   134f4:	stmib	sp, {r3, r4, sl, fp, ip, sp, pc}^
   134f8:	ldmib	sp, {r4, r5, r8}^
   134fc:	svclt	0x006c012e
   13500:	andcs	r2, r0, #268435456	; 0x10000000
   13504:	bl	6e4158 <__assert_fail@plt+0x6e0920>
   13508:	bl	1714510 <__assert_fail@plt+0x1710cd8>
   1350c:	ldmib	sp, {r0, r8, sl}^
   13510:	stmib	sp, {r1, r2, r4, r5, r8}^
   13514:	ldmib	sp, {r3, r4, r8, sl, lr}^
   13518:	svclt	0x006c452c
   1351c:	andcs	r2, r0, #268435456	; 0x10000000
   13520:	bl	424174 <__assert_fail@plt+0x42093c>
   13524:	bl	145613c <__assert_fail@plt+0x1452904>
   13528:	ldmib	sp, {r0, r2, sl, fp}^
   1352c:	stmib	sp, {r3, r5, r8, sl, lr}^
   13530:	ldmib	sp, {r2, r3, r5, sl, fp, ip, sp, pc}^
   13534:	svclt	0x006cbc2a
   13538:	andcs	r2, r0, #268435456	; 0x10000000
   1353c:	bl	524190 <__assert_fail@plt+0x520958>
   13540:	ldrtmi	r0, [r2], -fp
   13544:	tsteq	ip, r5, asr fp
   13548:	smlawteq	r8, sp, r9, lr
   1354c:	teqeq	r2, sp	; <illegal shifter operand>
   13550:			; <UNDEFINED> instruction: 0x5634e9dd
   13554:	movwcs	fp, #8040	; 0x1f68
   13558:			; <UNDEFINED> instruction: 0xbc2ce9dd
   1355c:	smlawteq	r0, r2, r9, lr
   13560:	teqeq	r0, sp	; <illegal shifter operand>
   13564:	strtpl	lr, [r2], -r2, asr #19
   13568:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   1356c:	tsteq	lr, r2, asr #19
   13570:	ldrdeq	lr, [r8, -sp]!
   13574:	ldrmi	lr, [ip, #-2498]	; 0xfffff63e
   13578:			; <UNDEFINED> instruction: 0xbc1ae9c2
   1357c:	tsteq	r8, r2, asr #19
   13580:			; <UNDEFINED> instruction: 0xf47f2b00
   13584:	bls	1bdc74 <__assert_fail@plt+0x1ba43c>
   13588:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   1358c:	streq	pc, [r4], #-426	; 0xfffffe56
   13590:			; <UNDEFINED> instruction: 0xf04f9318
   13594:	movwcs	r0, #7184	; 0x1c10
   13598:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1359c:	addscc	pc, r9, r2, lsl #17
   135a0:	stmialt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   135a4:			; <UNDEFINED> instruction: 0xf1a89b06
   135a8:			; <UNDEFINED> instruction: 0xf1030570
   135ac:	cfstrsgt	mvf0, [pc, #-128]	; 13534 <__assert_fail@plt+0xfcfc>
   135b0:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   135b4:	ldmdb	r8, {r0, r1}^
   135b8:	rsbmi	r5, sl, #12, 12	; 0xc00000
   135bc:	andeq	lr, r3, r4, lsl #17
   135c0:	bl	19ba5e0 <__assert_fail@plt+0x19b6da8>
   135c4:			; <UNDEFINED> instruction: 0xf1b60346
   135c8:	svclt	0x00084f00
   135cc:	stmib	r4, {r8, sl, fp, sp}^
   135d0:			; <UNDEFINED> instruction: 0xf43f230e
   135d4:	ldmib	r8, {r1, r4, r7, r8, fp, sp, pc}^
   135d8:	subsmi	r2, r0, #134217728	; 0x8000000
   135dc:	cmpeq	r3, r3, ror #22
   135e0:	svcmi	0x0000f1b3
   135e4:	bcs	4320c <__assert_fail@plt+0x3f9d4>
   135e8:	tsteq	r0, r4, asr #19
   135ec:	stmibge	r5, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   135f0:			; <UNDEFINED> instruction: 0x03a8f1a8
   135f4:	streq	pc, [r6], #-426	; 0xfffffe56
   135f8:	stceq	0, cr15, [pc], {79}	; 0x4f
   135fc:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13600:			; <UNDEFINED> instruction: 0xf7ff9318
   13604:	andcs	fp, r0, #7667712	; 0x750000
   13608:	ldrmi	r2, [r6], -r0, lsl #2
   1360c:	eorscs	r4, r8, #56, 12	; 0x3800000
   13610:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   13614:			; <UNDEFINED> instruction: 0xf7ef560c
   13618:			; <UNDEFINED> instruction: 0xf858efca
   1361c:			; <UNDEFINED> instruction: 0xf1aa3c38
   13620:	ldrls	r0, [r3, #-1028]	; 0xfffffbfc
   13624:	tstls	r0, #20, 12	; 0x1400000
   13628:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   1362c:	tstls	r8, #88080384	; 0x5400000
   13630:			; <UNDEFINED> instruction: 0xf8589616
   13634:	ldrls	r3, [r1, #-3124]	; 0xfffff3cc
   13638:			; <UNDEFINED> instruction: 0xe65b9612
   1363c:	andcs	r2, r0, #0, 2
   13640:	movwcs	r4, #1544	; 0x608
   13644:	cmnvs	fp, #17825792	; 0x1100000
   13648:	eorseq	pc, r8, #168, 2	; 0x2a
   1364c:	andsls	r9, r8, #671088640	; 0x28000000
   13650:	andcs	r2, r1, #0, 6
   13654:	streq	pc, [r2], #-426	; 0xfffffe56
   13658:	ldceq	0, cr15, [r1], {79}	; 0x4f
   1365c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13660:	smlabteq	ip, sp, r9, lr
   13664:	tstls	r4, r3, lsl r0
   13668:	tstls	r6, r5, lsl r0
   1366c:	tstls	r2, r1, lsl r0
   13670:	tstls	lr, r0, lsl r0
   13674:	movwcs	lr, #2503	; 0x9c7
   13678:	ldmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1367c:	movwcs	lr, #51544	; 0xc958
   13680:	strcs	r2, [r0], -r0, lsl #10
   13684:			; <UNDEFINED> instruction: 0xf1a82100
   13688:			; <UNDEFINED> instruction: 0xf1aa0070
   1368c:			; <UNDEFINED> instruction: 0xf04f0404
   13690:			; <UNDEFINED> instruction: 0xf06f0c11
   13694:	stmib	sp, {r2, r3, r4, r6, r8, fp}^
   13698:	andsls	r5, r8, ip, lsl #12
   1369c:	stmib	r7, {r0, r1, r4, r8, sl, ip, pc}^
   136a0:	ldrls	r2, [r4], -r0, lsl #6
   136a4:			; <UNDEFINED> instruction: 0x96169515
   136a8:			; <UNDEFINED> instruction: 0x96129511
   136ac:			; <UNDEFINED> instruction: 0x960e9510
   136b0:	tstls	sl, r9, ror r3
   136b4:	ldmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   136b8:	movwcs	lr, #59736	; 0xe958
   136bc:	stcls	7, cr14, [r6], {224}	; 0xe0
   136c0:	ldmdb	r8, {r1, r2, r6, r7, r9, sl, lr}^
   136c4:			; <UNDEFINED> instruction: 0xf1a8bc1a
   136c8:	ldm	lr!, {r3, r5, r7, r8, sl}
   136cc:	cps	#15
   136d0:	strtls	r0, [r8], #-1568	; 0xfffff9e0
   136d4:			; <UNDEFINED> instruction: 0xbc10e9c4
   136d8:	streq	pc, [r6], #-426	; 0xfffffe56
   136dc:			; <UNDEFINED> instruction: 0xf04f9518
   136e0:	ldmdb	r8, {r1, r2, r3, sl, fp}^
   136e4:	vstmdbls	r8!, {s18-s31}
   136e8:	bls	3cde04 <__assert_fail@plt+0x3ca5cc>
   136ec:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   136f0:	ldm	lr, {r0, r1, r2, r3, r9, sl, lr, pc}
   136f4:	stm	r6, {r0, r1}
   136f8:			; <UNDEFINED> instruction: 0xf7fe0003
   136fc:			; <UNDEFINED> instruction: 0x4643bff9
   13700:	tsteq	ip, r8, asr r9
   13704:			; <UNDEFINED> instruction: 0xf1aa9d06
   13708:	ldmda	r3!, {r2, sl}^
   1370c:			; <UNDEFINED> instruction: 0xf04f891c
   13710:	stmib	r5, {r1, r2, r3, sl, fp}^
   13714:	stmib	r5, {r4, r8}^
   13718:			; <UNDEFINED> instruction: 0xf06f890e
   1371c:	tstls	r8, #92, 18	; 0x170000
   13720:	svclt	0x00e6f7fe
   13724:	strbmi	r9, [r6], r6, lsl #24
   13728:			; <UNDEFINED> instruction: 0xbc2ae958
   1372c:	strbeq	pc, [r0, #424]!	; 0x1a8	; <UNPREDICTABLE>
   13730:			; <UNDEFINED> instruction: 0x000fe8be
   13734:	strteq	pc, [r0], -r4, lsl #2
   13738:	stmib	r4, {r3, r5, sl, ip, pc}^
   1373c:			; <UNDEFINED> instruction: 0xf1aabc0e
   13740:	ldrls	r0, [r8, #-1032]	; 0xfffffbf8
   13744:	stceq	0, cr15, [lr], {79}	; 0x4f
   13748:	bls	6cdcb0 <__assert_fail@plt+0x6ca478>
   1374c:	stmib	r5, {r3, r5, r8, sl, fp, ip, pc}^
   13750:			; <UNDEFINED> instruction: 0xf06f9a10
   13754:			; <UNDEFINED> instruction: 0xc60f095c
   13758:	muleq	r3, lr, r8
   1375c:	andeq	lr, r3, r6, lsl #17
   13760:	svclt	0x00c6f7fe
   13764:	streq	pc, [r4], #-426	; 0xfffffe56
   13768:	tsteq	lr, r8, asr r9
   1376c:	bls	cded4 <__assert_fail@plt+0xca69c>
   13770:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13774:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
   13778:			; <UNDEFINED> instruction: 0xf04f230c
   1377c:	cfsh32ls	mvfx4, mvfx6, #0
   13780:			; <UNDEFINED> instruction: 0xf1d22400
   13784:	ldmdb	r8, {r8, r9, fp}^
   13788:	bl	18d3c00 <__assert_fail@plt+0x18d03c8>
   1378c:	adcmi	r0, fp, #17152	; 0x4300
   13790:	adcmi	fp, r2, #8, 30
   13794:			; <UNDEFINED> instruction: 0xbc10e9c6
   13798:	smlabteq	lr, r6, r9, lr
   1379c:	stmiage	sp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   137a0:	movwcs	lr, #10712	; 0x29d8
   137a4:	bl	18e40ec <__assert_fail@plt+0x18e08b4>
   137a8:	adcmi	r0, fp, #-1073741808	; 0xc0000010
   137ac:	adcmi	fp, r2, #8, 30
   137b0:	smlabteq	sl, r6, r9, lr
   137b4:	stmiage	r1!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   137b8:			; <UNDEFINED> instruction: 0x3010f8d8
   137bc:	adceq	pc, r8, #168, 2	; 0x2a
   137c0:	streq	pc, [r6], #-426	; 0xfffffe56
   137c4:	stceq	0, cr15, [lr], {79}	; 0x4f
   137c8:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   137cc:	teqvs	r3, #24, 4	; 0x80000001
   137d0:	svclt	0x008ef7fe
   137d4:	movwcs	lr, #10712	; 0x29d8
   137d8:	subsmi	r9, r0, #6, 28	; 0x60
   137dc:			; <UNDEFINED> instruction: 0xbc1ae958
   137e0:	cmpeq	r3, r3, ror #22
   137e4:	svcmi	0x0000f1b3
   137e8:	smlabteq	sl, r6, r9, lr
   137ec:	bcs	43414 <__assert_fail@plt+0x3fbdc>
   137f0:	tsteq	lr, r8, asr r9
   137f4:			; <UNDEFINED> instruction: 0xbc10e9c6
   137f8:	smlabteq	lr, r6, r9, lr
   137fc:	ldmdage	sp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   13800:			; <UNDEFINED> instruction: 0x3010f8d8
   13804:	adceq	pc, r8, #168, 2	; 0x2a
   13808:	streq	pc, [r6], #-426	; 0xfffffe56
   1380c:	stceq	0, cr15, [lr], {79}	; 0x4f
   13810:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13814:	teqvs	r3, #24, 4	; 0x80000001
   13818:	svclt	0x006af7fe
   1381c:	tstcs	r0, r8, lsr r2
   13820:			; <UNDEFINED> instruction: 0xf1aa4638
   13824:			; <UNDEFINED> instruction: 0xf7ef0402
   13828:	strbmi	lr, [r1], -r2, asr #29
   1382c:	movwcs	lr, #59505	; 0xe871
   13830:			; <UNDEFINED> instruction: 0xf04f2000
   13834:	tstls	r8, r3, lsl ip
   13838:	stmib	sp, {r8, sp}^
   1383c:	ldrbt	r0, [lr], #-268	; 0xfffffef4
   13840:	eorscs	r2, r8, #0, 2
   13844:			; <UNDEFINED> instruction: 0x460d4638
   13848:			; <UNDEFINED> instruction: 0xf1aa9113
   1384c:	tstls	r4, r4, lsl #8
   13850:	cdp	7, 10, cr15, cr12, cr15, {7}
   13854:	movwcs	lr, #51544	; 0xc958
   13858:	ldceq	0, cr15, [r2], {79}	; 0x4f
   1385c:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13860:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
   13864:	stmib	sp, {r4, r8, sl, ip, lr}^
   13868:			; <UNDEFINED> instruction: 0xf1a8230c
   1386c:	ldrls	r0, [r6, #-880]	; 0xfffffc90
   13870:	strls	r9, [lr, #-1298]	; 0xfffffaee
   13874:	strls	r9, [sl, #-792]	; 0xfffffce8
   13878:	svclt	0x003af7fe
   1387c:	mrscs	r2, R8_usr
   13880:			; <UNDEFINED> instruction: 0x46384616
   13884:			; <UNDEFINED> instruction: 0x460d2238
   13888:	strpl	lr, [ip], -sp, asr #19
   1388c:	cdp	7, 8, cr15, cr14, cr15, {7}
   13890:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   13894:	streq	pc, [r4], #-426	; 0xfffffe56
   13898:	ldceq	0, cr15, [r2], {79}	; 0x4f
   1389c:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   138a0:	tstls	r3, #88080384	; 0x5400000
   138a4:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   138a8:			; <UNDEFINED> instruction: 0xf8589318
   138ac:	ldrls	r3, [r6], -ip, lsr #24
   138b0:	tstls	r4, #71303168	; 0x4400000
   138b4:	ldrls	r2, [r2], -r0, lsl #6
   138b8:			; <UNDEFINED> instruction: 0x960e9510
   138bc:			; <UNDEFINED> instruction: 0xf7fe930a
   138c0:	andcs	fp, r0, #23, 30	; 0x5c
   138c4:	ldrmi	r2, [r6], -r0, lsl #2
   138c8:	eorscs	r4, r8, #56, 12	; 0x3800000
   138cc:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   138d0:			; <UNDEFINED> instruction: 0xf7ef560c
   138d4:			; <UNDEFINED> instruction: 0xf858ee6c
   138d8:			; <UNDEFINED> instruction: 0xf1aa3c30
   138dc:			; <UNDEFINED> instruction: 0xf04f0404
   138e0:			; <UNDEFINED> instruction: 0xf04f0c12
   138e4:	ldrls	r0, [r3, #-2364]	; 0xfffff6c4
   138e8:			; <UNDEFINED> instruction: 0xf1a89315
   138ec:	tstls	r8, #112, 6	; 0xc0000001
   138f0:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   138f4:	ldrls	r9, [r1, #-1556]	; 0xfffff9ec
   138f8:	movwcs	r9, #790	; 0x316
   138fc:	ldrls	r9, [r0, #-1554]	; 0xfffff9ee
   13900:	movwls	r9, #42510	; 0xa60e
   13904:	mrclt	7, 7, APSR_nzcv, cr4, cr14, {7}
   13908:	tstcs	r0, r8, lsr r2
   1390c:			; <UNDEFINED> instruction: 0xf04f4638
   13910:			; <UNDEFINED> instruction: 0xf7ef0900
   13914:			; <UNDEFINED> instruction: 0xf858ee4c
   13918:			; <UNDEFINED> instruction: 0xf8580c30
   1391c:			; <UNDEFINED> instruction: 0xf8d8cc2c
   13920:	bl	fef1b928 <__assert_fail@plt+0xfef180f0>
   13924:			; <UNDEFINED> instruction: 0xf8d87fe0
   13928:	b	13df940 <__assert_fail@plt+0x13dc108>
   1392c:			; <UNDEFINED> instruction: 0xf04071e2
   13930:	addsmi	r8, r9, #250609664	; 0xef00000
   13934:	ldrthi	pc, [sl], r0, asr #32	; <UNPREDICTABLE>
   13938:	strcc	pc, [r2], #-2944	; 0xfffff480
   1393c:	strtcc	lr, [r6], #-2509	; 0xfffff633
   13940:	eorne	lr, r6, #3620864	; 0x374000
   13944:	andsls	r9, r2, #1073741828	; 0x40000004
   13948:	svceq	0x0000f1b9
   1394c:	svcge	0x00d5f47e
   13950:	movwcs	r2, #512	; 0x200
   13954:			; <UNDEFINED> instruction: 0xf8cd4611
   13958:	ldrmi	r9, [sl], -r8, lsr #32
   1395c:	streq	pc, [r4], #-426	; 0xfffffe56
   13960:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13964:	ldceq	0, cr15, [r2], {79}	; 0x4f
   13968:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1396c:	andne	lr, ip, #3358720	; 0x334000
   13970:	tstls	r3, r8, lsl r3
   13974:	tstls	r5, r4, lsl r2
   13978:	tstls	r0, r6, lsl r2
   1397c:			; <UNDEFINED> instruction: 0xf7fe920e
   13980:	andcs	fp, r0, #2928	; 0xb70
   13984:	ldrmi	r2, [r6], -r0, lsl #2
   13988:	eorscs	r4, r8, #56, 12	; 0x3800000
   1398c:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   13990:			; <UNDEFINED> instruction: 0xf7ef560c
   13994:			; <UNDEFINED> instruction: 0xf858ee0c
   13998:			; <UNDEFINED> instruction: 0xf1aa3c30
   1399c:			; <UNDEFINED> instruction: 0xf04f0404
   139a0:			; <UNDEFINED> instruction: 0xf04f0c12
   139a4:	ldrls	r0, [r3, #-2364]	; 0xfffff6c4
   139a8:			; <UNDEFINED> instruction: 0xf1a89310
   139ac:	tstls	r8, #112, 6	; 0xc0000001
   139b0:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   139b4:	ldrls	r9, [r5, #-1556]	; 0xfffff9ec
   139b8:	movwcs	r9, #782	; 0x30e
   139bc:	ldrls	r9, [r1, #-1558]	; 0xfffff9ea
   139c0:	movwls	r9, #42514	; 0xa612
   139c4:	mrclt	7, 4, APSR_nzcv, cr4, cr14, {7}
   139c8:	movwcs	lr, #51544	; 0xc958
   139cc:	strcs	r2, [r0], -r0, lsl #10
   139d0:			; <UNDEFINED> instruction: 0xf1a82100
   139d4:			; <UNDEFINED> instruction: 0xf1aa0070
   139d8:			; <UNDEFINED> instruction: 0xf04f0404
   139dc:			; <UNDEFINED> instruction: 0xf04f0c12
   139e0:	stmib	sp, {r2, r3, r4, r5, r8, fp}^
   139e4:	andsls	r5, r8, ip, lsl #12
   139e8:	stmib	r7, {r0, r1, r4, r8, sl, ip, pc}^
   139ec:	ldrls	r2, [r4], -r0, lsl #6
   139f0:			; <UNDEFINED> instruction: 0x96169515
   139f4:			; <UNDEFINED> instruction: 0x96129511
   139f8:			; <UNDEFINED> instruction: 0x960e9510
   139fc:	tstls	sl, r9, ror r3
   13a00:	mrclt	7, 3, APSR_nzcv, cr6, cr14, {7}
   13a04:	tsteq	ip, r8, asr r9
   13a08:	ldrt	r4, [sp], #1603	; 0x643
   13a0c:	andcc	lr, r2, #216, 18	; 0x360000
   13a10:	tstmi	r0, r3, lsl r1	; <UNPREDICTABLE>
   13a14:			; <UNDEFINED> instruction: 0xf1429142
   13a18:	subls	r0, r3, #0, 4
   13a1c:	subne	lr, r2, #3620864	; 0x374000
   13a20:	svclt	0x00082a01
   13a24:			; <UNDEFINED> instruction: 0xf4be2900
   13a28:	eorsvs	sl, fp, r8, ror #30
   13a2c:	streq	pc, [r2], #-426	; 0xfffffe56
   13a30:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13a34:	ldceq	0, cr15, [r6], {79}	; 0x4f
   13a38:			; <UNDEFINED> instruction: 0xf06f9318
   13a3c:	movwcs	r0, #2395	; 0x95b
   13a40:			; <UNDEFINED> instruction: 0xf7fe607b
   13a44:	stcls	14, cr11, [r6], {85}	; 0x55
   13a48:	andcs	r2, r0, r5, lsl #4
   13a4c:	ldrdne	pc, [ip], r4	; <UNPREDICTABLE>
   13a50:			; <UNDEFINED> instruction: 0x309cf8d4
   13a54:			; <UNDEFINED> instruction: 0xf8c43101
   13a58:			; <UNDEFINED> instruction: 0xf8df10ac
   13a5c:	movwcc	r1, #7500	; 0x1d4c
   13a60:	addscc	pc, ip, r4, asr #17
   13a64:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13a68:	tstls	r8, #2030043136	; 0x79000000
   13a6c:	stc	7, cr15, [r2], #-956	; 0xfffffc44
   13a70:	umlalscc	pc, r5, r4, r8	; <UNPREDICTABLE>
   13a74:			; <UNDEFINED> instruction: 0xf1aa4621
   13a78:	blcs	14a88 <__assert_fail@plt+0x11250>
   13a7c:	bge	12d0c80 <__assert_fail@plt+0x12cd448>
   13a80:	stceq	0, cr15, [r4], {79}	; 0x4f
   13a84:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13a88:	mrclt	7, 1, APSR_nzcv, cr2, cr14, {7}
   13a8c:			; <UNDEFINED> instruction: 0xf1a89e06
   13a90:	ldm	r8, {r4, r5, r6, r9}
   13a94:	strcs	r0, [r1, #-3]
   13a98:	andcs	r9, r5, #24, 4	; 0x80000001
   13a9c:	cmpcc	r8, #53477376	; 0x3300000
   13aa0:	streq	pc, [r4], #-426	; 0xfffffe56
   13aa4:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13aa8:	andeq	lr, r3, r3, lsl #17
   13aac:			; <UNDEFINED> instruction: 0xf8df2000
   13ab0:			; <UNDEFINED> instruction: 0xf8861cfc
   13ab4:	ldrbtmi	r5, [r9], #-152	; 0xffffff68
   13ab8:	bl	fff51a7c <__assert_fail@plt+0xfff4e244>
   13abc:	umlalscc	pc, r5, r6, r8	; <UNPREDICTABLE>
   13ac0:	stceq	0, cr15, [r2], {79}	; 0x4f
   13ac4:			; <UNDEFINED> instruction: 0xf43e2b00
   13ac8:			; <UNDEFINED> instruction: 0x4631ae13
   13acc:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13ad0:	blx	ff8d1ad2 <__assert_fail@plt+0xff8ce29a>
   13ad4:	stceq	0, cr15, [r2], {79}	; 0x4f
   13ad8:	mcrlt	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   13adc:	andcc	lr, r2, #216, 18	; 0x360000
   13ae0:	tstmi	r0, r3, lsl r1	; <UNPREDICTABLE>
   13ae4:			; <UNDEFINED> instruction: 0xf1429140
   13ae8:	subls	r0, r1, #0, 4
   13aec:	subne	lr, r0, #3620864	; 0x374000
   13af0:	svclt	0x00082a01
   13af4:			; <UNDEFINED> instruction: 0xf4be2900
   13af8:	eorsvs	sl, fp, r0, lsl #30
   13afc:	streq	pc, [r2], #-426	; 0xfffffe56
   13b00:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13b04:	ldceq	0, cr15, [r5], {79}	; 0x4f
   13b08:			; <UNDEFINED> instruction: 0xf06f9318
   13b0c:	movwcs	r0, #2396	; 0x95c
   13b10:			; <UNDEFINED> instruction: 0xf7fe607b
   13b14:			; <UNDEFINED> instruction: 0xf1a8bded
   13b18:	stcls	3, cr0, [r6], {48}	; 0x30
   13b1c:	stm	sp, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   13b20:	strtmi	r0, [r0], -pc
   13b24:	movwcs	lr, #59736	; 0xe958
   13b28:			; <UNDEFINED> instruction: 0xf8a2f7fe
   13b2c:			; <UNDEFINED> instruction: 0x0090f8d4
   13b30:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   13b34:			; <UNDEFINED> instruction: 0x2322e9d4
   13b38:	ldmib	r8, {r6, fp, ip}^
   13b3c:	svclt	0x006cbc0a
   13b40:	tstcs	r0, r1, lsl #2
   13b44:	streq	lr, [fp, #-2834]	; 0xfffff4ee
   13b48:			; <UNDEFINED> instruction: 0x060ceb53
   13b4c:			; <UNDEFINED> instruction: 0x2320e9d4
   13b50:	ldrpl	lr, [r8], -sp, asr #19
   13b54:			; <UNDEFINED> instruction: 0x5608e9d8
   13b58:			; <UNDEFINED> instruction: 0xf04fbf6c
   13b5c:			; <UNDEFINED> instruction: 0xf04f0e01
   13b60:	bl	497368 <__assert_fail@plt+0x493b30>
   13b64:	strtmi	r0, [r2], -r5, lsl #22
   13b68:			; <UNDEFINED> instruction: 0x0c06eb53
   13b6c:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   13b70:	ldmib	r4, {r3, r5, sl, fp, ip, sp, pc}^
   13b74:	svclt	0x0068451e
   13b78:	ldmib	r8, {r0, r8, r9, sp}^
   13b7c:	svclt	0x0078bc06
   13b80:			; <UNDEFINED> instruction: 0xf8c22300
   13b84:	b	1053dcc <__assert_fail@plt+0x1050594>
   13b88:	b	1053fc8 <__assert_fail@plt+0x1050790>
   13b8c:	bl	5153a0 <__assert_fail@plt+0x511b68>
   13b90:	ldrmi	r0, [r3], -fp, lsl #2
   13b94:	andeq	lr, ip, #87040	; 0x15400
   13b98:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   13b9c:			; <UNDEFINED> instruction: 0xbc04e9d8
   13ba0:	eorne	lr, sl, #3358720	; 0x334000
   13ba4:	ldmib	r3, {r1, r3, r4, r9, sl, lr}^
   13ba8:	stmib	r3, {r2, r3, r4, r8}^
   13bac:	svclt	0x006c4522
   13bb0:	movwcs	r2, #769	; 0x301
   13bb4:	streq	lr, [fp], #-2832	; 0xfffff4f0
   13bb8:	streq	lr, [ip, #-2897]	; 0xfffff4af
   13bbc:			; <UNDEFINED> instruction: 0xbc28e9dd
   13bc0:	tsteq	r3, r6, asr #20
   13bc4:	ldrmi	lr, [r8, #-2509]	; 0xfffff633
   13bc8:	movwcs	fp, #8044	; 0x1f6c
   13bcc:	stmib	r2, {r8, r9, sp}^
   13bd0:	tstmi	r9, #32, 24	; 0x2000
   13bd4:			; <UNDEFINED> instruction: 0xbc1ae9d2
   13bd8:			; <UNDEFINED> instruction: 0x465b4610
   13bdc:	ldmib	sp, {r2, r5, r6, r9, sl, lr}^
   13be0:	stmib	r2, {r1, r3, r5, sl, fp, ip, sp, pc}^
   13be4:	ssatmi	fp, #5, lr, lsl #24
   13be8:	strmi	lr, [r2, #-2520]	; 0xfffff628
   13bec:	bl	171a05c <__assert_fail@plt+0x1716824>
   13bf0:	ldmib	sp, {r0, r2, r8, r9}^
   13bf4:	ldmib	r0, {r3, r4, r8, sl, lr}^
   13bf8:	stmib	r0, {r3, r4, sl, fp, ip, sp, pc}^
   13bfc:	ldmib	r8, {r1, r3, r4, r8, r9, sp}^
   13c00:	stmib	r0, {r8, r9, sp}^
   13c04:	svclt	0x006c451c
   13c08:	strcs	r2, [r0], #-1025	; 0xfffffbff
   13c0c:	bl	6e5428 <__assert_fail@plt+0x6e1bf0>
   13c10:	b	1113c20 <__assert_fail@plt+0x11103e8>
   13c14:	bl	1714c20 <__assert_fail@plt+0x17113e8>
   13c18:	stmib	r5, {r0, r1, r8}^
   13c1c:	svclt	0x00680118
   13c20:	cfstrscs	mvf2, [r0], {1}
   13c24:	mcrge	4, 3, pc, cr9, cr14, {3}	; <UNPREDICTABLE>
   13c28:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13c2c:	streq	pc, [r4], #-426	; 0xfffffe56
   13c30:			; <UNDEFINED> instruction: 0xf04f9318
   13c34:	movwcs	r0, #7192	; 0x1c18
   13c38:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13c3c:	addscc	pc, r9, r5, lsl #17
   13c40:	ldcllt	7, cr15, [r6, #-1016]	; 0xfffffc08
   13c44:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
   13c48:	eorseq	pc, r8, #168, 2	; 0x2a
   13c4c:			; <UNDEFINED> instruction: 0xf1aa9218
   13c50:	blgt	3d4c60 <__assert_fail@plt+0x3d1428>
   13c54:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13c58:	andeq	lr, pc, sp, lsl #17
   13c5c:	ldm	r8, {r1, r2, fp, ip, pc}
   13c60:			; <UNDEFINED> instruction: 0xf7fe000c
   13c64:			; <UNDEFINED> instruction: 0xf04ff805
   13c68:			; <UNDEFINED> instruction: 0xf7fe0c17
   13c6c:	cdpls	13, 0, cr11, cr6, cr1, {2}
   13c70:	cdpcs	2, 7, cr15, cr0, cr6, {2}
   13c74:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
   13c78:			; <UNDEFINED> instruction: 0x0090f8d6
   13c7c:	strmi	lr, [r2, #-2518]!	; 0xfffff62a
   13c80:	ldrtmi	r1, [r3], -r0, asr #17
   13c84:	svclt	0x006c4621
   13c88:	movwcs	r2, #769	; 0x301
   13c8c:	ldmib	r8, {r3, r4, r8, r9, ip, pc}^
   13c90:	bl	460cc0 <__assert_fail@plt+0x45d488>
   13c94:	ldmib	r6, {r0, r1, r8, r9, fp}^
   13c98:	bl	1558520 <__assert_fail@plt+0x1554ce8>
   13c9c:	ldmib	r8, {r2, sl, fp}^
   13ca0:	stmib	sp, {r3, sl, ip, sp}^
   13ca4:	svclt	0x006cbc28
   13ca8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13cac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13cb0:	blls	619fec <__assert_fail@plt+0x6167b4>
   13cb4:			; <UNDEFINED> instruction: 0x0604eb52
   13cb8:	b	10facd8 <__assert_fail@plt+0x10f74a0>
   13cbc:	ldmib	r8, {r0, r3, r8}^
   13cc0:	stmib	sp, {r1, r2, sl, fp, ip, sp, pc}^
   13cc4:	ldmib	r4, {r1, r3, r5, r9, sl, ip, lr}^
   13cc8:			; <UNDEFINED> instruction: 0xf8c4231e
   13ccc:			; <UNDEFINED> instruction: 0x461e0090
   13cd0:	svclt	0x006c4615
   13cd4:	movwcs	r2, #769	; 0x301
   13cd8:	stmdbeq	r3, {r0, r6, r9, fp, sp, lr, pc}
   13cdc:	tsteq	fp, r5, lsl fp
   13ce0:	andeq	lr, ip, #88064	; 0x15800
   13ce4:			; <UNDEFINED> instruction: 0x562ae9dd
   13ce8:	andsne	lr, r8, #3358720	; 0x334000
   13cec:	ldmib	sp, {r0, r1, r5, r9, sl, lr}^
   13cf0:	ldrmi	r1, [r8], -r8, lsr #4
   13cf4:			; <UNDEFINED> instruction: 0xbc1ce9d0
   13cf8:	eorne	lr, r2, #3194880	; 0x30c000
   13cfc:	movwcs	fp, #8040	; 0x1f68
   13d00:	strtpl	lr, [r0], -r0, asr #19
   13d04:	movwcs	fp, #3960	; 0xf78
   13d08:	stmdbeq	r3, {r0, r3, r6, r9, fp, sp, lr, pc}
   13d0c:	ldmib	r8, {r0, r1, r9, sl, lr}^
   13d10:	bl	6d4128 <__assert_fail@plt+0x6d08f0>
   13d14:	ldrmi	r0, [r8], -r0, lsl #8
   13d18:	streq	lr, [r1, #-2908]	; 0xfffff4a4
   13d1c:			; <UNDEFINED> instruction: 0xbc1ae9d3
   13d20:	tstcs	r8, #3620864	; 0x374000
   13d24:	strmi	lr, [r8, #-2509]!	; 0xfffff633
   13d28:	strmi	lr, [r2, #-2520]	; 0xfffff628
   13d2c:	tstcs	lr, #192, 18	; 0x300000
   13d30:	movwcs	fp, #8044	; 0x1f6c
   13d34:	bl	6dc93c <__assert_fail@plt+0x6d9104>
   13d38:	bl	1714150 <__assert_fail@plt+0x1710918>
   13d3c:	ldmib	r0, {r0, r2, r9}^
   13d40:	pkhbtmi	r4, fp, r8, lsl #10
   13d44:	tsteq	r3, r9, asr #20
   13d48:	svclt	0x006c4694
   13d4c:	movwcs	r2, #769	; 0x301
   13d50:	streq	lr, [r3], -r1, asr #20
   13d54:	eorne	lr, r8, #3620864	; 0x374000
   13d58:	stmib	r0, {r0, r1, r9, sl, lr}^
   13d5c:	stmib	r0, {r1, r3, r4, sl, fp, ip, sp, pc}^
   13d60:	ldmib	r8, {r2, r3, r4, r9, ip}^
   13d64:			; <UNDEFINED> instruction: 0xf8c01200
   13d68:	stmdane	r4!, {r3, r4, sp, lr, pc}^
   13d6c:	cmpmi	r5, r9, lsl r6
   13d70:	ldrmi	lr, [r8, #-2499]	; 0xfffff63d
   13d74:	shsub16mi	fp, r0, r4
   13d78:	stmdacs	r0, {r0, sp}
   13d7c:	cfldrsge	mvf15, [sp, #504]!	; 0x1f8
   13d80:	strmi	r2, [sp], -r1, lsl #6
   13d84:	addscc	pc, r9, r1, lsl #17
   13d88:			; <UNDEFINED> instruction: 0xf8df2205
   13d8c:			; <UNDEFINED> instruction: 0xf1aa1a24
   13d90:	ldrbtmi	r0, [r9], #-1028	; 0xfffffbfc
   13d94:	b	fe3d1d58 <__assert_fail@plt+0xfe3ce520>
   13d98:	umlalscc	pc, r5, r5, r8	; <UNPREDICTABLE>
   13d9c:	rsbseq	pc, r0, #168, 2	; 0x2a
   13da0:	blcs	38608 <__assert_fail@plt+0x34dd0>
   13da4:	addshi	pc, fp, r0
   13da8:			; <UNDEFINED> instruction: 0xf06f4629
   13dac:			; <UNDEFINED> instruction: 0xf7fe095c
   13db0:			; <UNDEFINED> instruction: 0xf04ff923
   13db4:			; <UNDEFINED> instruction: 0xf7fe0c0c
   13db8:	bls	1c302c <__assert_fail@plt+0x1bf7f4>
   13dbc:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   13dc0:			; <UNDEFINED> instruction: 0x0090f8d2
   13dc4:	ldmib	r2, {r2, r4, r9, sl, lr}^
   13dc8:	bl	41ca58 <__assert_fail@plt+0x419220>
   13dcc:	ldmib	r8, {r0, r9, sl, fp}^
   13dd0:			; <UNDEFINED> instruction: 0xf8c4010a
   13dd4:	svclt	0x006ce090
   13dd8:	stceq	0, cr15, [r1], {79}	; 0x4f
   13ddc:	stceq	0, cr15, [r0], {79}	; 0x4f
   13de0:	bl	14d9e3c <__assert_fail@plt+0x14d6604>
   13de4:	ldmib	r4, {r0, r9, sl}^
   13de8:	stmib	sp, {r5, r8, r9, sp}^
   13dec:	ldmib	r8, {r1, r2, r9, sl, ip, lr}^
   13df0:	svclt	0x006c5608
   13df4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13df8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13dfc:	bl	14da344 <__assert_fail@plt+0x14d6b0c>
   13e00:	stmib	sp, {r1, r2, r8}^
   13e04:	b	131426c <__assert_fail@plt+0x1310a34>
   13e08:	ldmib	r4, {r0, r3, r8}^
   13e0c:			; <UNDEFINED> instruction: 0x4620561e
   13e10:	svclt	0x006c4623
   13e14:	movwcs	r2, #769	; 0x301
   13e18:	stmdbeq	r3, {r0, r6, r9, fp, sp, lr, pc}
   13e1c:	strcc	lr, [r6], #-2520	; 0xfffff628
   13e20:	strmi	r1, [r3], -r9, ror #17
   13e24:	andeq	lr, r4, #88064	; 0x15800
   13e28:			; <UNDEFINED> instruction: 0x561ce9d0
   13e2c:	eorne	lr, r8, #3358720	; 0x334000
   13e30:	ldmib	sp, {r1, r9, sl, lr}^
   13e34:	svclt	0x006c0106
   13e38:	movwcs	r2, #769	; 0x301
   13e3c:	smlawteq	r2, r2, r9, lr
   13e40:	ldrdeq	lr, [r4, -r8]
   13e44:	bleq	4eaa0 <__assert_fail@plt+0x4b268>
   13e48:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   13e4c:			; <UNDEFINED> instruction: 0x0c01eb56
   13e50:	b	1265698 <__assert_fail@plt+0x1261e60>
   13e54:	strmi	r0, [r6], -r3, lsl #2
   13e58:	strmi	lr, [r0, #-2498]!	; 0xfffff63e
   13e5c:	movwcs	fp, #8040	; 0x1f68
   13e60:	strmi	lr, [r8, #-2525]!	; 0xfffff623
   13e64:	movwcs	fp, #3960	; 0xf78
   13e68:	b	1077e88 <__assert_fail@plt+0x1074650>
   13e6c:	ldmib	r2, {r0, r1, r9, sl, fp}^
   13e70:	stmib	r0, {r1, r3, r4, r8, r9, sp}^
   13e74:	ldmib	r8, {r1, r2, r3, r4, r8, sl, lr}^
   13e78:	stmib	r6, {r1, r8}^
   13e7c:	ldmdane	r4, {r2, r3, r4, sl, fp, ip, sp, pc}
   13e80:	streq	lr, [r1, #-2899]	; 0xfffff4ad
   13e84:	ldrdeq	lr, [r0, -r8]
   13e88:	ldrmi	lr, [sl, #-2502]	; 0xfffff63a
   13e8c:	movwcs	fp, #8044	; 0x1f6c
   13e90:	b	139ca98 <__assert_fail@plt+0x1399260>
   13e94:	ldmib	r6, {r0, r1, sl, fp}^
   13e98:	ldmdane	r4, {r3, r4, r8, r9, sp}
   13e9c:	streq	lr, [r1, #-2899]	; 0xfffff4ad
   13ea0:	ldccc	8, cr15, [r8], #-352	; 0xfffffea0
   13ea4:	ldrmi	lr, [r8, #-2502]	; 0xfffff63a
   13ea8:	svclt	0x00744635
   13eac:	andcs	r4, r1, r0, ror #12
   13eb0:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sp, lr}
   13eb4:	cfstrsge	mvf15, [r1, #-504]!	; 0xfffffe08
   13eb8:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13ebc:	andcs	r2, r5, #67108864	; 0x4000000
   13ec0:	addscc	pc, r9, r6, lsl #17
   13ec4:			; <UNDEFINED> instruction: 0xf1aa4479
   13ec8:			; <UNDEFINED> instruction: 0xf7ef0404
   13ecc:			; <UNDEFINED> instruction: 0xf896e9f4
   13ed0:			; <UNDEFINED> instruction: 0xf1a830b5
   13ed4:	andsls	r0, r8, #112, 4
   13ed8:			; <UNDEFINED> instruction: 0xf47f2b00
   13edc:			; <UNDEFINED> instruction: 0xf04faf65
   13ee0:			; <UNDEFINED> instruction: 0xf06f0c0c
   13ee4:			; <UNDEFINED> instruction: 0xf7fe095c
   13ee8:	bls	1c2efc <__assert_fail@plt+0x1bf6c4>
   13eec:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   13ef0:	streq	pc, [r2], #-426	; 0xfffffe56
   13ef4:			; <UNDEFINED> instruction: 0xf04f9318
   13ef8:			; <UNDEFINED> instruction: 0xf2460c0c
   13efc:			; <UNDEFINED> instruction: 0xf06f2370
   13f00:	orrsvs	r0, r3, ip, asr r9
   13f04:	bllt	ffd51f04 <__assert_fail@plt+0xffd4e6cc>
   13f08:			; <UNDEFINED> instruction: 0xf1aa4642
   13f0c:			; <UNDEFINED> instruction: 0xf8520402
   13f10:			; <UNDEFINED> instruction: 0xf04f3938
   13f14:			; <UNDEFINED> instruction: 0xf06f0c0c
   13f18:	andsls	r0, r8, #92, 18	; 0x170000
   13f1c:	orrsvs	r9, r3, r6, lsl #20
   13f20:	bllt	ff9d1f20 <__assert_fail@plt+0xff9ce6e8>
   13f24:			; <UNDEFINED> instruction: 0xf1a89906
   13f28:			; <UNDEFINED> instruction: 0xf1aa0270
   13f2c:	andsls	r0, r8, #4, 8	; 0x4000000
   13f30:	stceq	0, cr15, [fp], {79}	; 0x4f
   13f34:			; <UNDEFINED> instruction: 0xf8d12201
   13f38:			; <UNDEFINED> instruction: 0xf06f30a8
   13f3c:	cmpvs	sl, ip, asr r9
   13f40:			; <UNDEFINED> instruction: 0xf8c14413
   13f44:			; <UNDEFINED> instruction: 0xf7fe30a8
   13f48:			; <UNDEFINED> instruction: 0x4642bbd3
   13f4c:	streq	pc, [r2], #-426	; 0xfffffe56
   13f50:	ldmdbcc	r8!, {r1, r4, r6, fp, ip, sp, lr, pc}
   13f54:	stceq	0, cr15, [fp], {79}	; 0x4f
   13f58:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   13f5c:	bls	1b87c4 <__assert_fail@plt+0x1b4f8c>
   13f60:			; <UNDEFINED> instruction: 0xf7fe6153
   13f64:			; <UNDEFINED> instruction: 0x9c06bbc5
   13f68:	stcne	8, cr15, [r8], #-352	; 0xfffffea0
   13f6c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   13f70:			; <UNDEFINED> instruction: 0xf1032902
   13f74:	ldmib	r8, {r0}^
   13f78:			; <UNDEFINED> instruction: 0xf8c42300
   13f7c:	ldmdb	r8, {r4, r5, r7}^
   13f80:	vrshl.u8	d4, d12, d0
   13f84:	bcs	348f4 <__assert_fail@plt+0x310bc>
   13f88:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   13f8c:	strhi	pc, [r8], #-704	; 0xfffffd40
   13f90:	svcvc	0x00e4ebb5
   13f94:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   13f98:	strbthi	pc, [fp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   13f9c:	blx	fe11c496 <__assert_fail@plt+0xfe118c5e>
   13fa0:	strtmi	r4, [r1], -r1, lsl #10
   13fa4:			; <UNDEFINED> instruction: 0xf8184628
   13fa8:			; <UNDEFINED> instruction: 0x46064c38
   13fac:			; <UNDEFINED> instruction: 0xf0002c00
   13fb0:	bne	fe234c58 <__assert_fail@plt+0xfe231420>
   13fb4:	streq	pc, [r0], #-79	; 0xffffffb1
   13fb8:	tsteq	r3, r6, ror fp
   13fbc:	svclt	0x00684602
   13fc0:	strtmi	r2, [r3], -r1, lsl #8
   13fc4:	b	17a57fc <__assert_fail@plt+0x17a1fc4>
   13fc8:			; <UNDEFINED> instruction: 0xf47e0303
   13fcc:			; <UNDEFINED> instruction: 0xf512ac96
   13fd0:	teqls	ip, #180, 6	; 0xd0000002
   13fd4:	movweq	pc, #324	; 0x144	; <UNPREDICTABLE>
   13fd8:	ldmib	sp, {r0, r2, r3, r4, r5, r8, r9, ip, pc}^
   13fdc:	tstcs	r0, ip, lsr r4
   13fe0:	eorsvs	pc, r4, pc, asr #8
   13fe4:	svclt	0x000842a1
   13fe8:			; <UNDEFINED> instruction: 0xf4fe4298
   13fec:	teqcs	ip, #34304	; 0x8600
   13ff0:	cmneq	r0, r8, lsr #3	; <UNPREDICTABLE>
   13ff4:	vqdmulh.s<illegal width 8>	d15, d2, d3
   13ff8:			; <UNDEFINED> instruction: 0xf1aa9b06
   13ffc:			; <UNDEFINED> instruction: 0xf04f0404
   14000:			; <UNDEFINED> instruction: 0xf06f0c0a
   14004:	tstls	r8, sl, lsl r9
   14008:			; <UNDEFINED> instruction: 0xf7fe619a
   1400c:	ldmdb	r8, {r0, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   14010:			; <UNDEFINED> instruction: 0xf5a8010e
   14014:	stcls	3, cr7, [r6, #-672]	; 0xfffffd60
   14018:	streq	pc, [ip], #-426	; 0xfffffe56
   1401c:			; <UNDEFINED> instruction: 0xbc28e958
   14020:	stmdbhi	r4, {r3, r4, r6, r8, fp, sp, lr, pc}^
   14024:	movwcs	r9, #8984	; 0x2318
   14028:			; <UNDEFINED> instruction: 0xbc14e9c5
   1402c:	stceq	0, cr15, [r8], {79}	; 0x4f
   14030:	ldmdbhi	r2, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   14034:	ldmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14038:	tsteq	r6, r5, asr #19
   1403c:			; <UNDEFINED> instruction: 0xf7fe61eb
   14040:			; <UNDEFINED> instruction: 0xf8dfbb57
   14044:	andcs	r1, r5, #116, 14	; 0x1d00000
   14048:	andcs	r4, r0, r9, ror r4
   1404c:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   14050:			; <UNDEFINED> instruction: 0xf7ef9318
   14054:	stmdbls	r6, {r4, r5, r8, fp, sp, lr, pc}
   14058:	streq	pc, [r2], #-426	; 0xfffffe56
   1405c:	umlalscc	pc, r5, r1, r8	; <UNPREDICTABLE>
   14060:			; <UNDEFINED> instruction: 0xf43f2b00
   14064:			; <UNDEFINED> instruction: 0xf7fdad0d
   14068:			; <UNDEFINED> instruction: 0xf06fffc7
   1406c:			; <UNDEFINED> instruction: 0xf04f095c
   14070:			; <UNDEFINED> instruction: 0xf7fe0c04
   14074:			; <UNDEFINED> instruction: 0x9c06bb3d
   14078:			; <UNDEFINED> instruction: 0xf8df2205
   1407c:	andcs	r1, r0, r0, asr #14
   14080:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
   14084:	movwcc	r4, #5241	; 0x1479
   14088:	adccc	pc, r0, r4, asr #17
   1408c:	svclt	0x0035f7fe
   14090:	movwcs	lr, #10712	; 0x29d8
   14094:	cmneq	r0, r8, lsr #3	; <UNPREDICTABLE>
   14098:	streq	pc, [r4], #-426	; 0xfffffe56
   1409c:	ldceq	0, cr15, [r9], {79}	; 0x4f
   140a0:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   140a4:	stmib	r7, {r3, r4, r8, ip, pc}^
   140a8:			; <UNDEFINED> instruction: 0xf7fe2300
   140ac:	tstcs	r0, r1, lsr #22
   140b0:			; <UNDEFINED> instruction: 0x46382238
   140b4:	strmi	r4, [lr], -sp, lsl #12
   140b8:	tstls	r4, r3, lsl r1
   140bc:	streq	pc, [r4], #-426	; 0xfffffe56
   140c0:	b	1d52084 <__assert_fail@plt+0x1d4e84c>
   140c4:	movwcs	lr, #51544	; 0xc958
   140c8:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
   140cc:	ldrls	r5, [r6, #-1296]	; 0xfffffaf0
   140d0:	strls	r9, [lr, #-1298]	; 0xfffffaee
   140d4:	svclt	0x005af7fe
   140d8:	tstcs	r0, r6, lsl #20
   140dc:			; <UNDEFINED> instruction: 0xf1aa2000
   140e0:			; <UNDEFINED> instruction: 0xf04f0402
   140e4:			; <UNDEFINED> instruction: 0xf06f0c0d
   140e8:	stmib	r2, {r2, r3, r4, r6, r8, fp}^
   140ec:	strbmi	r0, [r1], -r2, lsl #2
   140f0:	ldmdbcc	r8!, {r0, r4, r6, fp, ip, sp, lr, pc}
   140f4:	tstvs	r3, r8, lsl r1
   140f8:	blt	ffed20f8 <__assert_fail@plt+0xffece8c0>
   140fc:	rsbseq	pc, r0, #168, 2	; 0x2a
   14100:	bls	1b8968 <__assert_fail@plt+0x1b5130>
   14104:	streq	pc, [r4], #-426	; 0xfffffe56
   14108:	ldccc	8, cr15, [r8], #-352	; 0xfffffea0
   1410c:	stceq	0, cr15, [ip], {79}	; 0x4f
   14110:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14114:	msrvs	SPSR_c, #12582912	; 0xc00000
   14118:			; <UNDEFINED> instruction: 0xf7fe6193
   1411c:	strbmi	fp, [r2], -r9, ror #21
   14120:	streq	pc, [r2], #-426	; 0xfffffe56
   14124:	ldmdbcc	r8!, {r1, r4, r6, fp, ip, sp, lr, pc}
   14128:	stceq	0, cr15, [ip], {79}	; 0x4f
   1412c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14130:	msrvs	SPSR_c, #12582912	; 0xc00000
   14134:	bls	1b899c <__assert_fail@plt+0x1b5164>
   14138:			; <UNDEFINED> instruction: 0xf7fe6193
   1413c:			; <UNDEFINED> instruction: 0xf858bad9
   14140:	ldmib	r8, {r3, r5, sl, fp, ip}^
   14144:	stmdbcs	r2, {r8, r9, sp}
   14148:	strmi	lr, [ip, #-2392]	; 0xfffff6a8
   1414c:	bichi	pc, r0, r0, lsl #6
   14150:			; <UNDEFINED> instruction: 0xf1732a00
   14154:	vaddw.s8	q8, q0, d0
   14158:	bl	fed74b84 <__assert_fail@plt+0xfed7134c>
   1415c:			; <UNDEFINED> instruction: 0xf04f7fe4
   14160:			; <UNDEFINED> instruction: 0xf0400e00
   14164:	teqcs	ip, r8, lsr #7
   14168:	strmi	pc, [r1, #-2948]	; 0xfffff47c
   1416c:	strtmi	r4, [r8], -r1, lsr #12
   14170:	ldcmi	8, cr15, [r8], #-96	; 0xffffffa0
   14174:	strmi	r4, [r6], -sp, lsl #12
   14178:			; <UNDEFINED> instruction: 0xf0002c00
   1417c:	bl	fed74ab0 <__assert_fail@plt+0xfed71278>
   14180:			; <UNDEFINED> instruction: 0xf04f0b02
   14184:	bl	1c1458c <__assert_fail@plt+0x1c10d54>
   14188:	ldrbmi	r0, [sl], -r3, lsl #24
   1418c:	tstcs	r1, r8, ror #30
   14190:	strmi	r4, [fp], -r4, ror #12
   14194:	movweq	lr, #14942	; 0x3a5e
   14198:	blge	fec11398 <__assert_fail@plt+0xfec0db60>
   1419c:			; <UNDEFINED> instruction: 0x63b4f512
   141a0:			; <UNDEFINED> instruction: 0xf144933e
   141a4:	teqls	pc, #0, 6
   141a8:	ldrtcc	lr, [lr], #-2525	; 0xfffff623
   141ac:	vst4.8	{d18,d20,d22,d24}, [pc], r0
   141b0:	adcmi	r6, r1, #52	; 0x34
   141b4:	addsmi	fp, r8, #8, 30
   141b8:	blge	fe8115b8 <__assert_fail@plt+0xfe80dd80>
   141bc:	ldmdb	r8, {r2, r3, r4, r5, r8, r9, sp}^
   141c0:	blx	e563a <__assert_fail@plt+0xe1e02>
   141c4:	ldmdbne	r0, {r1, r9, ip, sp, lr, pc}
   141c8:	mvnvc	lr, #323584	; 0x4f000
   141cc:	tsteq	r5, r3, asr fp
   141d0:	svclt	0x006c9b06
   141d4:	strcs	r2, [r0], #-1025	; 0xfffffbff
   141d8:	bfine	r6, r8, #3, #1
   141dc:	svclt	0x000c4299
   141e0:	strcs	r4, [r1], #-640	; 0xfffffd80
   141e4:			; <UNDEFINED> instruction: 0xf47e2c00
   141e8:			; <UNDEFINED> instruction: 0xf1a8ab88
   141ec:			; <UNDEFINED> instruction: 0xf1aa03a8
   141f0:			; <UNDEFINED> instruction: 0xf04f0406
   141f4:			; <UNDEFINED> instruction: 0xf06f0c0c
   141f8:	tstls	r8, #92, 18	; 0x170000
   141fc:	blt	1e521fc <__assert_fail@plt+0x1e4e9c4>
   14200:	bls	1a5b14 <__assert_fail@plt+0x1a22dc>
   14204:	tsteq	ip, r8, asr r9
   14208:	streq	pc, [r8], #-426	; 0xfffffe56
   1420c:	stmibpl	r0!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}^
   14210:	stceq	0, cr15, [r7], {79}	; 0x4f
   14214:	stmdbhi	r8!, {r3, r4, r6, r8, fp, sp, lr, pc}
   14218:	tsteq	r4, r2, asr #19
   1421c:	tstls	r8, #0, 2
   14220:	ldmdbhi	r2, {r1, r6, r7, r8, fp, sp, lr, pc}
   14224:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14228:	ldrvs	r6, [r1, #469]	; 0x1d5
   1422c:			; <UNDEFINED> instruction: 0xf7fe65d1
   14230:			; <UNDEFINED> instruction: 0x4643ba5f
   14234:	tsteq	ip, r8, asr r9
   14238:	ldmdbcs	r0!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}^
   1423c:	strcs	r2, [r0], -r0, lsl #10
   14240:	streq	pc, [r4], #-426	; 0xfffffe56
   14244:	stceq	0, cr15, [r7], {79}	; 0x4f
   14248:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1424c:	blls	1b8eb4 <__assert_fail@plt+0x1b567c>
   14250:	ldrpl	lr, [r4], -r3, asr #19
   14254:	stmib	r3, {r0, r2, r3, r4, r9, sl, lr}^
   14258:	movwcs	r0, #274	; 0x112
   1425c:	strvs	r6, [fp, #490]!	; 0x1ea
   14260:			; <UNDEFINED> instruction: 0xf7fe65eb
   14264:			; <UNDEFINED> instruction: 0xf8dfba45
   14268:	andcs	r1, r5, #88, 10	; 0x16000000
   1426c:	uxtab	r4, ip, r9, ror #8
   14270:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   14274:	andcs	r2, r0, r5, lsl #4
   14278:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   1427c:	tstls	r8, #2030043136	; 0x79000000
   14280:	ldmda	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14284:			; <UNDEFINED> instruction: 0xf1aa9906
   14288:			; <UNDEFINED> instruction: 0xf8910402
   1428c:	blcs	20568 <__assert_fail@plt+0x1cd30>
   14290:	blge	ffdd1394 <__assert_fail@plt+0xffdcdb5c>
   14294:	mrclt	7, 1, APSR_nzcv, cr14, cr14, {7}
   14298:			; <UNDEFINED> instruction: 0xf1a89806
   1429c:	ldmdb	r8, {r4, r5, r6, r8}^
   142a0:	strcs	r2, [r0, #-780]	; 0xfffffcf4
   142a4:	tstls	r8, r0, lsl #12
   142a8:	streq	pc, [r4], #-426	; 0xfffffe56
   142ac:	stmib	r0, {r8, sp}^
   142b0:			; <UNDEFINED> instruction: 0xf04f2312
   142b4:	movwcs	r0, #11272	; 0x2c08
   142b8:	ldmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   142bc:	ldrpl	lr, [r4], -r0, asr #19
   142c0:	strbvs	r6, [r1, #1409]	; 0x581
   142c4:			; <UNDEFINED> instruction: 0xf7fe61c3
   142c8:	ldmdb	r8, {r0, r1, r4, r9, fp, ip, sp, pc}^
   142cc:			; <UNDEFINED> instruction: 0xf1aabc0e
   142d0:	bls	195308 <__assert_fail@plt+0x191ad0>
   142d4:			; <UNDEFINED> instruction: 0x73a8f5a8
   142d8:	bls	114e840 <__assert_fail@plt+0x114b008>
   142dc:			; <UNDEFINED> instruction: 0x0128e958
   142e0:	ldrdpl	pc, [r0], -r8
   142e4:			; <UNDEFINED> instruction: 0xbc16e9c2
   142e8:	stceq	0, cr15, [r7], {79}	; 0x4f
   142ec:	bls	4ce9fc <__assert_fail@plt+0x4cb1c4>
   142f0:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   142f4:	stmib	r2, {r3, r4, r8, r9, ip, pc}^
   142f8:	bicsvs	r0, r5, r4, lsl r1
   142fc:	ldmiblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14300:			; <UNDEFINED> instruction: 0xf7fe9a05
   14304:	vnmls.f16	s22, s17, s23
   14308:	tstls	sl, r0, lsl sl
   1430c:	eorlt	pc, r0, sp, asr #17
   14310:	stmdb	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14314:	andls	r2, r5, r3, lsl #16
   14318:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   1431c:	stmdacs	r4, {r1, r3, ip, lr, pc}
   14320:	svclt	0x0009990a
   14324:			; <UNDEFINED> instruction: 0x460bf89d
   14328:	stccc	6, cr4, [lr], #-48	; 0xffffffd0
   1432c:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   14330:	stmdbeq	r4!, {r3, r8, r9, sl, fp, ip, sp, pc}^
   14334:	ldrpl	pc, [r0], #2271	; 0x8df
   14338:	ldrbtmi	r9, [sp], #-1546	; 0xfffff9f6
   1433c:	strne	pc, [ip], #2271	; 0x8df
   14340:	strvc	pc, [fp, #-1285]!	; 0xfffffafb
   14344:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   14348:			; <UNDEFINED> instruction: 0x462e4479
   1434c:	bpl	44fbb4 <__assert_fail@plt+0x44c37c>
   14350:	andcs	fp, r3, #236, 2	; 0x3b
   14354:			; <UNDEFINED> instruction: 0xf7ef4628
   14358:	blx	fec4ec48 <__assert_fail@plt+0xfec4b410>
   1435c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   14360:	teqle	r5, r0, lsl #16
   14364:	svcne	0x000cf856
   14368:	mvnsle	r2, r0, lsl #18
   1436c:	bne	44fbd4 <__assert_fail@plt+0x44c39c>
   14370:	andls	r9, sl, sl, lsl #28
   14374:			; <UNDEFINED> instruction: 0xf8cd9806
   14378:			; <UNDEFINED> instruction: 0xf7fdb020
   1437c:	blls	2d3b78 <__assert_fail@plt+0x2d0340>
   14380:	ldmib	r0, {r7, r8, r9, ip, sp, pc}^
   14384:	movwls	r3, #20993	; 0x5201
   14388:			; <UNDEFINED> instruction: 0xf7fe17d3
   1438c:	strtmi	fp, [r8], -fp, ror #24
   14390:	cdp	7, 13, cr15, cr8, cr14, {7}
   14394:			; <UNDEFINED> instruction: 0xf080fab0
   14398:	strb	r0, [r1, r0, asr #18]!
   1439c:	eorlt	pc, r0, sp, asr #17
   143a0:			; <UNDEFINED> instruction: 0xf7fe9205
   143a4:	teqcs	pc, #1490944	; 0x16c000
   143a8:	movwls	r2, #20994	; 0x5202
   143ac:	bllt	ff3123ac <__assert_fail@plt+0xff30eb74>
   143b0:	svcls	0x000c233f
   143b4:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   143b8:			; <UNDEFINED> instruction: 0xf8cd2202
   143bc:	movwls	fp, #20512	; 0x5020
   143c0:	bllt	ff0923c0 <__assert_fail@plt+0xff08eb88>
   143c4:			; <UNDEFINED> instruction: 0xf7fe2002
   143c8:	mulcs	r0, r9, sl
   143cc:	blt	fe5d23cc <__assert_fail@plt+0xfe5ceb94>
   143d0:	mcrls	6, 0, r4, cr10, cr5, {1}
   143d4:	mcrrlt	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
   143d8:			; <UNDEFINED> instruction: 0xf8cd2300
   143dc:	movwls	fp, #20512	; 0x5020
   143e0:	bllt	7923e0 <__assert_fail@plt+0x78eba8>
   143e4:			; <UNDEFINED> instruction: 0xee1849fa
   143e8:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   143ec:			; <UNDEFINED> instruction: 0xf7ee930a
   143f0:	blls	2cfea0 <__assert_fail@plt+0x2cc668>
   143f4:			; <UNDEFINED> instruction: 0xf43e2800
   143f8:			; <UNDEFINED> instruction: 0x4df6ab98
   143fc:	ldrbtmi	r4, [sp], #-2550	; 0xfffff60a
   14400:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   14404:	ldrbvc	pc, [r6, #-1285]!	; 0xfffffafb	; <UNPREDICTABLE>
   14408:	strls	r4, [ip, #-1145]	; 0xfffffb87
   1440c:	movwls	r4, #42540	; 0xa62c
   14410:	bpl	44fc78 <__assert_fail@plt+0x44c440>
   14414:			; <UNDEFINED> instruction: 0xf854e004
   14418:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
   1441c:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   14420:			; <UNDEFINED> instruction: 0xf7ee4628
   14424:	stmdacs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
   14428:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1442c:			; <UNDEFINED> instruction: 0xf8cd3201
   14430:	movwls	fp, #20512	; 0x5020
   14434:			; <UNDEFINED> instruction: 0xf7fe17d3
   14438:	bcs	43494 <__assert_fail@plt+0x3fc5c>
   1443c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   14440:	stcge	6, cr15, [r6, #764]!	; 0x2fc
   14444:	movwcs	r2, #612	; 0x264
   14448:	strtmi	r4, [r9], -r0, lsr #12
   1444c:	mrc2	0, 2, pc, cr0, cr2, {0}
   14450:	movwcs	r2, #612	; 0x264
   14454:	strmi	r4, [lr], -r4, lsl #13
   14458:	strtmi	r4, [r9], -r0, lsr #12
   1445c:	ldrtmi	r4, [r5], -r4, ror #12
   14460:	mcr2	0, 2, pc, cr6, cr2, {0}	; <UNPREDICTABLE>
   14464:			; <UNDEFINED> instruction: 0x01210128
   14468:	andsvc	lr, r4, r0, asr #20
   1446c:	bl	181b0a4 <__assert_fail@plt+0x181786c>
   14470:	stmdbne	r4!, {r0, r2, r8, sl}
   14474:	stmdbne	r4!, {r0, r2, r3, r5, r6, r8, lr}
   14478:	stmiane	r2!, {r0, r2, r3, r5, r6, r8, lr}
   1447c:	streq	lr, [r3], #-2885	; 0xfffff4bb
   14480:	ldmdb	r8, {r0, r2, r5, r7, r8, sl, sp, lr, pc}^
   14484:	stmib	sp, {r1, r2, r4, r5, r9, ip}^
   14488:	blcs	18cf0 <__assert_fail@plt+0x154b8>
   1448c:	rscshi	pc, r1, r0, asr #32
   14490:			; <UNDEFINED> instruction: 0xf1aa9e06
   14494:	strbmi	r0, [r3], sl, lsl #8
   14498:	bls	64ec14 <__assert_fail@plt+0x64b3dc>
   1449c:			; <UNDEFINED> instruction: 0x000fe8bb
   144a0:	stmib	r6, {r2, r4, r5, r7, r9, sl, lr}^
   144a4:			; <UNDEFINED> instruction: 0xf1069a0e
   144a8:	ldmdb	r8, {r5, r9, sl, fp}^
   144ac:			; <UNDEFINED> instruction: 0xf06f561a
   144b0:	stmib	ip, {r2, r3, r4, r6, r8, fp}^
   144b4:			; <UNDEFINED> instruction: 0xf5a85610
   144b8:	stmia	lr!, {r2, r3, r7, r8, sl, ip, sp, lr}
   144bc:			; <UNDEFINED> instruction: 0xf04f000f
   144c0:	ldm	fp, {r1, r2, r3, sl, fp}
   144c4:	ldrls	r0, [r8, #-3]
   144c8:	andeq	lr, r3, lr, lsl #17
   144cc:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   144d0:			; <UNDEFINED> instruction: 0xf1732a00
   144d4:			; <UNDEFINED> instruction: 0xf6bf0100
   144d8:	rsbcs	sl, r4, #64, 28	; 0x400
   144dc:	strtmi	r2, [r0], -r0, lsl #6
   144e0:			; <UNDEFINED> instruction: 0xf0124629
   144e4:	rsbcs	pc, r4, #5, 28	; 0x50
   144e8:	strmi	r2, [r4], r0, lsl #6
   144ec:	strtmi	r4, [r0], -lr, lsl #12
   144f0:	strbtmi	r4, [r4], -r9, lsr #12
   144f4:			; <UNDEFINED> instruction: 0xf0124635
   144f8:	strdeq	pc, [r8, -fp]!
   144fc:	b	1014988 <__assert_fail@plt+0x1011150>
   14500:	blne	330558 <__assert_fail@plt+0x32cd20>
   14504:	streq	lr, [r5, #-2912]	; 0xfffff4a0
   14508:	cmnmi	sp, r4, lsr #18
   1450c:	cmnmi	sp, r4, lsr #18
   14510:	bl	115a7a0 <__assert_fail@plt+0x1156f68>
   14514:	strb	r0, [r1], -r3, lsl #8
   14518:	ldmib	sp, {r1, r4, r6, r9, fp, ip}^
   1451c:	stmdbls	r6, {r2, r4, r5, sl, fp, ip, sp, pc}
   14520:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14524:	movwcs	fp, #8040	; 0x1f68
   14528:			; <UNDEFINED> instruction: 0x000bebb4
   1452c:			; <UNDEFINED> instruction: 0xf04f9c06
   14530:			; <UNDEFINED> instruction: 0xf8c10e00
   14534:	bl	1d5c77c <__assert_fail@plt+0x1d58f44>
   14538:	ldmib	sp, {r2, r3, r8}^
   1453c:			; <UNDEFINED> instruction: 0xf04f563a
   14540:	ldmib	sp, {r9}^
   14544:	svclt	0x0068bc32
   14548:	stmib	r4, {r0, r9, sp}^
   1454c:			; <UNDEFINED> instruction: 0xf04f0122
   14550:	bl	fed56958 <__assert_fail@plt+0xfed53120>
   14554:	stcls	0, cr0, [r6, #-44]	; 0xffffffd4
   14558:	tsteq	ip, r6, ror fp
   1455c:			; <UNDEFINED> instruction: 0xbc30e9dd
   14560:	movweq	lr, #10819	; 0x2a43
   14564:	stmib	r5, {r1, r2, r9, fp, ip, pc}^
   14568:	svclt	0x00680120
   1456c:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   14570:			; <UNDEFINED> instruction: 0x5638e9dd
   14574:	movweq	lr, #59971	; 0xea43
   14578:			; <UNDEFINED> instruction: 0x000bebb5
   1457c:	strmi	lr, [lr, #-2525]!	; 0xfffff623
   14580:	tsteq	ip, r6, ror fp
   14584:	ldmib	sp, {r1, r2, r9, sl, fp, ip, pc}^
   14588:	svclt	0x0068bc18
   1458c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14590:	movweq	lr, #39491	; 0x9a43
   14594:	tsteq	lr, r6, asr #19
   14598:			; <UNDEFINED> instruction: 0x0004ebbb
   1459c:	tsteq	r5, ip, ror fp
   145a0:	ldmib	sp, {r1, r2, r8, sl, fp, ip, pc}^
   145a4:			; <UNDEFINED> instruction: 0xf04fbc2c
   145a8:	svclt	0x00680600
   145ac:	teqmi	r3, #1048576	; 0x100000
   145b0:	tsteq	ip, r5, asr #19
   145b4:	ldmib	sp, {r8, sp}^
   145b8:	tstls	r8, r6, lsr r5
   145bc:			; <UNDEFINED> instruction: 0x000bebb4
   145c0:	tsteq	ip, r5, ror fp
   145c4:	ldmib	sp, {r1, r2, r8, sl, fp, ip, pc}^
   145c8:	svclt	0x0064bc28
   145cc:	ldrls	r2, [r8], #-1025	; 0xfffffbff
   145d0:	tsteq	sl, r5, asr #19
   145d4:			; <UNDEFINED> instruction: 0x912c2100
   145d8:	ldrdeq	lr, [sl, -sp]!
   145dc:	streq	lr, [r0], #-3003	; 0xfffff445
   145e0:	bl	1f25e28 <__assert_fail@plt+0x1f225f0>
   145e4:	svclt	0x00680501
   145e8:	strtmi	r2, [sl], -r1, lsl #2
   145ec:			; <UNDEFINED> instruction: 0x912cbf68
   145f0:	stmib	r0, {r0, r5, r9, sl, lr}^
   145f4:	bls	618e5c <__assert_fail@plt+0x615624>
   145f8:	bls	b2524c <__assert_fail@plt+0xb21a14>
   145fc:			; <UNDEFINED> instruction: 0xf7fe4313
   14600:	stmne	r8, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   14604:	tsteq	r3, r6, asr fp
   14608:	svclt	0x006c4602
   1460c:	movwcs	r2, #769	; 0x301
   14610:	ldrb	r4, [r8], #1548	; 0x60c
   14614:	bl	159a83c <__assert_fail@plt+0x1597004>
   14618:	strmi	r0, [r2], -r3, lsl #2
   1461c:	movwcs	fp, #8044	; 0x1f6c
   14620:	strmi	r2, [ip], -r0, lsl #6
   14624:	cfcmp64	lr, mvdx8, mvdx6
   14628:	bls	156e70 <__assert_fail@plt+0x153638>
   1462c:	bcc	7b25c <__assert_fail@plt+0x77a24>
   14630:			; <UNDEFINED> instruction: 0xf8cd9d0c
   14634:	stmne	r4, {r5, ip, sp, pc}
   14638:	ldmdacs	r3, {r7, sl, fp, ip, lr}^
   1463c:	orrshi	pc, r5, r0
   14640:	ldrmi	r4, [sp], -r6, ror #24
   14644:	ldrbtmi	r4, [ip], #-2406	; 0xfffff69a
   14648:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   1464c:	vqshl.s8	q2, <illegal reg q12.5>, q2
   14650:	and	r4, r4, ip, asr r4
   14654:	svcne	0x000cf854
   14658:			; <UNDEFINED> instruction: 0xf0002900
   1465c:	mnfem	f0, #5.0
   14660:			; <UNDEFINED> instruction: 0xf7ee0a10
   14664:	stmdacs	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
   14668:			; <UNDEFINED> instruction: 0xe6ded1f4
   1466c:	ldrmi	r2, [r3], -r0, lsl #4
   14670:	ldmdbmi	ip, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
   14674:	andcs	r2, r0, r5, lsl #4
   14678:			; <UNDEFINED> instruction: 0xf7ee4479
   1467c:	ldmib	sp, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
   14680:			; <UNDEFINED> instruction: 0xf7fd2318
   14684:	smuad	r3, sp, ip
   14688:	andcs	r4, r5, #1425408	; 0x15c000
   1468c:	ldrbtmi	r2, [r9], #-0
   14690:	cdp	7, 1, cr15, cr0, cr14, {7}
   14694:	ldrmi	lr, [r6, #-2392]!	; 0xfffff6a8
   14698:			; <UNDEFINED> instruction: 0x463217f3
   1469c:	movwcs	lr, #2509	; 0x9cd
   146a0:	strtmi	r4, [fp], -r2, lsr #12
   146a4:	stc2	7, cr15, [ip], {253}	; 0xfd
   146a8:	mrclt	7, 1, APSR_nzcv, cr8, cr14, {7}
   146ac:	ldrdlt	pc, [r0], -r8
   146b0:			; <UNDEFINED> instruction: 0xf8d8461c
   146b4:	strmi	lr, [r1], -r4
   146b8:	strpl	pc, [r2], -r0, lsr #23
   146bc:	stmib	sp, {sl, fp, sp}^
   146c0:	blx	fe869efa <__assert_fail@plt+0xfe8666c2>
   146c4:	stmib	sp, {r2, r9, sl, ip, lr}^
   146c8:	ble	1e9ef8 <__assert_fail@plt+0x1e66c0>
   146cc:	strcs	r4, [r0, #-1580]	; 0xfffff9d4
   146d0:	strls	r1, [sl], #-2916	; 0xfffff49c
   146d4:	bl	193b708 <__assert_fail@plt+0x1937ed0>
   146d8:	strls	r0, [fp], #-1025	; 0xfffffbff
   146dc:	ble	1deae4 <__assert_fail@plt+0x1db2ac>
   146e0:	bl	fec7ab10 <__assert_fail@plt+0xfec772d8>
   146e4:	tstls	sl, fp, lsl #2
   146e8:	bl	187ab1c <__assert_fail@plt+0x18772e4>
   146ec:	tstls	fp, lr, lsl #2
   146f0:			; <UNDEFINED> instruction: 0x560ae9dd
   146f4:	stmdbls	sp, {sl, sp}
   146f8:	bl	119a8a4 <__assert_fail@plt+0x119706c>
   146fc:	bl	fed15714 <__assert_fail@plt+0xfed11edc>
   14700:			; <UNDEFINED> instruction: 0xf0407fe1
   14704:	blls	334c44 <__assert_fail@plt+0x33140c>
   14708:	smlawtcc	r6, sp, r9, lr
   1470c:	ldmdblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14710:			; <UNDEFINED> instruction: 0xf0404299
   14714:			; <UNDEFINED> instruction: 0xf8588160
   14718:			; <UNDEFINED> instruction: 0x4664bc30
   1471c:	stc	8, cr15, [ip], #-352	; 0xfffffea0
   14720:	bfi	r4, r1, (invalid: 12:9)
   14724:	ldrdne	pc, [r0], -r8
   14728:			; <UNDEFINED> instruction: 0xf8d8461e
   1472c:	strtmi	r9, [r5], -r4
   14730:	blx	fe926166 <__assert_fail@plt+0xfe92292e>
   14734:	adfcss	f0, f0, f2
   14738:	smlabteq	ip, sp, r9, lr
   1473c:	smlatbeq	r6, r5, fp, pc	; <UNPREDICTABLE>
   14740:	smlabteq	sl, sp, r9, lr
   14744:	strcs	sp, [r0], -r6, lsl #20
   14748:	smlabbls	sl, r1, fp, r1
   1474c:	bl	187ab80 <__assert_fail@plt+0x1877348>
   14750:	tstls	fp, r5, lsl #2
   14754:	ble	1dfb5c <__assert_fail@plt+0x1dc324>
   14758:	bl	fec3a788 <__assert_fail@plt+0xfec36f50>
   1475c:	tstls	sl, fp, lsl #2
   14760:	bl	187ab94 <__assert_fail@plt+0x187735c>
   14764:	tstls	fp, r9, lsl #2
   14768:	stmdbls	sl, {r0, r2, r3, r8, sl, fp, ip, pc}
   1476c:	stmdbls	fp, {r3, r6, r8, fp, ip}
   14770:	streq	pc, [r0, #-79]	; 0xffffffb1
   14774:	tsteq	r1, r5, asr #22
   14778:	svcvc	0x00e0ebb1
   1477c:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   14780:	stmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
   14784:			; <UNDEFINED> instruction: 0xf7fe3022
   14788:	addsmi	fp, r9, #6592	; 0x19c0
   1478c:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
   14790:	ldcne	8, cr15, [r8], #-352	; 0xfffffea0
   14794:			; <UNDEFINED> instruction: 0xf8584666
   14798:			; <UNDEFINED> instruction: 0x46159c34
   1479c:	strb	r4, [r8, fp, lsl #13]
   147a0:	ldrmi	r2, [r3], -r0, lsl #4
   147a4:	svclt	0x0000e65e
   147a8:	andeq	r7, r1, ip, lsr fp
   147ac:	ldrdeq	r7, [r1], -sl
   147b0:	andeq	r7, r1, r6, lsr r8
   147b4:	andeq	r7, r1, r4, lsl #14
   147b8:	andeq	r7, r1, r0, lsl #11
   147bc:	andeq	r7, r1, r0, asr #10
   147c0:	andeq	r7, r1, r0, ror r3
   147c4:	andeq	r7, r1, r8, asr r3
   147c8:	andeq	r9, r2, sl, lsl #24
   147cc:	andeq	r7, r1, r8, lsl #4
   147d0:	andeq	r7, r1, r6, lsl #3
   147d4:	andeq	r9, r2, r6, asr #22
   147d8:	andeq	r7, r1, r0, asr r1
   147dc:	strdeq	r9, [r2], -lr
   147e0:	andeq	r6, r1, r4, lsl pc
   147e4:	andeq	r6, r1, r8, lsr #31
   147e8:	andeq	r6, r1, r6, asr pc
   147ec:	ldrdlt	pc, [r0], -r8
   147f0:			; <UNDEFINED> instruction: 0xf8d8461c
   147f4:	strmi	lr, [r1], -r4
   147f8:	strpl	pc, [r2], -r0, lsr #23
   147fc:	stmib	sp, {sl, fp, sp}^
   14800:	blx	fe86a03a <__assert_fail@plt+0xfe866802>
   14804:	stmib	sp, {r2, r9, sl, ip, lr}^
   14808:	ble	1ea038 <__assert_fail@plt+0x1e6800>
   1480c:	strcs	r4, [r0, #-1580]	; 0xfffff9d4
   14810:	strls	r1, [sl], #-2916	; 0xfffff49c
   14814:	bl	193b848 <__assert_fail@plt+0x1938010>
   14818:	strls	r0, [fp], #-1025	; 0xfffffbff
   1481c:	ble	1dec24 <__assert_fail@plt+0x1db3ec>
   14820:	bl	fec7ac50 <__assert_fail@plt+0xfec77418>
   14824:	tstls	sl, fp, lsl #2
   14828:	bl	187ac5c <__assert_fail@plt+0x1877424>
   1482c:	tstls	fp, lr, lsl #2
   14830:			; <UNDEFINED> instruction: 0x560ae9dd
   14834:	stmdbls	sp, {sl, sp}
   14838:	bl	119a9e4 <__assert_fail@plt+0x11971ac>
   1483c:	bl	fed15854 <__assert_fail@plt+0xfed1201c>
   14840:			; <UNDEFINED> instruction: 0xf0407fe1
   14844:	blls	334d28 <__assert_fail@plt+0x3314f0>
   14848:	smlawtcc	r4, sp, r9, lr
   1484c:	stclt	7, cr15, [r1], #1016	; 0x3f8
   14850:			; <UNDEFINED> instruction: 0xf0404299
   14854:			; <UNDEFINED> instruction: 0xf858816e
   14858:			; <UNDEFINED> instruction: 0x4664bc30
   1485c:	stc	8, cr15, [ip], #-352	; 0xfffffea0
   14860:	bfi	r4, r1, (invalid: 12:9)
   14864:	movwcc	r7, #6149	; 0x1805
   14868:	eorlt	pc, r0, sp, asr #17
   1486c:			; <UNDEFINED> instruction: 0xf7fe3d30
   14870:			; <UNDEFINED> instruction: 0x263cb933
   14874:	blx	fe91fc7e <__assert_fail@plt+0xfe91c446>
   14878:	stmib	sp, {r1, r2, r8}^
   1487c:	blx	fe994d26 <__assert_fail@plt+0xfe9914ee>
   14880:	stmib	sp, {r0, r2, r8}^
   14884:	ble	194cec <__assert_fail@plt+0x1914b4>
   14888:			; <UNDEFINED> instruction: 0x010eebb0
   1488c:	ldmdbls	r9, {r3, r4, r8, ip, pc}
   14890:	tsteq	r6, r1, ror #22
   14894:	ldmdbls	r8, {r0, r3, r4, r8, ip, pc}
   14898:	ldmib	sp, {r9, sl, sp}^
   1489c:	bl	483944 <__assert_fail@plt+0x48010c>
   148a0:	ldmdbls	r9, {r2, r3}
   148a4:	tsteq	r1, r6, asr #22
   148a8:	svcvc	0x00e0ebb1
   148ac:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   148b0:			; <UNDEFINED> instruction: 0xf7ff4659
   148b4:			; <UNDEFINED> instruction: 0x263cbb78
   148b8:	blx	fe91fcc2 <__assert_fail@plt+0xfe91c48a>
   148bc:	stmib	sp, {r1, r2, r8}^
   148c0:	blx	fe994d6a <__assert_fail@plt+0xfe991532>
   148c4:	stmib	sp, {r0, r2, r8}^
   148c8:	ble	194d30 <__assert_fail@plt+0x1914f8>
   148cc:			; <UNDEFINED> instruction: 0x010eebb0
   148d0:	ldmdbls	r9, {r3, r4, r8, ip, pc}
   148d4:	tsteq	r6, r1, ror #22
   148d8:	ldmdbls	r8, {r0, r3, r4, r8, ip, pc}
   148dc:	ldmib	sp, {r9, sl, sp}^
   148e0:	bl	483988 <__assert_fail@plt+0x480150>
   148e4:	ldmdbls	r9, {r2, r3}
   148e8:	tsteq	r1, r6, asr #22
   148ec:	svcvc	0x00e0ebb1
   148f0:	sbchi	pc, lr, r0, asr #32
   148f4:	ldrt	r4, [fp], #-1625	; 0xfffff9a7
   148f8:	strtmi	r9, [fp], -r5, lsl #18
   148fc:			; <UNDEFINED> instruction: 0x2608f89d
   14900:			; <UNDEFINED> instruction: 0xf8cd2901
   14904:			; <UNDEFINED> instruction: 0xf000b020
   14908:	cdp	0, 1, cr8, cr8, cr12, {5}
   1490c:	vmov	r1, s16
   14910:			; <UNDEFINED> instruction: 0xf8dd0a10
   14914:	orrslt	fp, sl, r0, lsr #32
   14918:			; <UNDEFINED> instruction: 0xf8102a2e
   1491c:	svclt	0x00142f01
   14920:	movwcs	r3, #4353	; 0x1101
   14924:	bcs	30954 <__assert_fail@plt+0x2d11c>
   14928:			; <UNDEFINED> instruction: 0xf8cdd1f6
   1492c:	teqlt	fp, r0, lsr #32
   14930:	bne	450198 <__assert_fail@plt+0x44c960>
   14934:			; <UNDEFINED> instruction: 0xf7fd9806
   14938:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   1493c:	cfstrsge	mvf15, [r1, #-508]!	; 0xfffffe04
   14940:			; <UNDEFINED> instruction: 0xf8939b06
   14944:	blcs	20c20 <__assert_fail@plt+0x1d3e8>
   14948:	cfstrsge	mvf15, [sp, #-252]!	; 0xffffff04
   1494c:	andcs	r4, r5, #2244608	; 0x224000
   14950:	teqcs	pc, #0
   14954:	movwls	r4, #21625	; 0x5479
   14958:	stc	7, cr15, [ip], #952	; 0x3b8
   1495c:	bne	4501c4 <__assert_fail@plt+0x44c98c>
   14960:	blx	febd295c <__assert_fail@plt+0xfebcf124>
   14964:			; <UNDEFINED> instruction: 0xf7fe2202
   14968:	cdp	8, 1, cr11, cr8, cr14, {7}
   1496c:			; <UNDEFINED> instruction: 0x46cb0a10
   14970:	andgt	pc, r4, #14614528	; 0xdf0000
   14974:	ldrmi	r4, [ip], -r1, lsr #13
   14978:	strpl	r4, [r1], #1276	; 0x4fc
   1497c:	and	r4, r3, r1, ror #12
   14980:	svcne	0x000cf855
   14984:	rsble	r2, r6, r0, lsl #18
   14988:	beq	4501f0 <__assert_fail@plt+0x44c9b8>
   1498c:	bl	ff6d294c <__assert_fail@plt+0xff6cf114>
   14990:	mvnsle	r2, r0, lsl #16
   14994:	andcc	lr, r1, #3489792	; 0x354000
   14998:	movwls	r4, #22233	; 0x56d9
   1499c:			; <UNDEFINED> instruction: 0xf7fe17d3
   149a0:	blx	42f2e <__assert_fail@plt+0x3f6f6>
   149a4:	blx	fe8515ba <__assert_fail@plt+0xfe84dd82>
   149a8:	blx	94dba <__assert_fail@plt+0x91582>
   149ac:	ldrmi	r3, [r9], #-780	; 0xfffffcf4
   149b0:	smlawteq	r6, sp, r9, lr
   149b4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   149b8:	svclt	0x00c2f7fe
   149bc:	vqrdmulh.s<illegal width 8>	d15, d3, d4
   149c0:			; <UNDEFINED> instruction: 0x3c0cfb02
   149c4:	movwcs	pc, #11172	; 0x2ba4	; <UNPREDICTABLE>
   149c8:	stmib	sp, {r0, r1, r5, r6, sl, lr}^
   149cc:			; <UNDEFINED> instruction: 0xf04f2322
   149d0:			; <UNDEFINED> instruction: 0xf7fe0e01
   149d4:	blx	43ae2 <__assert_fail@plt+0x402aa>
   149d8:			; <UNDEFINED> instruction: 0xf10cf503
   149dc:	blx	fe8159ea <__assert_fail@plt+0xfe8121b2>
   149e0:	stfcss	f0, [r1], {2}
   149e4:	strpl	pc, [ip, #-2818]	; 0xfffff4fe
   149e8:	stmib	sp, {r0, r3, r5, sl, lr}^
   149ec:	stmiale	r1!, {r1, r2, r5, r8}^
   149f0:	bcs	5bb60 <__assert_fail@plt+0x58328>
   149f4:	ldrmi	sp, [ip, #2270]	; 0x8de
   149f8:	stmdacs	r1, {r0, r2, r3, r4, r8, ip, lr, pc}
   149fc:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   14a00:	svcge	0x009ef6be
   14a04:	blx	fe94e966 <__assert_fail@plt+0xfe94b12e>
   14a08:	cps	#2
   14a0c:	blx	115e1a <__assert_fail@plt+0x1125e2>
   14a10:	stccs	6, cr15, [r1, #-12]
   14a14:	strvs	pc, [ip], -r2, lsl #22
   14a18:	stmib	sp, {r0, r4, r5, sl, lr}^
   14a1c:	ldmle	r6, {r1, r5, r8}^
   14a20:	bcs	5bb90 <__assert_fail@plt+0x58358>
   14a24:	ldrmi	sp, [ip, #2259]	; 0x8d3
   14a28:	stmdacs	r1, {r0, r2, r3, r8, ip, lr, pc}
   14a2c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   14a30:	ldcge	6, cr15, [r2], {190}	; 0xbe
   14a34:	ldmib	sp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   14a38:	blcs	21ad8 <__assert_fail@plt+0x1e2a0>
   14a3c:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   14a40:	svcge	0x007ef6fe
   14a44:	ldmib	sp, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   14a48:	blcs	21ad8 <__assert_fail@plt+0x1e2a0>
   14a4c:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   14a50:	stcge	6, cr15, [r2], {254}	; 0xfe
   14a54:			; <UNDEFINED> instruction: 0x4623e7bb
   14a58:	subscs	r4, r3, #76, 12	; 0x4c00000
   14a5c:	ldrdvc	r4, [r2], -r9	; <UNPREDICTABLE>
   14a60:	stmdbmi	r6, {r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
   14a64:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
   14a68:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   14a6c:			; <UNDEFINED> instruction: 0xf5014478
   14a70:	and	r6, r2, fp, lsr #3
   14a74:	svceq	0x000cf851
   14a78:	stmdavc	r0, {r3, r6, r7, r8, ip, sp, pc}
   14a7c:			; <UNDEFINED> instruction: 0xd1f94290
   14a80:	andcc	lr, r1, #3424256	; 0x344000
   14a84:	eorlt	pc, r0, sp, asr #17
   14a88:	ldrbne	r9, [r3, r5, lsl #6]
   14a8c:	stmialt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14a90:			; <UNDEFINED> instruction: 0x01210128
   14a94:	b	101b6c0 <__assert_fail@plt+0x1017e88>
   14a98:	bl	1830af0 <__assert_fail@plt+0x182d2b8>
   14a9c:	stmdane	r9, {r0, r2}^
   14aa0:	stmdane	r9, {r6, r8, lr}^
   14aa4:			; <UNDEFINED> instruction: 0xf04f4140
   14aa8:			; <UNDEFINED> instruction: 0xf7ff0e01
   14aac:			; <UNDEFINED> instruction: 0xf8cdbb61
   14ab0:	str	fp, [sl, -r0, lsr #32]!
   14ab4:	vqrdmulh.s<illegal width 8>	d15, d3, d0
   14ab8:	smlatbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
   14abc:	strcc	pc, [ip], -r2, lsl #22
   14ac0:	stmib	sp, {r0, r4, r5, sl, lr}^
   14ac4:			; <UNDEFINED> instruction: 0xf04f0124
   14ac8:			; <UNDEFINED> instruction: 0xf7fe0901
   14acc:			; <UNDEFINED> instruction: 0x0128bb62
   14ad0:	blne	254f5c <__assert_fail@plt+0x251724>
   14ad4:	andsvc	lr, r4, r0, asr #20
   14ad8:	andeq	lr, r5, r0, ror #22
   14adc:	cmpmi	r0, r9, asr #16
   14ae0:	cmpmi	r0, r9, asr #16
   14ae4:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   14ae8:	blt	1792aec <__assert_fail@plt+0x178f2b4>
   14aec:	bl	ffbd2aac <__assert_fail@plt+0xffbcf274>
   14af0:	movtls	r9, #23046	; 0x5a06
   14af4:	andscs	r6, r5, #16
   14af8:	subls	r9, r4, sl, lsl #16
   14afc:	addvc	pc, sl, pc, asr #8
   14b00:			; <UNDEFINED> instruction: 0xf7fe9005
   14b04:	ldmib	sp, {r5, fp, ip, sp, pc}^
   14b08:	movwcs	r7, #6154	; 0x180a
   14b0c:			; <UNDEFINED> instruction: 0x0c07eb17
   14b10:	cmpmi	r2, r2, asr #12
   14b14:			; <UNDEFINED> instruction: 0x0c0ceb1c
   14b18:	cmpmi	r2, r1, asr #12
   14b1c:			; <UNDEFINED> instruction: 0x0c07eb1c
   14b20:	tsteq	r1, r2, asr #22
   14b24:			; <UNDEFINED> instruction: 0x0c0ceb1c
   14b28:	bl	1066358 <__assert_fail@plt+0x1062b20>
   14b2c:			; <UNDEFINED> instruction: 0xf7fe0202
   14b30:	blx	42bb6 <__assert_fail@plt+0x3f37e>
   14b34:			; <UNDEFINED> instruction: 0xf10cf503
   14b38:	blx	fe815b46 <__assert_fail@plt+0xfe81230e>
   14b3c:	stfcss	f0, [r1], {2}
   14b40:	strpl	pc, [ip, #-2818]	; 0xfffff4fe
   14b44:	stmib	sp, {r0, r3, r5, sl, lr}^
   14b48:	ldmle	ip!, {r2, r5, r8}
   14b4c:	bcs	5bcbc <__assert_fail@plt+0x58484>
   14b50:	ldrmi	sp, [ip, #2233]	; 0x8b9
   14b54:	stmdacs	r1, {r0, r2, r8, ip, lr, pc}
   14b58:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   14b5c:	blge	69265c <__assert_fail@plt+0x68ee24>
   14b60:	ldmib	sp, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   14b64:	blcs	21bfc <__assert_fail@plt+0x1e3c4>
   14b68:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   14b6c:	blge	49276c <__assert_fail@plt+0x48ef34>
   14b70:	svclt	0x0000e7a9
   14b74:	andeq	r6, r1, r0, lsr #24
   14b78:	andeq	r6, r1, r0, ror #23
   14b7c:	ldrdeq	r9, [r2], -lr
   14b80:	andeq	r6, r1, r0, lsl #22
   14b84:	svcmi	0x00f0e92d
   14b88:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   14b8c:	ldrmi	r8, [r8], r2, lsl #22
   14b90:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14b94:			; <UNDEFINED> instruction: 0xf8df4604
   14b98:	strmi	r3, [r8], -r4, asr #19
   14b9c:			; <UNDEFINED> instruction: 0xf5ad447a
   14ba0:	tstls	ip, sp, ror sp
   14ba4:	ldmpl	r3, {r0, r1, r4, sl, ip, pc}^
   14ba8:	mvnsls	r6, #1769472	; 0x1b0000
   14bac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14bb0:	ldc	7, cr15, [r4], #952	; 0x3b8
   14bb4:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14bb8:	strtcs	pc, [r0], #-2269	; 0xfffff723
   14bbc:	tstls	r4, #2063597568	; 0x7b000000
   14bc0:	strtcc	pc, [r4], #-2269	; 0xfffff723
   14bc4:	tstls	r2, #-1342177280	; 0xb0000000
   14bc8:	stccs	0, cr9, [r0, #-88]	; 0xffffffa8
   14bcc:	mvnhi	pc, #0
   14bd0:			; <UNDEFINED> instruction: 0xf8d5686b
   14bd4:	bls	33cbdc <__assert_fail@plt+0x3393a4>
   14bd8:			; <UNDEFINED> instruction: 0x46169310
   14bdc:	blcc	92c2c <__assert_fail@plt+0x8f3f4>
   14be0:	vqdmulh.s<illegal width 8>	d2, d0, d13
   14be4:	blcs	235204 <__assert_fail@plt+0x2319cc>
   14be8:	mrrcge	8, 15, sp, ip, cr7
   14bec:	tstcs	r0, r8, lsr r2
   14bf0:			; <UNDEFINED> instruction: 0xf7ee4620
   14bf4:			; <UNDEFINED> instruction: 0xf8dfecdc
   14bf8:	andcs	r1, r4, #108, 18	; 0x1b0000
   14bfc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   14c00:	stcl	7, cr15, [r4, #952]!	; 0x3b8
   14c04:	ldmdbvc	r2!, {r3, r5, r7, r8, fp, ip, sp, pc}
   14c08:	orrslt	r1, r2, r7, lsr sp
   14c0c:			; <UNDEFINED> instruction: 0x4611463b
   14c10:	and	r2, r6, r1
   14c14:			; <UNDEFINED> instruction: 0xf0002922
   14c18:	ldmdavc	r9, {r1, r2, r3, r4, r5, r7, r8, pc}^
   14c1c:	movwcc	r3, #4097	; 0x1001
   14c20:	ldmdbcs	ip, {r0, r3, r4, r5, r8, ip, sp, pc}^
   14c24:	ldmdavc	r9, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   14c28:	ldmdbcs	ip, {r0, r8, r9, ip, sp}^
   14c2c:	stmdbcs	r2!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   14c30:			; <UNDEFINED> instruction: 0x4629d0f3
   14c34:	svcge	0x003b9d0b
   14c38:	ldrtmi	r4, [sl], -r8, lsr #12
   14c3c:			; <UNDEFINED> instruction: 0xffc8f00f
   14c40:			; <UNDEFINED> instruction: 0xf0002800
   14c44:	mcr	3, 0, r8, cr8, cr1, {5}
   14c48:	movwcs	r5, #2576	; 0xa10
   14c4c:	ldmdavc	r3!, {r0, r1, r2, r3, r8, r9, ip, pc}
   14c50:			; <UNDEFINED> instruction: 0xf0002b00
   14c54:	stfgtd	f0, [pc], {82}	; 0x52
   14c58:	strbtls	sl, [sl], -r2, lsl #27
   14c5c:	stmdaeq	r1, {r3, ip, sp, lr, pc}
   14c60:	subshi	pc, sp, #9240576	; 0x8d0000
   14c64:	stmdavc	ip!, {r6, r9, ip, sp, lr, pc}^
   14c68:	ldrd	pc, [r0], -r7	; <UNPREDICTABLE>
   14c6c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14c70:			; <UNDEFINED> instruction: 0xf50d9408
   14c74:	ldmib	r7, {r2, r4, r6, r7, r8, r9, fp, ip, sp, lr}^
   14c78:	strgt	r4, [pc, #-1540]	; 1467c <__assert_fail@plt+0x10e44>
   14c7c:	stfeqd	f7, [r1], {4}
   14c80:	blge	97bca8 <__assert_fail@plt+0x978470>
   14c84:	bl	6398c4 <__assert_fail@plt+0x63608c>
   14c88:	bl	1256ca8 <__assert_fail@plt+0x1253470>
   14c8c:	ldmdavs	lr!, {r1, r2, r5, r6, r7, r8, fp, ip, sp, lr}
   14c90:	stmib	fp, {r0, r1, r2, r3, sl, fp, lr, pc}^
   14c94:	b	13f70c4 <__assert_fail@plt+0x13f388c>
   14c98:	strbtmi	r7, [r0], ip, ror #19
   14c9c:	stmdbhi	lr, {r0, r1, r3, r6, r7, r8, fp, sp, lr, pc}
   14ca0:	subsvs	pc, r8, fp, asr #17
   14ca4:	strls	r2, [r8], #-1538	; 0xfffff9fe
   14ca8:	stceq	0, cr15, [r0], {79}	; 0x4f
   14cac:			; <UNDEFINED> instruction: 0xf8cb9c10
   14cb0:	ldmvs	lr!, {r2, r3, r4, sp, lr}
   14cb4:	subsmi	pc, ip, fp, asr #17
   14cb8:	b	13ef0b0 <__assert_fail@plt+0x13eb878>
   14cbc:	strtmi	r7, [r0], r4, ror #19
   14cc0:	stmib	fp, {r1, r2, r3, sl, fp, ip, pc}^
   14cc4:	b	13f710c <__assert_fail@plt+0x13f38d4>
   14cc8:	ldrtmi	r7, [r0], r6, ror #19
   14ccc:	eor	pc, r0, r4, asr #17
   14cd0:	strgt	r9, [pc, #-3080]	; 140d0 <__assert_fail@plt+0x10898>
   14cd4:	ldmdavs	lr!, {r0, r1, r2, r3, sl, fp, lr, pc}^
   14cd8:	ldmdbhi	r2, {r0, r1, r3, r6, r7, r8, fp, sp, lr, pc}
   14cdc:	eorsgt	pc, r0, fp, asr #17
   14ce0:	b	13f9d08 <__assert_fail@plt+0x13f64d0>
   14ce4:	strgt	r7, [pc, #-2534]	; 14306 <__assert_fail@plt+0x10ace>
   14ce8:	blls	2267b0 <__assert_fail@plt+0x222f78>
   14cec:			; <UNDEFINED> instruction: 0xf60f6abc
   14cf0:	ldmib	r7, {r5, r6, r8, r9, sl}^
   14cf4:	stmib	fp, {r8, r9, sl, sp, lr}^
   14cf8:			; <UNDEFINED> instruction: 0xf50a8914
   14cfc:	ldm	r3, {r0, r2, r3, r5, r6, r7, fp}
   14d00:	cpsie	,#3
   14d04:			; <UNDEFINED> instruction: 0xf50979ed
   14d08:	bl	5a7180 <__assert_fail@plt+0x5a3948>
   14d0c:			; <UNDEFINED> instruction: 0xf508060a
   14d10:			; <UNDEFINED> instruction: 0xf8cb581c
   14d14:	vhadd.s8	q10, q8, q0
   14d18:	stmib	fp, {r0, r2, r3, r8, r9, ip}^
   14d1c:			; <UNDEFINED> instruction: 0xf8cbcc27
   14d20:	bl	1204fd8 <__assert_fail@plt+0x12017a0>
   14d24:	stmib	fp, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   14d28:			; <UNDEFINED> instruction: 0xf50dcc29
   14d2c:			; <UNDEFINED> instruction: 0xf8cb7a8c
   14d30:			; <UNDEFINED> instruction: 0x4644c0b0
   14d34:	adcsgt	pc, r4, fp, lsl #17
   14d38:	adcsgt	pc, ip, fp, lsl #17
   14d3c:			; <UNDEFINED> instruction: 0xec32e9cb
   14d40:	sbccc	pc, r4, fp, asr #17
   14d44:	stm	r5, {r0, r1, r3, r4, r6, r9, sl, lr}
   14d48:	strbtmi	r0, [r5], -r3
   14d4c:	addsgt	pc, r8, fp, lsr #17
   14d50:	adcsgt	pc, r6, fp, lsr #17
   14d54:	adcsgt	pc, r8, fp, asr #17
   14d58:	ldrmi	r4, [r9], fp, asr #13
   14d5c:	adcsmi	r2, fp, #0, 6
   14d60:	rscscc	pc, pc, #79	; 0x4f
   14d64:	adcsmi	fp, r2, #8, 30
   14d68:			; <UNDEFINED> instruction: 0xf50dd321
   14d6c:	cdp	8, 1, cr7, cr8, cr2, {5}
   14d70:			; <UNDEFINED> instruction: 0x46510a10
   14d74:	andmi	pc, r0, sl, asr #17
   14d78:			; <UNDEFINED> instruction: 0xf00f4642
   14d7c:	cmplt	r8, r9, lsr #30	; <UNPREDICTABLE>
   14d80:	ldrdne	pc, [r8], -r8	; <UNPREDICTABLE>
   14d84:			; <UNDEFINED> instruction: 0xf8d8b131
   14d88:			; <UNDEFINED> instruction: 0xf8d92020
   14d8c:	addsmi	r3, sl, #200	; 0xc8
   14d90:	bichi	pc, r8, #64	; 0x40
   14d94:	strbteq	pc, [sp], #1284	; 0x504	; <UNPREDICTABLE>
   14d98:	msrmi	CPSR_sxc, #1325400064	; 0x4f000000
   14d9c:	cmneq	r6, #192, 4	; <UNPREDICTABLE>
   14da0:	ldrpl	pc, [ip], #-1284	; 0xfffffafc
   14da4:	bl	115b184 <__assert_fail@plt+0x115794c>
   14da8:	strmi	r0, [r3, #1799]!	; 0x707
   14dac:			; <UNDEFINED> instruction: 0x46cbd1d6
   14db0:	ldrdeq	pc, [r0], #139	; 0x8b
   14db4:			; <UNDEFINED> instruction: 0xf8dbb138
   14db8:	smlawtlt	r1, ip, r0, r1
   14dbc:	stmib	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14dc0:			; <UNDEFINED> instruction: 0xf0002800
   14dc4:			; <UNDEFINED> instruction: 0x4658811e
   14dc8:	stc2	7, cr15, [r4], {253}	; 0xfd
   14dcc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14dd0:	sbchi	pc, r7, r0, asr #32
   14dd4:	umlalsmi	pc, r5, fp, r8	; <UNPREDICTABLE>
   14dd8:			; <UNDEFINED> instruction: 0xf0402c00
   14ddc:			; <UNDEFINED> instruction: 0xf89b8119
   14de0:	mcrcs	0, 0, r6, cr0, cr8, {4}
   14de4:	addhi	pc, sp, r0
   14de8:	ldm	r3, {r7, r8, r9, fp, sp, pc}
   14dec:	blls	4d4e00 <__assert_fail@plt+0x4d15c8>
   14df0:	andeq	lr, r3, r3, lsl #17
   14df4:	stccs	6, cr2, [r0], {1}
   14df8:	blls	4c8f7c <__assert_fail@plt+0x4c5744>
   14dfc:			; <UNDEFINED> instruction: 0xf0002b00
   14e00:			; <UNDEFINED> instruction: 0xf8df839e
   14e04:	ldmdals	r2, {r2, r5, r6, r8, r9, sl, ip}
   14e08:			; <UNDEFINED> instruction: 0xf7ee4479
   14e0c:	andcs	lr, r5, #156, 18	; 0x270000
   14e10:			; <UNDEFINED> instruction: 0xf0402800
   14e14:			; <UNDEFINED> instruction: 0xf8df8310
   14e18:	ldrbtmi	r1, [r9], #-1876	; 0xfffff8ac
   14e1c:	b	12d2ddc <__assert_fail@plt+0x12cf5a4>
   14e20:			; <UNDEFINED> instruction: 0xf84ef7fd
   14e24:	andcs	r9, r5, #19456	; 0x4c00
   14e28:			; <UNDEFINED> instruction: 0x1744f8df
   14e2c:	andcs	sl, r0, r6, asr #26
   14e30:	ldrbtmi	r6, [r9], #-2078	; 0xfffff7e2
   14e34:	ldrdhi	pc, [r4], -r3
   14e38:	b	f52df8 <__assert_fail@plt+0xf4f5c0>
   14e3c:			; <UNDEFINED> instruction: 0x463217f7
   14e40:	andhi	pc, r0, sp, asr #17
   14e44:			; <UNDEFINED> instruction: 0xf7fd463b
   14e48:	ldmdals	r3, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
   14e4c:			; <UNDEFINED> instruction: 0xf7ee4629
   14e50:	orrlt	lr, r0, ip, asr r9
   14e54:			; <UNDEFINED> instruction: 0x171cf8df
   14e58:	andcs	r2, r0, r5, lsl #4
   14e5c:			; <UNDEFINED> instruction: 0xf7ee4479
   14e60:	tstcs	r0, sl, lsr #20
   14e64:			; <UNDEFINED> instruction: 0x4606aab0
   14e68:			; <UNDEFINED> instruction: 0xf7fd4628
   14e6c:	strmi	pc, [r1], -r9, ror #18
   14e70:			; <UNDEFINED> instruction: 0xf7fd4630
   14e74:	ldclge	8, cr15, [r1, #-148]	; 0xffffff6c
   14e78:	beq	4506e0 <__assert_fail@plt+0x44cea8>
   14e7c:			; <UNDEFINED> instruction: 0x462a9913
   14e80:	cdp2	0, 10, cr15, cr6, cr15, {0}
   14e84:			; <UNDEFINED> instruction: 0xf8dfb1c0
   14e88:	andcs	r1, r5, #240, 12	; 0xf000000
   14e8c:	bvs	1bdce94 <__assert_fail@plt+0x1bd965c>
   14e90:			; <UNDEFINED> instruction: 0xf7ee4479
   14e94:	bge	fec4f6dc <__assert_fail@plt+0xfec4bea4>
   14e98:	strmi	r2, [r3], -r0, lsl #2
   14e9c:	ldrmi	r4, [sp], -r8, lsr #12
   14ea0:			; <UNDEFINED> instruction: 0xf94ef7fd
   14ea4:	strmi	sl, [r6], -r9, lsr #19
   14ea8:			; <UNDEFINED> instruction: 0xf7fc4638
   14eac:	shsub16mi	pc, r1, sp	; <UNPREDICTABLE>
   14eb0:	strtmi	r4, [r8], -r2, lsl #12
   14eb4:			; <UNDEFINED> instruction: 0xf804f7fd
   14eb8:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx6
   14ebc:	bls	2d7704 <__assert_fail@plt+0x2d3ecc>
   14ec0:	mulle	r1, r0, r2
   14ec4:	cdp2	0, 8, cr15, cr0, cr15, {0}
   14ec8:			; <UNDEFINED> instruction: 0xf7ee980f
   14ecc:			; <UNDEFINED> instruction: 0xf8dfe982
   14ed0:			; <UNDEFINED> instruction: 0xf8df26ac
   14ed4:	ldrbtmi	r3, [sl], #-1672	; 0xfffff978
   14ed8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14edc:	ldrshmi	r9, [sl], #-187	; 0xffffff45
   14ee0:	andhi	pc, pc, #65	; 0x41
   14ee4:			; <UNDEFINED> instruction: 0xf50d4630
   14ee8:	ldc	13, cr7, [sp], #500	; 0x1f4
   14eec:	pop	{r1, r8, r9, fp, pc}
   14ef0:	blcs	838eb8 <__assert_fail@plt+0x835680>
   14ef4:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {1}
   14ef8:			; <UNDEFINED> instruction: 0xf8dfe677
   14efc:	ldrbtmi	r6, [lr], #-1668	; 0xfffff97c
   14f00:	ldmib	fp, {r0, r3, r5, r7, r9, sl, sp, lr, pc}^
   14f04:			; <UNDEFINED> instruction: 0xf8db2127
   14f08:	ldmib	fp, {r2, r3, r5, r7, ip, lr}^
   14f0c:	b	1160fb8 <__assert_fail@plt+0x115d780>
   14f10:	movwmi	r0, #63234	; 0xf702
   14f14:	ldrsbtne	pc, [r0], fp	; <UNPREDICTABLE>
   14f18:	strmi	r4, [fp], #-824	; 0xfffffcc8
   14f1c:	blcs	65b30 <__assert_fail@plt+0x622f8>
   14f20:	adchi	pc, r5, r0, asr #6
   14f24:	sbcle	r2, r8, r0, lsl #24
   14f28:	vpadd.f32	d2, d0, d1
   14f2c:	bcs	75968 <__assert_fail@plt+0x72130>
   14f30:	addshi	pc, fp, #0, 6
   14f34:	ldrdcc	pc, [r0], fp	; <UNPREDICTABLE>
   14f38:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   14f3c:			; <UNDEFINED> instruction: 0xf8db8291
   14f40:	blcs	611e8 <__assert_fail@plt+0x5d9b0>
   14f44:	addhi	pc, r7, #0, 6
   14f48:	ldrdcc	pc, [r4], fp	; <UNPREDICTABLE>
   14f4c:	ldrsbtcs	pc, [r0], fp	; <UNPREDICTABLE>
   14f50:	blcs	65fa4 <__assert_fail@plt+0x6276c>
   14f54:			; <UNDEFINED> instruction: 0xf8dfddb1
   14f58:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
   14f5c:			; <UNDEFINED> instruction: 0xffb0f7fc
   14f60:			; <UNDEFINED> instruction: 0xf89be7ab
   14f64:	mcrcs	0, 0, r6, cr0, cr5, {5}
   14f68:	blls	34920c <__assert_fail@plt+0x3459d4>
   14f6c:			; <UNDEFINED> instruction: 0xf8db9916
   14f70:	strmi	r2, [fp], #-0
   14f74:			; <UNDEFINED> instruction: 0xf04f429a
   14f78:			; <UNDEFINED> instruction: 0xf0c00205
   14f7c:			; <UNDEFINED> instruction: 0xf8df8219
   14f80:	andcs	r1, r0, r8, lsl #12
   14f84:			; <UNDEFINED> instruction: 0xf7ee4479
   14f88:			; <UNDEFINED> instruction: 0xf8dbe996
   14f8c:			; <UNDEFINED> instruction: 0xf7fc1000
   14f90:			; <UNDEFINED> instruction: 0x2600ff97
   14f94:	stmdacs	r4!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}^
   14f98:	mvnshi	pc, r0, lsl #6
   14f9c:	tstls	r2, #205824	; 0x32400
   14fa0:	movwls	r2, #62208	; 0xf300
   14fa4:	ldmdbls	r2, {r1, r5, r9, fp, sp}
   14fa8:			; <UNDEFINED> instruction: 0xf1a2d00c
   14fac:	blx	fec95924 <__assert_fail@plt+0xfec920ec>
   14fb0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   14fb4:	ldcpl	8, cr1, [r8], #748	; 0x2ec
   14fb8:	ldmdavc	sl, {r0, r1, r2, r3, r4, r6, sl, fp, ip}^
   14fbc:			; <UNDEFINED> instruction: 0xf8012a22
   14fc0:	mvnsle	r0, r1, lsl #22
   14fc4:	ldmdals	r2, {r8, r9, sp}
   14fc8:			; <UNDEFINED> instruction: 0xf00f700b
   14fcc:	cdp	13, 0, cr15, cr8, cr1, {2}
   14fd0:			; <UNDEFINED> instruction: 0x46060a10
   14fd4:			; <UNDEFINED> instruction: 0xf43f2800
   14fd8:	smlsdxcc	r1, r7, pc, sl	; <UNPREDICTABLE>
   14fdc:			; <UNDEFINED> instruction: 0xf817463e
   14fe0:	blcs	363bec <__assert_fail@plt+0x3603b4>
   14fe4:	bicshi	pc, r7, r0, lsl #4
   14fe8:	ldmle	r7!, {r3, r8, r9, fp, sp}^
   14fec:	mrc	15, 0, sl, cr8, cr11, {1}
   14ff0:			; <UNDEFINED> instruction: 0x46290a10
   14ff4:			; <UNDEFINED> instruction: 0xf00f463a
   14ff8:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14ffc:	mcrge	4, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   15000:			; <UNDEFINED> instruction: 0xf04fe7c7
   15004:			; <UNDEFINED> instruction: 0xf8cb33ff
   15008:			; <UNDEFINED> instruction: 0xf8cb00cc
   1500c:	ldrb	r3, [sl], r8, asr #1
   15010:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   15014:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15018:	stmdb	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1501c:			; <UNDEFINED> instruction: 0xff50f7fc
   15020:	umullseq	pc, r8, fp, r8	; <UNPREDICTABLE>
   15024:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   15028:			; <UNDEFINED> instruction: 0xf0402800
   1502c:	bls	535750 <__assert_fail@plt+0x531f18>
   15030:	ldrsbtvs	pc, [r0], fp	; <UNPREDICTABLE>
   15034:	stmdavs	r5!, {r2, r4, r6, r7, fp, ip, lr}
   15038:			; <UNDEFINED> instruction: 0xf0402e00
   1503c:	svcls	0x0012826f
   15040:			; <UNDEFINED> instruction: 0xf0002f00
   15044:	cfmac32	mvfx8, mvfx8, mvfx0
   15048:	blls	2df890 <__assert_fail@plt+0x2dc058>
   1504c:			; <UNDEFINED> instruction: 0xf0004293
   15050:			; <UNDEFINED> instruction: 0xf8df8218
   15054:	ldrtmi	r1, [r0], -r0, asr #10
   15058:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1505c:	stmdb	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15060:	tstcs	r1, fp, lsr r6
   15064:	strtmi	r4, [r8], -r2, lsl #12
   15068:	b	ff4d3028 <__assert_fail@plt+0xff4cf7f0>
   1506c:	ldmib	sp, {r2, r4, r5, r7, r8, sp, lr, pc}^
   15070:			; <UNDEFINED> instruction: 0xf1b88974
   15074:			; <UNDEFINED> instruction: 0xf1790f00
   15078:	vsubw.s8	q8, q0, d0
   1507c:			; <UNDEFINED> instruction: 0xf8db823c
   15080:	blcs	a1148 <__assert_fail@plt+0x9d910>
   15084:	andshi	pc, r0, #0
   15088:	orrseq	pc, r4, pc, asr #12
   1508c:	mvnsvc	pc, pc, asr #13
   15090:	tsteq	r1, r8, lsl fp
   15094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15098:			; <UNDEFINED> instruction: 0xf04f9118
   1509c:	bl	12614a0 <__assert_fail@plt+0x125dc68>
   150a0:	ldrmi	r0, [r9, #256]	; 0x100
   150a4:	rsbvc	pc, ip, #64, 4
   150a8:	ldrmi	fp, [r0, #3848]	; 0xf08
   150ac:			; <UNDEFINED> instruction: 0xf04f9119
   150b0:	ldmib	sp, {r8, r9, sl}^
   150b4:			; <UNDEFINED> instruction: 0xf0802318
   150b8:	bcs	35834 <__assert_fail@plt+0x31ffc>
   150bc:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   150c0:	bicshi	pc, sp, r0, lsl #5
   150c4:	bfine	r9, r8, #22, #5
   150c8:			; <UNDEFINED> instruction: 0x46134619
   150cc:	stmdbls	lr, {r1, r3, r9, sl, lr}
   150d0:	ldmdbls	r8, {r0, r2, r3, r9, sl, lr}
   150d4:	ldmib	sp, {r0, r3, r5, r6, r8, sp, lr}^
   150d8:	addsmi	r0, r9, #24, 2
   150dc:	addsmi	fp, r0, #12, 30	; 0x30
   150e0:			; <UNDEFINED> instruction: 0xf0072701
   150e4:	svccs	0x00000701
   150e8:	mvnshi	pc, r0, asr #32
   150ec:	movwcs	lr, #59867	; 0xe9db
   150f0:	rscscc	pc, pc, pc, asr #32
   150f4:	mvnscc	pc, pc, asr #32
   150f8:	umlalsgt	pc, r5, fp, r8	; <UNPREDICTABLE>
   150fc:	bl	14db154 <__assert_fail@plt+0x14d791c>
   15100:	blls	39650c <__assert_fail@plt+0x392cd4>
   15104:	svclt	0x006c46a1
   15108:	tstcs	r0, r1, lsl #2
   1510c:			; <UNDEFINED> instruction: 0x17e3611c
   15110:	svclt	0x000c429d
   15114:	smlatbcs	r1, r4, r2, r4
   15118:			; <UNDEFINED> instruction: 0xf0402900
   1511c:	ldmib	fp, {r0, r1, r2, r3, r4, r6, r7, r8, pc}^
   15120:	bfine	r2, r0, #6, #12
   15124:	addmi	r4, fp, #157286400	; 0x9600000
   15128:	svclt	0x0008990e
   1512c:	smullvs	r4, sl, r2, r2
   15130:			; <UNDEFINED> instruction: 0xf04fbf14
   15134:			; <UNDEFINED> instruction: 0xf04f0a01
   15138:			; <UNDEFINED> instruction: 0xf0400a00
   1513c:			; <UNDEFINED> instruction: 0xf8db81cf
   15140:	stmdacs	r0, {r2, r3, r5, r7}
   15144:	strhi	pc, [ip], #64	; 0x40
   15148:	umullscc	pc, r9, fp, r8	; <UNPREDICTABLE>
   1514c:			; <UNDEFINED> instruction: 0xf0002b00
   15150:			; <UNDEFINED> instruction: 0xf8db8559
   15154:	stccs	0, cr5, [r0, #-624]	; 0xfffffd90
   15158:	ldrbhi	pc, [r4, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   1515c:	ldrdcc	pc, [r0], fp	; <UNPREDICTABLE>
   15160:			; <UNDEFINED> instruction: 0xf0002b00
   15164:	blls	3b6360 <__assert_fail@plt+0x3b2b28>
   15168:	subsvc	pc, ip, fp, asr #17
   1516c:	strvc	lr, [r0, -r3, asr #19]
   15170:			; <UNDEFINED> instruction: 0xf1bc609f
   15174:			; <UNDEFINED> instruction: 0xf0400f00
   15178:			; <UNDEFINED> instruction: 0x46538553
   1517c:	stmdbls	lr, {r0, r1, r2, r4, r6, r9, sl, lr}
   15180:	rscscc	pc, pc, #79	; 0x4f
   15184:			; <UNDEFINED> instruction: 0xf8db620a
   15188:	bcs	1d420 <__assert_fail@plt+0x19be8>
   1518c:	strthi	pc, [r1], #64	; 0x40
   15190:	bvs	4bb9d0 <__assert_fail@plt+0x4b8198>
   15194:			; <UNDEFINED> instruction: 0xf10d990e
   15198:	cdp	8, 1, cr0, cr8, cr0, {6}
   1519c:	stmib	r8, {r4, r9, fp}^
   151a0:	stmdbvs	ip, {r0, r1, r8, fp, sp, lr, pc}^
   151a4:	andpl	pc, r0, r8, asr #17
   151a8:	ldrbcc	pc, [pc, #79]!	; 151ff <__assert_fail@plt+0x119c7>	; <UNPREDICTABLE>
   151ac:	movwvc	lr, #6600	; 0x19c8
   151b0:	andsmi	pc, r4, r8, asr #17
   151b4:	orrvs	r4, sp, ip, lsl #12
   151b8:	eorcs	pc, r0, r8, asr #17
   151bc:	ldc2	0, cr15, [r4, #-60]!	; 0xffffffc4
   151c0:	strmi	r4, [r1], r1, lsr #12
   151c4:			; <UNDEFINED> instruction: 0xf8cd4640
   151c8:			; <UNDEFINED> instruction: 0xf7fc9020
   151cc:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   151d0:	subshi	pc, r5, #64	; 0x40
   151d4:	ldrsbtcc	pc, [r0], fp	; <UNPREDICTABLE>
   151d8:	blcs	39e20 <__assert_fail@plt+0x365e8>
   151dc:	andshi	pc, r2, #64	; 0x40
   151e0:			; <UNDEFINED> instruction: 0xf8d89b0e
   151e4:			; <UNDEFINED> instruction: 0xf8d82008
   151e8:	ldmdavs	r8, {ip}
   151ec:	ldmvs	sl, {r0, r1, r4, r9, ip, pc}
   151f0:			; <UNDEFINED> instruction: 0xf8d8685d
   151f4:	andsls	r4, r4, #4
   151f8:	ldrdcs	pc, [ip], -r8
   151fc:	svclt	0x00084281
   15200:			; <UNDEFINED> instruction: 0xf8d342ac
   15204:	tstls	r8, r0, lsl r0
   15208:	ldmvs	sl, {r3, r9, ip, pc}^
   1520c:	ldrls	r9, [ip], #-26	; 0xffffffe6
   15210:			; <UNDEFINED> instruction: 0xf8d8920c
   15214:	ldrls	r2, [lr, #-16]
   15218:			; <UNDEFINED> instruction: 0x461a9212
   1521c:			; <UNDEFINED> instruction: 0xf8d86952
   15220:	andsls	r3, r6, #20
   15224:	umlalscs	pc, r5, fp, r8	; <UNPREDICTABLE>
   15228:	ldrbhi	pc, [ip], r0, asr #32	; <UNPREDICTABLE>
   1522c:	stmdals	r8, {r2, r3, r8, fp, ip, pc}
   15230:	ldrmi	lr, [r3, #-2525]	; 0xfffff623
   15234:	blx	fec5bb40 <__assert_fail@plt+0xfec58308>
   15238:	adcmi	pc, ip, #1073741856	; 0x40000020
   1523c:	cmpne	r1, pc, asr #20
   15240:	tstcs	r0, r8, lsl #30
   15244:			; <UNDEFINED> instruction: 0xf0002900
   15248:	ldmdbls	r2, {r0, r2, r3, r6, r7, r9, sl, pc}
   1524c:			; <UNDEFINED> instruction: 0xf0404549
   15250:	ldmdbls	r6, {r0, r3, r6, r7, r9, sl, pc}
   15254:			; <UNDEFINED> instruction: 0xf040428b
   15258:	bcs	36d74 <__assert_fail@plt+0x3353c>
   1525c:	mcrge	4, 1, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
   15260:	andcs	r4, r5, #3358720	; 0x334000
   15264:	stclge	0, cr2, [r2]
   15268:			; <UNDEFINED> instruction: 0xf04f4479
   1526c:			; <UNDEFINED> instruction: 0xf7ee0a01
   15270:			; <UNDEFINED> instruction: 0xf7fce822
   15274:	stmibmi	r9, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}^
   15278:	andcs	r2, r0, r5, lsl #4
   1527c:			; <UNDEFINED> instruction: 0xf7ee4479
   15280:			; <UNDEFINED> instruction: 0x4622e81a
   15284:			; <UNDEFINED> instruction: 0x46074659
   15288:			; <UNDEFINED> instruction: 0xf7fc4640
   1528c:			; <UNDEFINED> instruction: 0x4601ff59
   15290:			; <UNDEFINED> instruction: 0xf7fc4638
   15294:	stmibmi	r2, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}^
   15298:	andcs	r2, r0, r5, lsl #4
   1529c:			; <UNDEFINED> instruction: 0xf7ee4479
   152a0:	strtmi	lr, [r2], -sl, lsl #16
   152a4:			; <UNDEFINED> instruction: 0x46074659
   152a8:			; <UNDEFINED> instruction: 0xf7fc980e
   152ac:	strmi	pc, [r1], -r9, asr #30
   152b0:	svcmi	0x00bc4638
   152b4:	mcr2	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   152b8:	ldrbtmi	r4, [pc], #-2747	; 152c0 <__assert_fail@plt+0x11a88>
   152bc:	sxtahmi	r4, ip, sl, ror #8
   152c0:	blls	726da8 <__assert_fail@plt+0x723570>
   152c4:	addmi	r9, fp, #491520	; 0x78000
   152c8:	ldrbhi	pc, [r9, r0]	; <UNPREDICTABLE>
   152cc:	ldrbtmi	r4, [r9], #-2487	; 0xfffff649
   152d0:	ldmdals	sl, {r3, r4, r8, r9, fp, ip, pc}
   152d4:			; <UNDEFINED> instruction: 0xf0004283
   152d8:	ldmmi	r5!, {r1, r2, r3, r6, r7, r8, r9, sl, pc}
   152dc:			; <UNDEFINED> instruction: 0xf8df4478
   152e0:	cmncs	r4, #212, 4	; 0x4000000d
   152e4:	andne	lr, r5, sp, asr #19
   152e8:	ldrbtmi	r4, [lr], #1561	; 0x619
   152ec:	strtmi	r9, [r0], -r4, lsl #4
   152f0:			; <UNDEFINED> instruction: 0xf8cd2201
   152f4:	stmib	sp, {r2, r3, pc}^
   152f8:			; <UNDEFINED> instruction: 0xf8cd7c01
   152fc:			; <UNDEFINED> instruction: 0xf7eee000
   15300:	bge	ffc0fd48 <__assert_fail@plt+0xffc0c510>
   15304:			; <UNDEFINED> instruction: 0xf8122334
   15308:	ldrmi	r0, [r9], -r1, lsl #26
   1530c:	stmdacs	r0!, {r0, r8, r9, fp, ip, sp}
   15310:	strhi	pc, [r4, r0, asr #32]
   15314:	mvnsle	r2, r0, lsl #22
   15318:	stmiami	r7!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, pc}
   1531c:			; <UNDEFINED> instruction: 0x46214413
   15320:	strcs	r4, [r0], #-1144	; 0xfffffb88
   15324:	stclmi	8, cr15, [r8], #-12
   15328:	stc2l	7, cr15, [sl, #1008]	; 0x3f0
   1532c:	andcs	r4, r5, #2670592	; 0x28c000
   15330:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15334:	svc	0x00bef7ed
   15338:	stc2l	7, cr15, [r2, #1008]	; 0x3f0
   1533c:	svceq	0x0000f1ba
   15340:	strhi	pc, [pc, r0, asr #32]
   15344:	bls	33bf6c <__assert_fail@plt+0x338734>
   15348:	addsmi	r9, r3, #294912	; 0x48000
   1534c:	strbmi	fp, [r9, #-3864]	; 0xfffff0e8
   15350:	ldrbhi	pc, [sp, -r0, asr #32]!	; <UNPREDICTABLE>
   15354:	andcs	r4, r5, #2523136	; 0x268000
   15358:	ldrbtmi	r2, [r9], #-0
   1535c:	svc	0x00aaf7ed
   15360:	stc2	7, cr15, [lr, #1008]!	; 0x3f0
   15364:	blcs	3bfac <__assert_fail@plt+0x38774>
   15368:	ldrhi	pc, [fp, -r0]!
   1536c:	andcs	r4, r5, #2441216	; 0x254000
   15370:	ldrbtmi	r2, [r9], #-0
   15374:	svc	0x009ef7ed
   15378:	ldmmi	r3, {r0, r9, sl, lr}
   1537c:			; <UNDEFINED> instruction: 0xf7fc4478
   15380:	ldr	pc, [sl, #3487]	; 0xd9f
   15384:			; <UNDEFINED> instruction: 0xf7ee9208
   15388:	bls	24f550 <__assert_fail@plt+0x24bd18>
   1538c:	cmplt	r8, pc
   15390:	tstls	r2, #15360	; 0x3c00
   15394:	blcs	84ebb4 <__assert_fail@plt+0x84b37c>
   15398:	mcrge	4, 1, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   1539c:	stmdage	r3!, {r1, r2, r5, r9, sl, sp, lr, pc}
   153a0:			; <UNDEFINED> instruction: 0xf00f4605
   153a4:	ldr	pc, [r3], #-3689	; 0xfffff197
   153a8:	movwls	r2, #62208	; 0xf300
   153ac:	str	r4, [fp, #1566]	; 0x61e
   153b0:	andcs	r4, r0, r6, lsl #19
   153b4:			; <UNDEFINED> instruction: 0xf7ed4479
   153b8:	strb	lr, [r6, #3966]!	; 0xf7e
   153bc:			; <UNDEFINED> instruction: 0x46289c14
   153c0:	andcs	r4, r5, #2146304	; 0x20c000
   153c4:	ldrbtmi	r5, [r9], #-2276	; 0xfffff71c
   153c8:			; <UNDEFINED> instruction: 0xf7ed6825
   153cc:	tstcs	r1, r4, ror pc
   153d0:	strtmi	r4, [r8], -r2, lsl #12
   153d4:	ldmdb	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   153d8:	ldrdcs	pc, [r4], fp	; <UNPREDICTABLE>
   153dc:	ldrsbtcc	pc, [r0], fp	; <UNPREDICTABLE>
   153e0:	cmnlt	r2, r5, lsr #16
   153e4:			; <UNDEFINED> instruction: 0xf8dbb973
   153e8:	blcs	21440 <__assert_fail@plt+0x1dc08>
   153ec:	ldmdami	r9!, {r0, r1, r2, r4, r8, sl, fp, ip, lr, pc}^
   153f0:	andcs	r4, r5, #45088768	; 0x2b00000
   153f4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   153f8:	svc	0x00c4f7ed
   153fc:	ldrsbtcc	pc, [r0], fp	; <UNPREDICTABLE>
   15400:	cmnlt	r3, r5, lsr #16
   15404:			; <UNDEFINED> instruction: 0xf8dba9a9
   15408:			; <UNDEFINED> instruction: 0xf7fc0018
   1540c:	bmi	1cd4748 <__assert_fail@plt+0x1cd0f10>
   15410:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   15414:	strtmi	r4, [r8], -r3, lsl #12
   15418:	ldm	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1541c:	strtmi	r6, [r9], -r5, lsr #16
   15420:			; <UNDEFINED> instruction: 0xf7ee200a
   15424:			; <UNDEFINED> instruction: 0xf89be954
   15428:			; <UNDEFINED> instruction: 0xf89b6098
   1542c:	mcrcs	0, 0, r4, cr0, cr5, {5}
   15430:	cfstrdge	mvd15, [r7, #-252]!	; 0xffffff04
   15434:	stmdbmi	r9!, {r3, r4, r6, r7, sl, sp, lr, pc}^
   15438:	ldrbtmi	r2, [r9], #-0
   1543c:	svc	0x003af7ed
   15440:			; <UNDEFINED> instruction: 0xf7fc9912
   15444:	strbt	pc, [sp], #3389	; 0xd3d	; <UNPREDICTABLE>
   15448:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
   1544c:	ldc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
   15450:			; <UNDEFINED> instruction: 0x209cf8db
   15454:	stmdami	r3!, {r0, r1, r3, r5, r6, r8, sl, sp, lr, pc}^
   15458:			; <UNDEFINED> instruction: 0xf7fc4478
   1545c:	ldrb	pc, [r3, #-3377]!	; 0xfffff2cf	; <UNPREDICTABLE>
   15460:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
   15464:	stc2	7, cr15, [ip, #-1008]!	; 0xfffffc10
   15468:	stmdami	r0!, {r0, r3, r5, r6, r8, sl, sp, lr, pc}^
   1546c:			; <UNDEFINED> instruction: 0xf7fc4478
   15470:	ldrb	pc, [pc, #-3367]	; 14751 <__assert_fail@plt+0x10f19>	; <UNPREDICTABLE>
   15474:			; <UNDEFINED> instruction: 0xf1732a00
   15478:			; <UNDEFINED> instruction: 0xf6bf0300
   1547c:	strcs	sl, [r1, -r3, lsr #28]
   15480:	ldmdbmi	fp, {r5, r9, sl, sp, lr, pc}^
   15484:	ldrbtmi	r9, [r9], #-2066	; 0xfffff7ee
   15488:	cdp	7, 5, cr15, cr12, cr13, {7}
   1548c:			; <UNDEFINED> instruction: 0xf0402800
   15490:	ldmdbmi	r8, {r2, r3, r8, r9, pc}^
   15494:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15498:	svc	0x000cf7ed
   1549c:	strmi	r2, [r2], -r1, lsl #2
   154a0:			; <UNDEFINED> instruction: 0xf7ee4628
   154a4:			; <UNDEFINED> instruction: 0xe797e8b6
   154a8:	svceq	0x0045f1b8
   154ac:	streq	pc, [r0, #-79]	; 0xffffffb1
   154b0:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
   154b4:	vmax.f32	d27, d16, d28
   154b8:	vst1.16	{d23}, [pc :128], ip
   154bc:	bl	62f4ac <__assert_fail@plt+0x62bc74>
   154c0:	bl	12570e4 <__assert_fail@plt+0x12538ac>
   154c4:	cfstr32cs	mvfx0, [r0], {5}
   154c8:			; <UNDEFINED> instruction: 0x83baf040
   154cc:			; <UNDEFINED> instruction: 0x46a946b8
   154d0:	cfstr32cs	mvfx14, [r0], {218}	; 0xda
   154d4:	movwhi	pc, #12352	; 0x3040	; <UNPREDICTABLE>
   154d8:	umlalsgt	pc, r5, fp, r8	; <UNPREDICTABLE>
   154dc:	svceq	0x0000f1bc
   154e0:	cfstrdge	mvd15, [fp], #252	; 0xfc
   154e4:	andcs	r4, r5, #68, 18	; 0x110000
   154e8:	ldrbtmi	r2, [r9], #-0
   154ec:	cdp	7, 14, cr15, cr2, cr13, {7}
   154f0:	stc2l	7, cr15, [r6], #1008	; 0x3f0
   154f4:			; <UNDEFINED> instruction: 0xf64fe4e1
   154f8:			; <UNDEFINED> instruction: 0xf6cf0294
   154fc:	bl	fecb2100 <__assert_fail@plt+0xfecae8c8>
   15500:	stcls	0, cr0, [lr, #-32]	; 0xffffffe0
   15504:	mvnscc	pc, #79	; 0x4f
   15508:	tsteq	r9, r3, ror fp
   1550c:	b	13e6df0 <__assert_fail@plt+0x13e35b8>
   15510:	svclt	0x006873e0
   15514:	strmi	r2, [r2], -r1, lsl #14
   15518:	ldrb	r6, [lr, #360]	; 0x168
   1551c:	andcs	r4, r5, #901120	; 0xdc000
   15520:			; <UNDEFINED> instruction: 0xe7b94479
   15524:			; <UNDEFINED> instruction: 0xf8c92300
   15528:	strbmi	r1, [fp], ip, asr #1
   1552c:	tstne	sp, r0, asr #4	; <UNPREDICTABLE>
   15530:	sbcscs	pc, r4, r9, asr #17
   15534:	sbcsne	pc, r0, r9, asr #17
   15538:	sbcscc	pc, r8, r9, asr #17
   1553c:	ldmdbmi	r0!, {r3, r4, r5, sl, sp, lr, pc}
   15540:	andcs	r4, r5, #24, 12	; 0x1800000
   15544:			; <UNDEFINED> instruction: 0xf7ed4479
   15548:			; <UNDEFINED> instruction: 0xf7fceeb6
   1554c:	strbt	pc, [r9], #-3257	; 0xfffff347	; <UNPREDICTABLE>
   15550:	rsbshi	sl, r6, r0, lsl #14
   15554:	andeq	r0, r0, r0
   15558:	strdeq	sl, [r2], -r4
   1555c:			; <UNDEFINED> instruction: 0x000002b4
   15560:	ldrdeq	sl, [r2], -r4
   15564:	andeq	r6, r1, r6, ror sl
   15568:	andeq	r6, r1, r4, lsl r9
   1556c:	andeq	r7, r1, r6, ror #2
   15570:	muleq	r1, r2, r1
   15574:	andeq	r7, r1, ip, lsl #3
   15578:	andeq	r7, r1, ip, ror #2
   1557c:			; <UNDEFINED> instruction: 0x00029dba
   15580:	andeq	r2, r1, sl, ror r9
   15584:	andeq	r6, r1, r2, asr #17
   15588:	strdeq	r6, [r1], -r8
   1558c:	andeq	r6, r1, r6, lsr #13
   15590:	andeq	r0, r0, r4, ror #5
   15594:	andeq	r6, r1, sl, lsr #13
   15598:	andeq	r6, r1, ip, lsr #14
   1559c:	andeq	r6, r1, ip, lsr r7
   155a0:	andeq	r6, r1, ip, lsr r7
   155a4:	ldrdeq	r5, [r1], -lr
   155a8:			; <UNDEFINED> instruction: 0x000163b4
   155ac:	andeq	r6, r1, r2, lsr #7
   155b0:	muleq	r1, r4, r3
   155b4:	andeq	r6, r1, lr, lsl #14
   155b8:	andeq	r7, r1, r4, asr #10
   155bc:	andeq	r6, r1, r2, lsl #14
   155c0:	andeq	r6, r1, lr, asr #14
   155c4:	andeq	r6, r1, sl, asr r7
   155c8:	andeq	r6, r1, r8, ror r7
   155cc:	andeq	r6, r1, r0, ror #5
   155d0:	andeq	r6, r1, sl, lsl #6
   155d4:	andeq	r6, r1, lr, ror r3
   155d8:	andeq	r6, r1, sl, ror #6
   155dc:	andeq	r6, r1, r2, ror #22
   155e0:	andeq	r6, r1, sl, lsr r3
   155e4:	muleq	r1, r8, r3
   155e8:	andeq	r6, r1, sl, ror #6
   155ec:	andeq	r6, r1, ip, lsr r3
   155f0:	muleq	r1, r6, r2
   155f4:	andeq	r6, r1, lr, lsl #5
   155f8:	andeq	r6, r1, r6, lsr #7
   155fc:	andeq	r6, r1, ip, asr #3
   15600:	andeq	r6, r1, r0, lsr #20
   15604:	sha1c.32	q5, <illegal reg q14.5>, q9
   15608:			; <UNDEFINED> instruction: 0xf8db318b
   1560c:			; <UNDEFINED> instruction: 0xf6450018
   15610:			; <UNDEFINED> instruction: 0xf8ad0358
   15614:	cmpcs	r8, #136, 6	; 0x20000002
   15618:	orrcc	pc, sl, #9240576	; 0x8d0000
   1561c:	blx	ff153616 <__assert_fail@plt+0xff14fdde>
   15620:			; <UNDEFINED> instruction: 0xf00f4620
   15624:	andls	pc, ip, r5, lsl sl	; <UNPREDICTABLE>
   15628:			; <UNDEFINED> instruction: 0xf0002800
   1562c:	svcls	0x000e852f
   15630:	ldrdcc	pc, [r0], -r8
   15634:	ldrdcs	pc, [r4], -r8
   15638:	ldrdmi	pc, [r8], -r8
   1563c:	eorsvs	r4, fp, r9, lsr r6
   15640:	ldrdcc	pc, [ip], -r8
   15644:	adcsvs	r6, ip, sl, ror r0
   15648:			; <UNDEFINED> instruction: 0x2010f8d8
   1564c:			; <UNDEFINED> instruction: 0x4014f8d8
   15650:			; <UNDEFINED> instruction: 0xf8d860fb
   15654:	teqvs	sl, r0, lsr #32
   15658:	eorsvs	r6, fp, #124, 2
   1565c:			; <UNDEFINED> instruction: 0xf00f61bd
   15660:	ldrtmi	pc, [r9], -r3, ror #21	; <UNPREDICTABLE>
   15664:	strbmi	r4, [r0], -r1, lsl #13
   15668:	eorls	pc, r0, sp, asr #17
   1566c:	blx	1e53666 <__assert_fail@plt+0x1e4fe2e>
   15670:	stmdals	ip, {r2, r9, sl, lr}
   15674:	blx	fea516b8 <__assert_fail@plt+0xfea4de80>
   15678:			; <UNDEFINED> instruction: 0xf43f2c00
   1567c:			; <UNDEFINED> instruction: 0xf8dbadb1
   15680:	blcs	21908 <__assert_fail@plt+0x1e0d0>
   15684:	subhi	pc, lr, #0
   15688:			; <UNDEFINED> instruction: 0x309cf8db
   1568c:			; <UNDEFINED> instruction: 0xf0402b00
   15690:	ldmib	fp, {r2, r3, r8, r9, pc}^
   15694:	cfstr32cs	mvfx4, [r1], {2}
   15698:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   1569c:	strmi	lr, [r8, #-2509]	; 0xfffff633
   156a0:	blls	3cc2d8 <__assert_fail@plt+0x3c8aa0>
   156a4:			; <UNDEFINED> instruction: 0x1010f8db
   156a8:	addmi	r6, r8, #152, 18	; 0x260000
   156ac:			; <UNDEFINED> instruction: 0xf114d006
   156b0:	movwls	r3, #33791	; 0x83ff
   156b4:			; <UNDEFINED> instruction: 0xf1439b09
   156b8:	movwls	r3, #37887	; 0x93ff
   156bc:	ldrdeq	lr, [r8, -sp]
   156c0:	bl	fec5f2c8 <__assert_fail@plt+0xfec5ba90>
   156c4:			; <UNDEFINED> instruction: 0xf0407fe0
   156c8:	movwcs	r8, #29936	; 0x74f0
   156cc:	movwcs	pc, #15232	; 0x3b80	; <UNPREDICTABLE>
   156d0:			; <UNDEFINED> instruction: 0x46184691
   156d4:	svccs	0x00004603
   156d8:	strhi	pc, [r7], #-64	; 0xffffffc0
   156dc:	vmax.f32	d25, d2, d14
   156e0:			; <UNDEFINED> instruction: 0xf8db4493
   156e4:	vshr.s8	d17, d0, #7
   156e8:	ldmibvs	r8!, {r0, r3, r6, sl, sp}
   156ec:	tstcc	r7, r9, lsl #20
   156f0:	streq	pc, [r1], #-2948	; 0xfffff47c
   156f4:	strmi	r1, [ip], #-1992	; 0xfffff838
   156f8:	adceq	lr, r4, r0, asr #23
   156fc:	sbceq	lr, r0, r0, asr #23
   15700:	strmi	r1, [r8], -r9, lsl #20
   15704:	bl	41b630 <__assert_fail@plt+0x417df8>
   15708:	bl	1456734 <__assert_fail@plt+0x1452efc>
   1570c:			; <UNDEFINED> instruction: 0xf1800503
   15710:	ldmvs	sl!, {r2, r3, r5, r6, r7, r8, r9, pc}^
   15714:	rscsvs	r1, r8, r0, lsr #17
   15718:	mvnvc	lr, #323584	; 0x4f000
   1571c:	tsteq	r3, r5, asr fp
   15720:	mvnvc	lr, #323584	; 0x4f000
   15724:	strcs	fp, [r1], #-3948	; 0xfffff094
   15728:	addsmi	r2, r9, #0, 8
   1572c:	addmi	fp, r0, #12, 30	; 0x30
   15730:	cfstrscs	mvf2, [r0], {1}
   15734:	bicshi	pc, r9, #64	; 0x40
   15738:	beq	450fa0 <__assert_fail@plt+0x44d768>
   1573c:			; <UNDEFINED> instruction: 0xf04f4639
   15740:	eorsvs	r3, fp, #-67108861	; 0xfc000003
   15744:	blx	1c51788 <__assert_fail@plt+0x1c4df50>
   15748:	movwcc	r4, #5635	; 0x1603
   1574c:			; <UNDEFINED> instruction: 0xf0009008
   15750:			; <UNDEFINED> instruction: 0xf89b83cc
   15754:	blcs	21a30 <__assert_fail@plt+0x1e1f8>
   15758:	bichi	pc, sp, r0, asr #32
   1575c:	tstcs	sl, #3588096	; 0x36c000
   15760:			; <UNDEFINED> instruction: 0x0118e9db
   15764:			; <UNDEFINED> instruction: 0xf8db4691
   15768:			; <UNDEFINED> instruction: 0x469a2070
   1576c:	stmib	sp, {r0, r1, r3, r6, r9, sl, lr}^
   15770:	strmi	r9, [sl], ip, lsl #20
   15774:	tsteq	r0, r3, asr #20
   15778:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   1577c:	streq	lr, [r2], #-2625	; 0xfffff5bf
   15780:	ldrbmi	r9, [r1], -sp, lsl #20
   15784:	movwmi	r4, #42625	; 0xa681
   15788:	bls	44fec4 <__assert_fail@plt+0x44c68c>
   1578c:	streq	lr, [r3, #-2626]	; 0xfffff5be
   15790:	movweq	lr, #23124	; 0x5a54
   15794:	blls	3c996c <__assert_fail@plt+0x3c6134>
   15798:			; <UNDEFINED> instruction: 0x0110e9dd
   1579c:	ldmdane	r4, {r1, r3, r4, r6, r8, fp, sp, lr}
   157a0:	mvnvc	lr, #323584	; 0x4f000
   157a4:	streq	lr, [r1, #-2899]	; 0xfffff4ad
   157a8:	mvnvc	lr, #323584	; 0x4f000
   157ac:	tstcs	r1, ip, ror #30
   157b0:	addsmi	r2, sp, #0, 2
   157b4:	adcmi	fp, r4, #8, 30
   157b8:	blge	20129bc <__assert_fail@plt+0x200f184>
   157bc:	stmdbcs	r0, {r0, r2, r5, r9, sl, lr}
   157c0:	blge	1f129c4 <__assert_fail@plt+0x1f0f18c>
   157c4:	ldmib	sp, {r1, r2, r3, sl, fp, ip, pc}^
   157c8:	stmdbvs	r2!, {r2, r3, r8}
   157cc:	stmdbeq	r0, {r1, r4, r8, r9, fp, sp, lr, pc}
   157d0:	mvnvc	lr, #323584	; 0x4f000
   157d4:	beq	90528 <__assert_fail@plt+0x8ccf0>
   157d8:	b	13e710c <__assert_fail@plt+0x13e38d4>
   157dc:	stmib	sp, {r0, r1, r5, r6, r7, r8, ip, sp, lr}^
   157e0:	svclt	0x006c9a0c
   157e4:	movwcs	r2, #769	; 0x301
   157e8:	svclt	0x0008458a
   157ec:			; <UNDEFINED> instruction: 0xf04045c9
   157f0:	blcs	361c4 <__assert_fail@plt+0x3298c>
   157f4:	rsbshi	pc, r0, #64	; 0x40
   157f8:	ldmib	fp, {r5, r6, r7, fp, sp, lr}^
   157fc:	bl	41e474 <__assert_fail@plt+0x41ac3c>
   15800:	b	13d7c10 <__assert_fail@plt+0x13d43d8>
   15804:	bl	1471f8c <__assert_fail@plt+0x146e754>
   15808:	stmib	sp, {r0, r1, r9, fp}^
   1580c:			; <UNDEFINED> instruction: 0x464b9a10
   15810:	rscvc	lr, r3, #323584	; 0x4f000
   15814:	strcs	fp, [r1], #-3948	; 0xfffff094
   15818:	ldrmi	r2, [r2, #1024]	; 0x400
   1581c:	strbmi	fp, [r9, #3848]	; 0xf08
   15820:	subshi	pc, sl, #64	; 0x40
   15824:			; <UNDEFINED> instruction: 0xf0402c00
   15828:			; <UNDEFINED> instruction: 0xf8d88257
   1582c:			; <UNDEFINED> instruction: 0xf8dd7000
   15830:			; <UNDEFINED> instruction: 0xf8d8c038
   15834:	strls	r3, [r8, -r4]
   15838:	strbtmi	r9, [r1], -ip, lsl #30
   1583c:	ldrdcs	pc, [r8], -r8
   15840:	andcc	pc, r4, ip, asr #17
   15844:	andsvc	pc, r0, ip, asr #17
   15848:			; <UNDEFINED> instruction: 0xf8d89f10
   1584c:	cdp	0, 1, cr3, cr8, cr0, {1}
   15850:			; <UNDEFINED> instruction: 0xf8cc0a10
   15854:	svcls	0x0008700c
   15858:	eorcc	pc, r0, ip, asr #17
   1585c:	andspl	pc, r4, ip, asr #17
   15860:	andcs	pc, r8, ip, asr #17
   15864:	andvc	pc, r0, ip, asr #17
   15868:			; <UNDEFINED> instruction: 0xf9def00f
   1586c:	movwcc	r4, #5635	; 0x1603
   15870:			; <UNDEFINED> instruction: 0xf89b9008
   15874:			; <UNDEFINED> instruction: 0xf00030b5
   15878:	blcs	36b70 <__assert_fail@plt+0x33338>
   1587c:	addhi	pc, sp, #64	; 0x40
   15880:	ldrsbtcc	pc, [r0], fp	; <UNPREDICTABLE>
   15884:			; <UNDEFINED> instruction: 0xf0002b00
   15888:	strcs	r8, [r0, -ip, lsl #6]
   1588c:			; <UNDEFINED> instruction: 0xf8db9b0e
   15890:	bvs	16998f8 <__assert_fail@plt+0x16960c0>
   15894:	bne	149b7e8 <__assert_fail@plt+0x1497fb0>
   15898:	mvnvc	lr, #101376	; 0x18c00
   1589c:	ldmdane	r2, {r3, r8, fp, ip, pc}^
   158a0:	mvnvc	lr, #68608	; 0x10c00
   158a4:	tstmi	r0, r2, lsl r1	; <UNPREDICTABLE>
   158a8:			; <UNDEFINED> instruction: 0xf143911e
   158ac:	tstls	pc, r0, lsl #2
   158b0:			; <UNDEFINED> instruction: 0x011ee9dd
   158b4:	svclt	0x00082901
   158b8:	svclt	0x00382800
   158bc:			; <UNDEFINED> instruction: 0xf0809208
   158c0:	svccs	0x000080bf
   158c4:	rschi	pc, sp, #0
   158c8:	andcs	r9, r5, #8, 22	; 0x2000
   158cc:	bne	1853c50 <__assert_fail@plt+0x1850418>
   158d0:	ldrbtmi	r2, [r9], #-0
   158d4:	bfine	r4, ip, #12, #18
   158d8:	stcl	7, cr15, [ip], #948	; 0x3b4
   158dc:			; <UNDEFINED> instruction: 0x4659aab0
   158e0:	stmdals	lr, {r0, r1, r2, r9, sl, lr}
   158e4:	stc2	7, cr15, [ip], #-1008	; 0xfffffc10
   158e8:	strtmi	r4, [r2], -fp, lsr #12
   158ec:	ldrtmi	r4, [r8], -r1, lsl #12
   158f0:	blx	ff9d38e8 <__assert_fail@plt+0xff9d00b0>
   158f4:	ldmdavc	lr, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   158f8:	umlalscc	pc, r5, fp, r8	; <UNPREDICTABLE>
   158fc:	bl	fee1d904 <__assert_fail@plt+0xfee1a0cc>
   15900:	movwls	r7, #53223	; 0xcfe7
   15904:	ldrthi	pc, [r8], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   15908:	rsbvs	pc, r1, #1325400064	; 0x4f000000
   1590c:	movwcs	pc, #11143	; 0x2b87	; <UNPREDICTABLE>
   15910:			; <UNDEFINED> instruction: 0x46194691
   15914:			; <UNDEFINED> instruction: 0xf0402800
   15918:	bl	536560 <__assert_fail@plt+0x532d28>
   1591c:	cmnmi	r9, r9
   15920:	tsteq	r4, sp, asr #19
   15924:	movwhi	pc, #37248	; 0x9180	; <UNPREDICTABLE>
   15928:	ldrdcc	pc, [r0], fp
   1592c:			; <UNDEFINED> instruction: 0xf8db2000
   15930:	bl	fec9db48 <__assert_fail@plt+0xfec9a310>
   15934:	movwls	r7, #36835	; 0x8fe3
   15938:			; <UNDEFINED> instruction: 0xf0409210
   1593c:	eorscs	r8, ip, #-671088637	; 0xd8000003
   15940:	movwcs	pc, #11139	; 0x2b83	; <UNPREDICTABLE>
   15944:			; <UNDEFINED> instruction: 0x46194614
   15948:	stmdacs	r0, {r1, r5, r9, sl, lr}
   1594c:	rscshi	pc, r5, #64	; 0x40
   15950:	ldrmi	lr, [r4, #-2525]	; 0xfffff623
   15954:	cmnmi	r9, r0, lsr #17
   15958:	rschi	pc, pc, #128, 2
   1595c:	strtcc	lr, [r2], #-2523	; 0xfffff625
   15960:	stmdbeq	r3, {r4, r8, r9, fp, sp, lr, pc}
   15964:	beq	1506b0 <__assert_fail@plt+0x14ce78>
   15968:	ldrcc	lr, [r8], #-2509	; 0xfffff633
   1596c:	bls	6d00a8 <__assert_fail@plt+0x6cc870>
   15970:	rschi	pc, r3, #128, 2
   15974:	ldrsbcs	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   15978:	strbmi	pc, [sl], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   1597c:			; <UNDEFINED> instruction: 0x1090f8db
   15980:	ldrcc	pc, [sl], #1731	; 0x6c3
   15984:	bl	49ed8c <__assert_fail@plt+0x49b554>
   15988:	b	13d7d94 <__assert_fail@plt+0x13d455c>
   1598c:	bl	10f291c <__assert_fail@plt+0x10ef0e4>
   15990:	tstls	r4, r1, ror #21
   15994:			; <UNDEFINED> instruction: 0xf60f4648
   15998:	ldmib	r3, {r4, r7, r8, r9, ip}^
   1599c:	ldrbmi	r2, [r1], -r0, lsl #6
   159a0:	blx	fe9d19ee <__assert_fail@plt+0xfe9ce1b6>
   159a4:			; <UNDEFINED> instruction: 0x46221910
   159a8:	tsteq	r5, r3, asr #22
   159ac:			; <UNDEFINED> instruction: 0xf011462b
   159b0:	bl	fee94834 <__assert_fail@plt+0xfee90ffc>
   159b4:	andsls	r0, ip, #2
   159b8:	ldcls	6, cr4, [r4], {34}	; 0x22
   159bc:			; <UNDEFINED> instruction: 0x462b4619
   159c0:	tsteq	r1, sl, ror #22
   159c4:	b	13e7450 <__assert_fail@plt+0x13e3c18>
   159c8:	stmib	sp, {r2, r5, r6, r7, r9, fp, ip, sp, lr}^
   159cc:			; <UNDEFINED> instruction: 0xf0119a16
   159d0:	ldmib	sp, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
   159d4:	bfine	r9, sl, (invalid: 20:1)
   159d8:	streq	lr, [r0], #-2841	; 0xfffff4e7
   159dc:	streq	lr, [r1, #-2906]	; 0xfffff4a6
   159e0:	movwcs	fp, #8044	; 0x1f6c
   159e4:	ldrmi	r2, [ip], r0, lsl #6
   159e8:	adchi	pc, r7, #128, 2
   159ec:	movwmi	pc, #276	; 0x114	; <UNPREDICTABLE>
   159f0:			; <UNDEFINED> instruction: 0xf1459320
   159f4:			; <UNDEFINED> instruction: 0x93210300
   159f8:			; <UNDEFINED> instruction: 0x2320e9dd
   159fc:	svclt	0x00082b01
   15a00:			; <UNDEFINED> instruction: 0xf0802a00
   15a04:	blls	4f6474 <__assert_fail@plt+0x4f2c3c>
   15a08:	andsvs	r9, ip, ip, lsl sl
   15a0c:	blls	32db7c <__assert_fail@plt+0x32a344>
   15a10:	blls	242064 <__assert_fail@plt+0x23e82c>
   15a14:	teqmi	fp, #16, 20	; 0x10000
   15a18:			; <UNDEFINED> instruction: 0x6718e9dd
   15a1c:	andeq	lr, r8, #270336	; 0x42000
   15a20:	mrcls	3, 0, r4, cr4, cr3, {1}
   15a24:	tstmi	lr, #-402653184	; 0xe8000000
   15a28:	tstmi	r3, #23552	; 0x5c00
   15a2c:			; <UNDEFINED> instruction: 0x46194630
   15a30:	movweq	lr, #6736	; 0x1a50
   15a34:	strthi	pc, [r7], #-64	; 0xffffffc0
   15a38:	umlalsmi	pc, r5, fp, r8	; <UNPREDICTABLE>
   15a3c:	ldmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15a40:			; <UNDEFINED> instruction: 0xf43f2f00
   15a44:			; <UNDEFINED> instruction: 0xf8dfaa3a
   15a48:	andcs	r1, r5, #236, 16	; 0xec0000
   15a4c:	ldrbtmi	r2, [r9], #-0
   15a50:	ldc	7, cr15, [r0], #-948	; 0xfffffc4c
   15a54:			; <UNDEFINED> instruction: 0x1018f8db
   15a58:	blx	cd3a50 <__assert_fail@plt+0xcd0218>
   15a5c:	blt	b93a60 <__assert_fail@plt+0xb90228>
   15a60:			; <UNDEFINED> instruction: 0x101cf8db
   15a64:	tstcs	r2, #3588096	; 0x36c000
   15a68:			; <UNDEFINED> instruction: 0xf0002900
   15a6c:	stmdbcs	r1, {r1, r3, r4, r5, r6, r8, pc}
   15a70:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   15a74:	svclt	0x00082b00
   15a78:			; <UNDEFINED> instruction: 0xf0802a18
   15a7c:	blls	3b6684 <__assert_fail@plt+0x3b2e4c>
   15a80:			; <UNDEFINED> instruction: 0xf8db609a
   15a84:			; <UNDEFINED> instruction: 0xf8db7050
   15a88:	blls	3a9bf0 <__assert_fail@plt+0x3a63b8>
   15a8c:	strpl	lr, [r0, -r3, asr #19]
   15a90:	svceq	0x0000f1bc
   15a94:	rschi	pc, r5, r0, asr #32
   15a98:	ldmib	fp, {r0, r1, r3, r4, r7, fp, sp, lr}^
   15a9c:	movwmi	r2, #41255	; 0xa127
   15aa0:			; <UNDEFINED> instruction: 0xf43f4302
   15aa4:			; <UNDEFINED> instruction: 0xf7ffab70
   15aa8:			; <UNDEFINED> instruction: 0xf8dfbb6a
   15aac:	ldrtmi	r1, [r0], -ip, lsl #17
   15ab0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15ab4:	bl	fffd3a70 <__assert_fail@plt+0xfffd0238>
   15ab8:	tstcs	r1, r2, lsl fp
   15abc:	strtmi	r4, [r8], -r2, lsl #12
   15ac0:	stc	7, cr15, [r6, #948]!	; 0x3b4
   15ac4:			; <UNDEFINED> instruction: 0xf8dfe488
   15ac8:	andcs	r1, r5, #116, 16	; 0x740000
   15acc:	ldrbtmi	r9, [r9], #-2066	; 0xfffff7ee
   15ad0:			; <UNDEFINED> instruction: 0xf8dbe4e2
   15ad4:	stmdbls	lr, {r2, r4, sp}
   15ad8:			; <UNDEFINED> instruction: 0xf7ff620a
   15adc:			; <UNDEFINED> instruction: 0xf8dfbb5b
   15ae0:	andcs	r1, r5, #96, 16	; 0x600000
   15ae4:	ldrbtmi	r2, [r9], #-0
   15ae8:	bl	ff953aa4 <__assert_fail@plt+0xff95026c>
   15aec:	strbmi	r4, [fp], -r2, asr #12
   15af0:			; <UNDEFINED> instruction: 0xf9e6f7fc
   15af4:			; <UNDEFINED> instruction: 0xf8dfe4f0
   15af8:	andcs	r1, r5, #76, 16	; 0x4c0000
   15afc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15b00:	bl	ff653abc <__assert_fail@plt+0xff650284>
   15b04:	strmi	sl, [r4], -r2, ror #19
   15b08:			; <UNDEFINED> instruction: 0xf7fc4658
   15b0c:	bge	fec548b0 <__assert_fail@plt+0xfec51078>
   15b10:			; <UNDEFINED> instruction: 0x46054659
   15b14:			; <UNDEFINED> instruction: 0xf7fc980e
   15b18:			; <UNDEFINED> instruction: 0x4629fb13
   15b1c:	strtmi	r4, [r0], -r2, lsl #12
   15b20:			; <UNDEFINED> instruction: 0xf9cef7fc
   15b24:	umlalscc	pc, r5, fp, r8	; <UNPREDICTABLE>
   15b28:			; <UNDEFINED> instruction: 0xf43f2b00
   15b2c:	ldmib	fp, {r0, r1, r2, r4, r9, sl, fp, sp, pc}^
   15b30:	blcs	21bd4 <__assert_fail@plt+0x1e39c>
   15b34:	andshi	pc, r7, #64	; 0x40
   15b38:			; <UNDEFINED> instruction: 0xf0002800
   15b3c:	lfmge	f0, 1, [r0], #96	; 0x60
   15b40:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   15b44:	andcs	r2, r0, r5, lsl #4
   15b48:			; <UNDEFINED> instruction: 0xf7ed4479
   15b4c:			; <UNDEFINED> instruction: 0x4622ebb4
   15b50:			; <UNDEFINED> instruction: 0x46054659
   15b54:			; <UNDEFINED> instruction: 0xf7fc980e
   15b58:			; <UNDEFINED> instruction: 0x4601faf3
   15b5c:			; <UNDEFINED> instruction: 0xf7fc4628
   15b60:	ldmib	fp, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
   15b64:	ldmib	fp, {r1, r3, r4, r8, r9, sp}^
   15b68:	ldmib	fp, {r3, r4, r8, sl, lr}^
   15b6c:	stmib	sp, {r2, r3, r4, r8}^
   15b70:	svcls	0x000c230c
   15b74:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
   15b78:	andeq	lr, r7, #68, 20	; 0x44000
   15b7c:	stcls	6, cr4, [sp, #-176]	; 0xffffff50
   15b80:	umlalsvc	pc, r5, fp, r8	; <UNPREDICTABLE>
   15b84:	movweq	lr, #23108	; 0x5a44
   15b88:	streq	lr, [r0], #-2626	; 0xfffff5be
   15b8c:	b	10e7618 <__assert_fail@plt+0x10e3de0>
   15b90:	strtmi	r0, [r2], r1, lsl #8
   15b94:	ldrbmi	r4, [r5], -ip, asr #12
   15b98:			; <UNDEFINED> instruction: 0xf000432c
   15b9c:	svccs	0x0000817c
   15ba0:	cfldrdge	mvd15, [r9, #252]!	; 0xfc
   15ba4:			; <UNDEFINED> instruction: 0xf0004313
   15ba8:	blls	3b63ec <__assert_fail@plt+0x3b2bb4>
   15bac:	blcs	3eff20 <__assert_fail@plt+0x3ec6e8>
   15bb0:			; <UNDEFINED> instruction: 0xf8dfd00a
   15bb4:	andcs	r1, r5, #152, 14	; 0x2600000
   15bb8:	ldrbtmi	r2, [r9], #-0
   15bbc:	bl	1ed3b78 <__assert_fail@plt+0x1ed0340>
   15bc0:			; <UNDEFINED> instruction: 0xf97ef7fc
   15bc4:			; <UNDEFINED> instruction: 0x011ce9db
   15bc8:	movweq	lr, #6736	; 0x1a50
   15bcc:	mvnshi	pc, r0, asr #32
   15bd0:	ldmib	fp, {r1, r2, r3, r8, r9, fp, ip, pc}^
   15bd4:	ldmdbvs	r8, {r3, r4, r8, sl, lr}^
   15bd8:	b	13dbfe8 <__assert_fail@plt+0x13d87b0>
   15bdc:	bl	1472364 <__assert_fail@plt+0x146eb2c>
   15be0:	b	13d67fc <__assert_fail@plt+0x13d2fc4>
   15be4:	svclt	0x006c71e2
   15be8:	strcs	r2, [r0], #-1025	; 0xfffffbff
   15bec:	svclt	0x0008428b
   15bf0:			; <UNDEFINED> instruction: 0xd1714292
   15bf4:	cmnle	pc, r0, lsl #24
   15bf8:			; <UNDEFINED> instruction: 0x011ae9db
   15bfc:	stmib	sp, {r0, r2, r4, r9, sl, lr}^
   15c00:	ldrb	r0, [pc, #268]	; 15d14 <__assert_fail@plt+0x124dc>
   15c04:	movwcs	r9, #2574	; 0xa0e
   15c08:			; <UNDEFINED> instruction: 0xf8cb4667
   15c0c:			; <UNDEFINED> instruction: 0x4665305c
   15c10:	movwcc	lr, #2498	; 0x9c2
   15c14:			; <UNDEFINED> instruction: 0x46636093
   15c18:	svceq	0x0000f1bc
   15c1c:	svcge	0x003df43f
   15c20:			; <UNDEFINED> instruction: 0x072cf8df
   15c24:			; <UNDEFINED> instruction: 0xf7fc4478
   15c28:	blls	3d415c <__assert_fail@plt+0x3d0924>
   15c2c:	ldrdeq	pc, [ip], fp	; <UNPREDICTABLE>
   15c30:	ldmib	r3, {r1, r3, r4, r9, sl, lr}^
   15c34:			; <UNDEFINED> instruction: 0xf8d25700
   15c38:	ldmib	r3, {r4, ip, pc}^
   15c3c:	str	r3, [ip, -r2, lsl #28]!
   15c40:			; <UNDEFINED> instruction: 0x1710f8df
   15c44:	andcs	r2, r0, r5, lsl #4
   15c48:			; <UNDEFINED> instruction: 0xf7ed4479
   15c4c:			; <UNDEFINED> instruction: 0x4642eb34
   15c50:	stmib	sp, {r0, r1, r3, r6, r9, sl, lr}^
   15c54:			; <UNDEFINED> instruction: 0xf7fc7500
   15c58:			; <UNDEFINED> instruction: 0x46b8f933
   15c5c:			; <UNDEFINED> instruction: 0xf7ff46a9
   15c60:	andcs	fp, r5, #77824	; 0x13000
   15c64:			; <UNDEFINED> instruction: 0xf0002800
   15c68:			; <UNDEFINED> instruction: 0xf8df8177
   15c6c:	andcs	r1, r0, ip, ror #13
   15c70:			; <UNDEFINED> instruction: 0xf7ed4479
   15c74:	strmi	lr, [r5], -r0, lsr #22
   15c78:	ldcge	8, cr9, [r0], #56	; 0x38
   15c7c:			; <UNDEFINED> instruction: 0x76dcf8df
   15c80:	stmdavs	r1, {r2, r5, r6, r8, r9, sp}
   15c84:	stmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   15c88:	strls	r6, [r0, -r0, lsl #17]
   15c8c:	smlabtcs	r2, sp, r9, lr
   15c90:	andls	r4, r8, r9, lsl r6
   15c94:	bls	22751c <__assert_fail@plt+0x223ce4>
   15c98:	andcs	r9, r1, #268435456	; 0x10000000
   15c9c:	stcl	7, cr15, [r0, #948]	; 0x3b4
   15ca0:	strtmi	r4, [r8], -r1, lsr #12
   15ca4:			; <UNDEFINED> instruction: 0xf90cf7fc
   15ca8:			; <UNDEFINED> instruction: 0xf89be7bf
   15cac:	blcs	21f88 <__assert_fail@plt+0x1e750>
   15cb0:	cfldrdge	mvd15, [r4, #-252]	; 0xffffff04
   15cb4:			; <UNDEFINED> instruction: 0xf8dfacb0
   15cb8:	andcs	r1, r5, #168, 12	; 0xa800000
   15cbc:	ldrbtmi	r2, [r9], #-0
   15cc0:	b	ffe53c7c <__assert_fail@plt+0xffe50444>
   15cc4:	strmi	sl, [r5], -r2, ror #19
   15cc8:			; <UNDEFINED> instruction: 0xf7fc4658
   15ccc:	strmi	pc, [r1], -r7, lsl #21
   15cd0:			; <UNDEFINED> instruction: 0xf7fc4628
   15cd4:			; <UNDEFINED> instruction: 0xe733f8f5
   15cd8:	umlalscc	pc, r5, fp, r8	; <UNPREDICTABLE>
   15cdc:			; <UNDEFINED> instruction: 0xf43f2b00
   15ce0:			; <UNDEFINED> instruction: 0xf8dfa8ec
   15ce4:	andcs	r1, r5, #128, 12	; 0x8000000
   15ce8:	ldrbtmi	r2, [r9], #-0
   15cec:	b	ff8d3ca8 <__assert_fail@plt+0xff8d0470>
   15cf0:			; <UNDEFINED> instruction: 0x1674f8df
   15cf4:	rsbseq	pc, r7, #64, 12	; 0x4000000
   15cf8:			; <UNDEFINED> instruction: 0xf7fc4479
   15cfc:			; <UNDEFINED> instruction: 0xf7fff8e1
   15d00:			; <UNDEFINED> instruction: 0xf112b8dc
   15d04:			; <UNDEFINED> instruction: 0x911c31ff
   15d08:	mvnscc	pc, r3, asr #2
   15d0c:	ldmib	sp, {r0, r2, r3, r4, r8, ip, pc}^
   15d10:	cfstr32cs	mvfx4, [r0, #-112]	; 0xffffff90
   15d14:	stccs	15, cr11, [fp], {8}
   15d18:	andcc	fp, ip, #56, 30	; 0xe0
   15d1c:	mcrge	4, 5, pc, cr15, cr15, {7}	; <UNPREDICTABLE>
   15d20:	svclt	0x00012b00
   15d24:	bls	3a055c <__assert_fail@plt+0x39cd24>
   15d28:	addsvs	r2, r3, ip, lsl #6
   15d2c:	mcrge	4, 5, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   15d30:			; <UNDEFINED> instruction: 0x4638f8df
   15d34:	mvnscc	pc, #79	; 0x4f
   15d38:	ldrbtmi	r9, [ip], #-2574	; 0xfffff5f2
   15d3c:			; <UNDEFINED> instruction: 0xf1bc6093
   15d40:			; <UNDEFINED> instruction: 0xf43f0f00
   15d44:			; <UNDEFINED> instruction: 0xf8dfa8ba
   15d48:	andcs	r1, r5, #40, 12	; 0x2800000
   15d4c:	ldrbtmi	r2, [r9], #-0
   15d50:	b	fec53d0c <__assert_fail@plt+0xfec504d4>
   15d54:	ldmib	fp, {sl, ip, pc}^
   15d58:			; <UNDEFINED> instruction: 0xf7fc2312
   15d5c:			; <UNDEFINED> instruction: 0xf7fff8b1
   15d60:			; <UNDEFINED> instruction: 0xf112b8ac
   15d64:	ldrls	r3, [sl], #-1279	; 0xfffffb01
   15d68:	ldrbtcc	pc, [pc], #323	; 15d70 <__assert_fail@plt+0x12538>	; <UNPREDICTABLE>
   15d6c:	ldmib	sp, {r0, r1, r3, r4, sl, ip, pc}^
   15d70:	cfstr32cs	mvfx4, [r0, #-104]	; 0xffffff98
   15d74:	stccs	15, cr11, [fp], {8}
   15d78:	mcrge	4, 4, pc, cr1, cr15, {7}	; <UNPREDICTABLE>
   15d7c:	svclt	0x00022b00
   15d80:	blls	3a05b8 <__assert_fail@plt+0x39cd80>
   15d84:			; <UNDEFINED> instruction: 0xf43f6099
   15d88:	bls	3c1780 <__assert_fail@plt+0x3bdf48>
   15d8c:	mvnscc	pc, #79	; 0x4f
   15d90:	strbmi	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   15d94:	ldrbtmi	r6, [ip], #-147	; 0xffffff6d
   15d98:			; <UNDEFINED> instruction: 0xf8dfe7d1
   15d9c:	andcs	r1, r5, #220, 10	; 0x37000000
   15da0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15da4:	b	fe1d3d60 <__assert_fail@plt+0xfe1d0528>
   15da8:	tstcs	ip, #3588096	; 0x36c000
   15dac:	movwcs	lr, #10701	; 0x29cd
   15db0:	tstcs	sl, #3588096	; 0x36c000
   15db4:	movwcs	lr, #2509	; 0x9cd
   15db8:	tstcs	r8, #3588096	; 0x36c000
   15dbc:			; <UNDEFINED> instruction: 0xf880f7fc
   15dc0:	ldrne	pc, [r8, #2271]!	; 0x8df
   15dc4:	strtmi	r2, [r0], -r5, lsl #4
   15dc8:			; <UNDEFINED> instruction: 0xf7ed4479
   15dcc:			; <UNDEFINED> instruction: 0xf8ddea74
   15dd0:	bge	fec3deb8 <__assert_fail@plt+0xfec3a680>
   15dd4:			; <UNDEFINED> instruction: 0x46074659
   15dd8:			; <UNDEFINED> instruction: 0xf7fc4650
   15ddc:			; <UNDEFINED> instruction: 0x4601f9b1
   15de0:			; <UNDEFINED> instruction: 0xf7fc4638
   15de4:			; <UNDEFINED> instruction: 0xf8d8f86d
   15de8:	mrrcne	0, 2, r3, sl, cr0
   15dec:			; <UNDEFINED> instruction: 0xf8dad00c
   15df0:	addsmi	r2, r3, #32
   15df4:			; <UNDEFINED> instruction: 0xf8dfd008
   15df8:	andcs	r1, r5, #136, 10	; 0x22000000
   15dfc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15e00:	b	1653dbc <__assert_fail@plt+0x1650584>
   15e04:			; <UNDEFINED> instruction: 0xf85cf7fc
   15e08:	tstcs	ip, #3588096	; 0x36c000
   15e0c:	cmple	r0, r3, lsl r3
   15e10:	bls	43ca50 <__assert_fail@plt+0x439218>
   15e14:	addsmi	r6, sl, #14352384	; 0xdb0000
   15e18:	ldmib	fp, {r3, r8, ip, lr, pc}^
   15e1c:	tstmi	r3, #1744830464	; 0x68000000
   15e20:	blls	3ca304 <__assert_fail@plt+0x3c6acc>
   15e24:	ldmdbvs	fp, {r2, r3, r9, fp, ip, pc}
   15e28:	mlasle	r2, sl, r2, r4
   15e2c:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   15e30:	andcs	r2, r0, r5, lsl #4
   15e34:	ldrbtmi	sl, [r9], #-3237	; 0xfffff35b
   15e38:	b	f53df4 <__assert_fail@plt+0xf505bc>
   15e3c:			; <UNDEFINED> instruction: 0xf840f7fc
   15e40:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   15e44:	andcs	r2, r0, r5, lsl #4
   15e48:			; <UNDEFINED> instruction: 0xf7ed4479
   15e4c:			; <UNDEFINED> instruction: 0x4621ea34
   15e50:	strtmi	r4, [r8], -r3, lsl #12
   15e54:			; <UNDEFINED> instruction: 0xf7fc461d
   15e58:	bls	353e74 <__assert_fail@plt+0x35063c>
   15e5c:	andcc	r9, r1, #16, 22	; 0x4000
   15e60:	strtmi	r4, [r8], -r1, lsl #12
   15e64:			; <UNDEFINED> instruction: 0xf82cf7fc
   15e68:	strne	pc, [r0, #-2271]!	; 0xfffff721
   15e6c:	andcs	r2, r0, r5, lsl #4
   15e70:			; <UNDEFINED> instruction: 0xf7ed4479
   15e74:	vstrls	s28, [lr, #-128]	; 0xffffff80
   15e78:	strmi	r4, [r3], -r1, lsr #12
   15e7c:	ldrmi	r6, [ip], -r8, ror #18
   15e80:			; <UNDEFINED> instruction: 0xfff0f7fb
   15e84:	stmiavs	fp!, {r1, r3, r5, r8, fp, sp, lr}^
   15e88:	strmi	r3, [r1], -r1, lsl #4
   15e8c:			; <UNDEFINED> instruction: 0xf7fc4620
   15e90:			; <UNDEFINED> instruction: 0xf89bf817
   15e94:			; <UNDEFINED> instruction: 0xf8db70b5
   15e98:	blcs	22160 <__assert_fail@plt+0x1e928>
   15e9c:	cfldrsge	mvf15, [r1, #-252]	; 0xffffff04
   15ea0:			; <UNDEFINED> instruction: 0xf8dbe4f4
   15ea4:	andcs	r7, r0, r8, ror r0
   15ea8:	ldrsbthi	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   15eac:	svcvc	0x00e7ebb8
   15eb0:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   15eb4:	rsbvs	pc, r1, #1325400064	; 0x4f000000
   15eb8:	movwcs	pc, #11143	; 0x2b87	; <UNPREDICTABLE>
   15ebc:			; <UNDEFINED> instruction: 0x461d4694
   15ec0:			; <UNDEFINED> instruction: 0xf47e2800
   15ec4:	blls	241eb4 <__assert_fail@plt+0x23e67c>
   15ec8:	bfine	r4, r9, #12, #15
   15ecc:	andeq	lr, ip, r1, lsl fp
   15ed0:	tsteq	r5, r2, asr fp
   15ed4:	stmib	sp, {r0, r1, r4, r9, sl, lr}^
   15ed8:	svclt	0x006c0114
   15edc:	movwcs	r2, #769	; 0x301
   15ee0:			; <UNDEFINED> instruction: 0xf5ff930c
   15ee4:			; <UNDEFINED> instruction: 0xf7fead21
   15ee8:			; <UNDEFINED> instruction: 0xf89bbfe8
   15eec:	blcs	221c8 <__assert_fail@plt+0x1e990>
   15ef0:	svcge	0x00e3f43e
   15ef4:	ldrne	pc, [r8], #2271	; 0x8df
   15ef8:	andcs	r2, r0, r5, lsl #4
   15efc:			; <UNDEFINED> instruction: 0xf7ed4479
   15f00:	stmibge	r2!, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   15f04:	ldrbmi	r4, [r8], -r7, lsl #12
   15f08:			; <UNDEFINED> instruction: 0xf968f7fc
   15f0c:			; <UNDEFINED> instruction: 0x4659aab0
   15f10:	strmi	lr, [r2, #-2523]	; 0xfffff625
   15f14:			; <UNDEFINED> instruction: 0x9010f8db
   15f18:	stmdals	lr, {r7, r9, sl, lr}
   15f1c:			; <UNDEFINED> instruction: 0xf910f7fc
   15f20:	strtmi	r4, [r2], -r1, asr #12
   15f24:			; <UNDEFINED> instruction: 0xf8cd462b
   15f28:	strmi	r9, [r4], r0
   15f2c:			; <UNDEFINED> instruction: 0xf8cd4638
   15f30:			; <UNDEFINED> instruction: 0xf7fbc004
   15f34:			; <UNDEFINED> instruction: 0xf7feffc5
   15f38:	blls	345e40 <__assert_fail@plt+0x342608>
   15f3c:			; <UNDEFINED> instruction: 0xf43e2b00
   15f40:			; <UNDEFINED> instruction: 0xf8dfafbc
   15f44:	andcs	r1, r5, #80, 8	; 0x50000000
   15f48:	ldrbtmi	r2, [r9], #-0
   15f4c:	ldmib	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15f50:			; <UNDEFINED> instruction: 0xffb6f7fb
   15f54:	svclt	0x00b1f7fe
   15f58:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15f5c:			; <UNDEFINED> instruction: 0xf7ed4479
   15f60:	strmi	lr, [r5], -sl, lsr #19
   15f64:	stmdacs	r0, {r3, r7, r9, sl, sp, lr, pc}
   15f68:	cfstrdge	mvd15, [r9, #252]!	; 0xfc
   15f6c:			; <UNDEFINED> instruction: 0xf8dfe6a2
   15f70:	andcs	r1, r5, #44, 8	; 0x2c000000
   15f74:	ldrbtmi	sl, [r9], #-3248	; 0xfffff350
   15f78:	ldmib	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15f7c:	stmibge	r5!, {r1, r2, r3, r8, r9, sl, fp, ip, pc}
   15f80:	ldmdbvs	r8!, {r0, r2, r9, sl, lr}^
   15f84:			; <UNDEFINED> instruction: 0xff6ef7fb
   15f88:	ldmvs	pc!, {r0, r3, r4, r5, r9, sl, lr}^	; <UNPREDICTABLE>
   15f8c:	stmdbvs	r9, {r2, r5, r6, r8, r9, sp}
   15f90:	strcs	pc, [ip], #-2271	; 0xfffff721
   15f94:	stmib	sp, {r0, r8, ip, sp}^
   15f98:	ldrbtmi	r1, [sl], #-1794	; 0xfffff8fe
   15f9c:	andls	r4, r0, #26214400	; 0x1900000
   15fa0:	andls	r2, r1, r1, lsl #4
   15fa4:			; <UNDEFINED> instruction: 0xf7ed4620
   15fa8:			; <UNDEFINED> instruction: 0x4621ec3c
   15fac:			; <UNDEFINED> instruction: 0xf7fb4628
   15fb0:			; <UNDEFINED> instruction: 0xf8dbff87
   15fb4:	blcs	2223c <__assert_fail@plt+0x1ea04>
   15fb8:	cfstrdge	mvd15, [r2, #252]	; 0xfc
   15fbc:			; <UNDEFINED> instruction: 0x309cf8db
   15fc0:			; <UNDEFINED> instruction: 0xf47f2b00
   15fc4:	ldr	sl, [fp, #3704]!	; 0xe78
   15fc8:	ldmvs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   15fcc:			; <UNDEFINED> instruction: 0xf43f2b0c
   15fd0:	ldmibmi	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, pc}^
   15fd4:	andcs	r2, r0, r5, lsl #4
   15fd8:			; <UNDEFINED> instruction: 0xf7ed4479
   15fdc:			; <UNDEFINED> instruction: 0xf7fbe96c
   15fe0:	ldrb	pc, [r5, #3951]!	; 0xf6f	; <UNPREDICTABLE>
   15fe4:	bcs	3ac6c <__assert_fail@plt+0x37434>
   15fe8:	svcge	0x0067f43e
   15fec:	andcs	r4, r5, #3899392	; 0x3b8000
   15ff0:	stclge	0, cr2, [r2]
   15ff4:			; <UNDEFINED> instruction: 0xf7ed4479
   15ff8:			; <UNDEFINED> instruction: 0xf7fbe95e
   15ffc:	stmibmi	fp!, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   16000:	andcs	r2, r0, r5, lsl #4
   16004:			; <UNDEFINED> instruction: 0xf7ed4479
   16008:			; <UNDEFINED> instruction: 0x4622e956
   1600c:			; <UNDEFINED> instruction: 0x46074659
   16010:			; <UNDEFINED> instruction: 0xf7fc4640
   16014:			; <UNDEFINED> instruction: 0x4601f895
   16018:			; <UNDEFINED> instruction: 0xf7fb4638
   1601c:	stmibmi	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   16020:	andcs	r2, r0, r5, lsl #4
   16024:			; <UNDEFINED> instruction: 0xf7ed4479
   16028:	strtmi	lr, [r2], -r6, asr #18
   1602c:			; <UNDEFINED> instruction: 0x46074659
   16030:			; <UNDEFINED> instruction: 0xf7fc980e
   16034:	strmi	pc, [r1], -r5, lsl #17
   16038:			; <UNDEFINED> instruction: 0xf7fb4638
   1603c:	blls	5d5d48 <__assert_fail@plt+0x5d2510>
   16040:	blls	8278b0 <__assert_fail@plt+0x824078>
   16044:			; <UNDEFINED> instruction: 0xf0004293
   16048:	svcmi	0x00da816a
   1604c:	blls	4a7250 <__assert_fail@plt+0x4a3a18>
   16050:			; <UNDEFINED> instruction: 0xf000454b
   16054:			; <UNDEFINED> instruction: 0xf8df8160
   16058:	ldrbtmi	ip, [ip], #864	; 0x360
   1605c:	bls	33cc84 <__assert_fail@plt+0x33944c>
   16060:			; <UNDEFINED> instruction: 0xf0004293
   16064:			; <UNDEFINED> instruction: 0xf8df8154
   16068:	ldrbtmi	r8, [r8], #852	; 0x354
   1606c:	andscc	lr, r3, #3620864	; 0x374000
   16070:			; <UNDEFINED> instruction: 0xf0004293
   16074:	bmi	ff4b659c <__assert_fail@plt+0xff4b2d64>
   16078:			; <UNDEFINED> instruction: 0xf7ff447a
   1607c:	bls	3c450c <__assert_fail@plt+0x3c0cd4>
   16080:	mvnscc	pc, #79	; 0x4f
   16084:	addsvs	r4, r3, pc, asr #25
   16088:			; <UNDEFINED> instruction: 0xe658447c
   1608c:	umlalscc	pc, r5, fp, r8	; <UNPREDICTABLE>
   16090:			; <UNDEFINED> instruction: 0xf43e2b00
   16094:	stmibmi	ip, {r1, r4, r8, r9, sl, fp, sp, pc}^
   16098:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1609c:	stmdb	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   160a0:			; <UNDEFINED> instruction: 0xf7fb4621
   160a4:			; <UNDEFINED> instruction: 0xf7feff0d
   160a8:	ldmib	sp, {r3, r8, r9, sl, fp, ip, sp, pc}^
   160ac:	strcs	r0, [r7], #-264	; 0xfffffef8
   160b0:	blx	fe8204ba <__assert_fail@plt+0xfe81cc82>
   160b4:	blx	fe93c8ce <__assert_fail@plt+0xfe939096>
   160b8:	ble	9ecc4 <__assert_fail@plt+0x9b48c>
   160bc:	bl	18dd00c <__assert_fail@plt+0x18d97d4>
   160c0:	bl	496cd8 <__assert_fail@plt+0x4934a0>
   160c4:			; <UNDEFINED> instruction: 0xf04f000a
   160c8:	bl	11170d0 <__assert_fail@plt+0x1113898>
   160cc:	bl	fec564e0 <__assert_fail@plt+0xfec52ca8>
   160d0:			; <UNDEFINED> instruction: 0xf43f7fe0
   160d4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, pc}^
   160d8:	strcs	r4, [r1, -r8, lsl #10]
   160dc:	rsceq	r0, r1, r8, ror #1
   160e0:	subsvc	lr, r4, r0, asr #20
   160e4:	stmdbeq	r4, {r0, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   160e8:	andeq	lr, r5, r0, ror #22
   160ec:	blt	ffcd40f0 <__assert_fail@plt+0xffcd08b8>
   160f0:	msrvs	SPSR_c, pc, asr #8
   160f4:	svceq	0x0000f1b8
   160f8:	movwcs	pc, #35745	; 0x8ba1	; <UNPREDICTABLE>
   160fc:	strmi	pc, [r1, #-2983]	; 0xfffff459
   16100:			; <UNDEFINED> instruction: 0x469a4691
   16104:	bne	50c91c <__assert_fail@plt+0x5090e4>
   16108:	bl	1aa7b74 <__assert_fail@plt+0x1aa433c>
   1610c:	ldrmi	r0, [sl], r1, lsl #6
   16110:	tsteq	r5, r9, lsl fp
   16114:	andeq	pc, r0, #79	; 0x4f
   16118:	bl	10a7a6c <__assert_fail@plt+0x10a4234>
   1611c:	bl	fecd6d30 <__assert_fail@plt+0xfecd34f8>
   16120:	cmnle	lr, r1, ror #31
   16124:	strmi	r4, [fp], -r4, lsr #13
   16128:	blls	24fc54 <__assert_fail@plt+0x24c41c>
   1612c:	blx	fe8de626 <__assert_fail@plt+0xfe8dadee>
   16130:	blls	42753c <__assert_fail@plt+0x423d04>
   16134:	blx	fe860d3e <__assert_fail@plt+0xfe85d506>
   16138:	ble	fc94c <__assert_fail@plt+0xf9114>
   1613c:	stmdbeq	r0, {r0, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   16140:	beq	90ef0 <__assert_fail@plt+0x8d6b8>
   16144:	tsteq	r5, r9, lsl fp
   16148:	andeq	pc, r0, #79	; 0x4f
   1614c:	movweq	lr, #43842	; 0xab42
   16150:	svcvc	0x00e1ebb3
   16154:	blge	ffe53258 <__assert_fail@plt+0xffe4fa20>
   16158:	blls	23c1a0 <__assert_fail@plt+0x238968>
   1615c:	tsteq	ip, r1, lsl #2
   16160:	tstvc	r3, r1, asr #20
   16164:	bl	185ccfc <__assert_fail@plt+0x18594c4>
   16168:	stmdbne	r4!, {r8}
   1616c:	stmdbne	r4!, {r0, r3, r6, r8, lr}
   16170:	andcs	r4, r1, r9, asr #2
   16174:	bllt	ffa54178 <__assert_fail@plt+0xffa50940>
   16178:	msrvs	SPSR_c, pc, asr #8
   1617c:	svceq	0x0000f1b8
   16180:	movwcs	pc, #35745	; 0x8ba1	; <UNPREDICTABLE>
   16184:	bls	95028 <__assert_fail@plt+0x917f0>
   16188:	movwcs	lr, #35277	; 0x89cd
   1618c:	bne	50c9a8 <__assert_fail@plt+0x509170>
   16190:	blls	27adb8 <__assert_fail@plt+0x277580>
   16194:	movweq	lr, #7011	; 0x1b63
   16198:	blls	23adc4 <__assert_fail@plt+0x23758c>
   1619c:	bl	4de9a4 <__assert_fail@plt+0x4db16c>
   161a0:	blls	2565d0 <__assert_fail@plt+0x252d98>
   161a4:	movweq	lr, #15170	; 0x3b42
   161a8:	svcvc	0x00e1ebb3
   161ac:	blge	fecd32b0 <__assert_fail@plt+0xfeccfa78>
   161b0:	biceq	lr, r8, #323584	; 0x4f000
   161b4:	blne	ff4965a4 <__assert_fail@plt+0xff492d6c>
   161b8:	cmpvc	r7, #274432	; 0x43000
   161bc:	movweq	lr, #35683	; 0x8b63
   161c0:	cmpeq	r1, r1
   161c4:	bl	456738 <__assert_fail@plt+0x452f00>
   161c8:	b	10d85ec <__assert_fail@plt+0x10d4db4>
   161cc:	bl	10ef11c <__assert_fail@plt+0x10eb8e4>
   161d0:	b	13d65f8 <__assert_fail@plt+0x13d2dc0>
   161d4:	tsteq	r9, r9, lsl #6
   161d8:	tstvc	r9, r1, asr #20
   161dc:			; <UNDEFINED> instruction: 0xf7ff4699
   161e0:	ldmdbmi	sl!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, pc}^
   161e4:	ldmdals	r0, {r0, r2, r9, sp}
   161e8:			; <UNDEFINED> instruction: 0xf7ed4479
   161ec:			; <UNDEFINED> instruction: 0xf7ffe864
   161f0:	blcs	44504 <__assert_fail@plt+0x40ccc>
   161f4:	mcrge	4, 3, pc, cr1, cr14, {1}	; <UNPREDICTABLE>
   161f8:			; <UNDEFINED> instruction: 0x46204975
   161fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   16200:	ldmda	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16204:	bge	fec27b70 <__assert_fail@plt+0xfec24338>
   16208:	stmdals	lr, {r2, r9, sl, lr}
   1620c:			; <UNDEFINED> instruction: 0xff98f7fb
   16210:	strtmi	r4, [r0], -r1, lsl #12
   16214:	mrc2	7, 2, pc, cr4, cr11, {7}
   16218:	mcrlt	7, 2, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
   1621c:			; <UNDEFINED> instruction: 0xf7ff460b
   16220:	b	1404414 <__assert_fail@plt+0x1400bdc>
   16224:	rscseq	r0, sl, r8, asr #7
   16228:	b	10dd178 <__assert_fail@plt+0x10d9940>
   1622c:	bl	18f2f90 <__assert_fail@plt+0x18ef758>
   16230:	andcs	r0, r1, r8, lsl #6
   16234:	cmpeq	fp, r1, asr r1
   16238:	bicsvs	lr, r2, #274432	; 0x43000
   1623c:	bl	10dc96c <__assert_fail@plt+0x10d9134>
   16240:	tsteq	r1, r8, lsl #6
   16244:	b	10d66b8 <__assert_fail@plt+0x10d2e80>
   16248:	pkhbtmi	r7, ip, r2, lsl #6
   1624c:	stmdbmi	r1!, {r0, r1, r2, r4, r5, r9, sl, sp, lr, pc}^
   16250:	andcs	r2, r0, r5, lsl #4
   16254:			; <UNDEFINED> instruction: 0xf7ed4479
   16258:			; <UNDEFINED> instruction: 0xf7fbe82e
   1625c:			; <UNDEFINED> instruction: 0xf7fffe31
   16260:	ldmdbmi	sp, {r0, r3, r4, r5, r6, fp, ip, sp, pc}^
   16264:	strtmi	r2, [r0], -r5, lsl #4
   16268:			; <UNDEFINED> instruction: 0xf7ed4479
   1626c:			; <UNDEFINED> instruction: 0xf7fbe824
   16270:			; <UNDEFINED> instruction: 0xf7fffe27
   16274:	ldmdami	r9, {r0, r1, r2, r5, r6, fp, ip, sp, pc}^
   16278:			; <UNDEFINED> instruction: 0xf7ff4478
   1627c:	ldmdbmi	r8, {r4, r5, fp, ip, sp, pc}^
   16280:			; <UNDEFINED> instruction: 0xf7ff4479
   16284:	ldmdbmi	r7, {r0, r2, r5, fp, ip, sp, pc}^
   16288:	andcs	r4, r5, #96, 12	; 0x6000000
   1628c:	ldrbtmi	r4, [r9], #-1760	; 0xfffff920
   16290:	ldmda	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16294:			; <UNDEFINED> instruction: 0x1090f8db
   16298:			; <UNDEFINED> instruction: 0x2322e9db
   1629c:			; <UNDEFINED> instruction: 0x6720e9db
   162a0:	stmib	sp, {r2, r8, ip, pc}^
   162a4:	stmib	sp, {r1, r8, r9, sp}^
   162a8:	ldmib	fp, {r8, r9, sl, sp, lr}^
   162ac:			; <UNDEFINED> instruction: 0xf7fb231e
   162b0:	stmdbmi	sp, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}^
   162b4:	strbmi	r2, [r0], -r5, lsl #4
   162b8:			; <UNDEFINED> instruction: 0xf7ec4479
   162bc:	qsub8mi	lr, fp, ip
   162c0:			; <UNDEFINED> instruction: 0xf7fb4622
   162c4:	stcls	13, cr15, [lr, #-1012]	; 0xfffffc0c
   162c8:	movwcc	r6, #6699	; 0x1a2b
   162cc:	blge	fed533d0 <__assert_fail@plt+0xfed4fb98>
   162d0:	mrc	12, 0, sl, cr8, cr1, {2}
   162d4:	ldmdbls	r3, {r4, r9, fp}
   162d8:			; <UNDEFINED> instruction: 0xf00e4622
   162dc:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   162e0:	blge	fead33e4 <__assert_fail@plt+0xfeacfbac>
   162e4:	bvs	8f0b94 <__assert_fail@plt+0x8ed35c>
   162e8:			; <UNDEFINED> instruction: 0xf43f429a
   162ec:	ldmdbmi	pc!, {r0, r2, r5, r7, r8, r9, fp, sp, pc}	; <UNPREDICTABLE>
   162f0:	andcs	r2, r0, r5, lsl #4
   162f4:			; <UNDEFINED> instruction: 0xf7ec4479
   162f8:			; <UNDEFINED> instruction: 0xf7fbefde
   162fc:			; <UNDEFINED> instruction: 0xf7fffde1
   16300:			; <UNDEFINED> instruction: 0xf7ecbb9b
   16304:	bmi	ed229c <__assert_fail@plt+0xecea64>
   16308:			; <UNDEFINED> instruction: 0xf7fe447a
   1630c:			; <UNDEFINED> instruction: 0xf8dfbfda
   16310:	ldrbtmi	r8, [r8], #228	; 0xe4
   16314:			; <UNDEFINED> instruction: 0xf8dfe6aa
   16318:	ldrbtmi	ip, [ip], #224	; 0xe0
   1631c:	svcmi	0x0037e69e
   16320:			; <UNDEFINED> instruction: 0xe694447f
   16324:	andhi	pc, r0, pc, lsr #7
   16328:	blcc	fe6c8b30 <__assert_fail@plt+0xfe6c52f8>
   1632c:	andeq	r0, r0, r0
   16330:	muleq	r1, r6, r5
   16334:	andeq	r6, r1, lr, ror #7
   16338:	muleq	r1, r6, ip
   1633c:	muleq	r1, r6, ip
   16340:	andeq	r5, r1, sl, lsl #27
   16344:	andeq	r6, r1, r2, asr r0
   16348:	andeq	r6, r1, r8, lsr #1
   1634c:	andeq	r6, r1, r2, asr r0
   16350:	andeq	r5, r1, ip, lsl sp
   16354:	strdeq	r5, [r1], -ip
   16358:	andeq	r5, r1, r4, ror #24
   1635c:	andeq	r5, r1, ip, lsr #25
   16360:	strdeq	r5, [r1], -r6
   16364:	andeq	r5, r1, lr, asr #31
   16368:	ldrdeq	r5, [r1], -r0
   1636c:	andeq	r5, r1, sl, asr #15
   16370:	andeq	r5, r1, sl, ror #22
   16374:	andeq	r5, r1, lr, asr #17
   16378:	andeq	r5, r1, sl, ror pc
   1637c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16380:	andeq	r5, r1, sl, ror pc
   16384:	andeq	r5, r1, r2, lsl #31
   16388:	andeq	r5, r1, ip, lsr #31
   1638c:	andeq	r5, r1, r8, lsr #31
   16390:	andeq	r5, r1, r4, lsl #24
   16394:	andeq	r5, r1, sl, lsr pc
   16398:	andeq	r5, r1, r8, lsr #19
   1639c:	strdeq	r5, [r1], -sl
   163a0:	andeq	r5, r1, r2, lsl #24
   163a4:	muleq	r1, r8, ip
   163a8:	andeq	r5, r1, r0, lsr #19
   163ac:			; <UNDEFINED> instruction: 0x000159b4
   163b0:			; <UNDEFINED> instruction: 0x000159b4
   163b4:	andeq	r5, r1, ip, lsl r6
   163b8:	andeq	r5, r1, r6, lsl r6
   163bc:	andeq	r5, r1, r6, lsl #12
   163c0:	strdeq	r5, [r1], -r8
   163c4:	andeq	r5, r1, r0, lsl r2
   163c8:	ldrdeq	r5, [r1], -sl
   163cc:	strdeq	r5, [r1], -r8
   163d0:	ldrdeq	r5, [r1], -lr
   163d4:	andeq	r5, r1, ip, lsr #16
   163d8:	andeq	r5, r1, r4, ror #15
   163dc:	andeq	r5, r1, r0, lsr #32
   163e0:	andeq	r5, r1, r8, lsl r0
   163e4:	andeq	r5, r1, r6, lsr #24
   163e8:	andeq	r5, r1, r8, asr #24
   163ec:	andeq	r5, r1, r0, lsr ip
   163f0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   163f4:	andeq	r4, r1, r6, lsl #31
   163f8:	andeq	r4, r1, lr, ror pc
   163fc:	andeq	r4, r1, r8, ror pc
   16400:	mvnsmi	lr, sp, lsr #18
   16404:	stmdami	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   16408:	strmi	fp, [lr], -r2, lsl #1
   1640c:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
   16410:	ldmda	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16414:			; <UNDEFINED> instruction: 0xf00e4680
   16418:			; <UNDEFINED> instruction: 0x4604fb1b
   1641c:	movwcs	fp, #360	; 0x168
   16420:	ldrtmi	r9, [sl], -r0
   16424:			; <UNDEFINED> instruction: 0x46284631
   16428:	andhi	pc, r4, sp, asr #17
   1642c:	blx	fead442e <__assert_fail@plt+0xfead0bf6>
   16430:	strtmi	r4, [r0], -r3, lsl #12
   16434:			; <UNDEFINED> instruction: 0xf00e461c
   16438:	strtmi	pc, [r0], -r7, asr #23
   1643c:	pop	{r1, ip, sp, pc}
   16440:	svclt	0x000081f0
   16444:	andeq	r5, r1, r2, lsl #24
   16448:	mrcmi	5, 0, fp, cr10, cr8, {7}
   1644c:	teqlt	r0, #2113929216	; 0x7e000000
   16450:	strmi	r2, [r4], -pc, lsr #2
   16454:	stmdb	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16458:			; <UNDEFINED> instruction: 0xb1b84605
   1645c:	blne	edd580 <__assert_fail@plt+0xed9d48>
   16460:	vldrle	d2, [r3, #-24]	; 0xffffffe8
   16464:	stmdacc	r6, {r2, r4, r8, fp, lr}
   16468:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
   1646c:	stmib	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16470:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
   16474:	tstle	r0, ip, ror #22
   16478:	blcs	1d3466c <__assert_fail@plt+0x1d30e34>
   1647c:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
   16480:	tstle	sl, sp, lsr #22
   16484:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
   16488:			; <UNDEFINED> instruction: 0x601c58f3
   1648c:	blmi	368cc4 <__assert_fail@plt+0x36548c>
   16490:	andsvs	r4, r4, sl, ror r4
   16494:			; <UNDEFINED> instruction: 0x601c58f3
   16498:			; <UNDEFINED> instruction: 0x463cbdf8
   1649c:	blmi	2d047c <__assert_fail@plt+0x2ccc44>
   164a0:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
   164a4:	ldmpl	r3!, {r0, r8, sp}^
   164a8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   164ac:	svc	0x006af7ec
   164b0:	ldmib	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   164b4:	andeq	r8, r2, r4, asr #16
   164b8:	andeq	r6, r1, r6, asr #6
   164bc:	andeq	r0, r0, r0, asr r3
   164c0:	andeq	r9, r2, r0, asr #16
   164c4:	andeq	r0, r0, r8, lsr r3
   164c8:	andeq	r0, r0, r4, ror #5
   164cc:	ldrdeq	r6, [r1], -r0
   164d0:	eorscs	fp, r0, #56, 10	; 0xe000000
   164d4:	tstcs	r0, sp, lsl #12
   164d8:			; <UNDEFINED> instruction: 0xf7ed4604
   164dc:	stccs	8, cr14, [sl, #-416]	; 0xfffffe60
   164e0:	strtmi	sp, [r0], -r2
   164e4:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
   164e8:	ldmdb	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   164ec:	andcs	fp, r5, #112, 10	; 0x1c000000
   164f0:	strmi	r4, [lr], -r5, lsl #12
   164f4:	andcs	r4, r0, r1, lsl #12
   164f8:	cdp	7, 13, cr15, cr12, cr12, {7}
   164fc:	strmi	r4, [r4], -r5, lsl #5
   16500:	strtmi	sp, [r0], -r1
   16504:			; <UNDEFINED> instruction: 0xf00ebd70
   16508:	stmdavc	r3, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1650c:	nopeq	{35}	; 0x23
   16510:	tstle	r7, r5, asr fp
   16514:			; <UNDEFINED> instruction: 0xf0237843
   16518:	blcs	15171a0 <__assert_fail@plt+0x1513968>
   1651c:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
   16520:	nopeq	{35}	; 0x23
   16524:			; <UNDEFINED> instruction: 0xd12b2b46
   16528:	blcs	b7483c <__assert_fail@plt+0xb71004>
   1652c:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
   16530:			; <UNDEFINED> instruction: 0xd1252b38
   16534:	bllt	6f4a48 <__assert_fail@plt+0x6f1210>
   16538:	blcs	18345cc <__assert_fail@plt+0x1830d94>
   1653c:	ldcmi	0, cr13, [r8], {41}	; 0x29
   16540:			; <UNDEFINED> instruction: 0xe7de447c
   16544:	tstle	fp, r7, asr #22
   16548:			; <UNDEFINED> instruction: 0xf0237843
   1654c:	blcs	10971d4 <__assert_fail@plt+0x109399c>
   16550:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
   16554:	tstle	r3, r1, lsr fp
   16558:	blcs	e3486c <__assert_fail@plt+0xe31034>
   1655c:	stmdbvc	r3, {r4, r8, ip, lr, pc}
   16560:	tstle	sp, r0, lsr fp
   16564:	blcs	cf4a78 <__assert_fail@plt+0xcf1240>
   16568:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
   1656c:	tstle	r7, r0, lsr fp
   16570:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
   16574:	blcs	1834608 <__assert_fail@plt+0x1830dd0>
   16578:	stcmi	0, cr13, [sl], {14}
   1657c:			; <UNDEFINED> instruction: 0xe7c0447c
   16580:	andle	r2, r3, r9, lsl #28
   16584:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
   16588:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1658c:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
   16590:	stcmi	7, cr14, [r7], {183}	; 0xb7
   16594:			; <UNDEFINED> instruction: 0xe7b4447c
   16598:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
   1659c:	svclt	0x0000e7b1
   165a0:	andeq	r6, r1, ip, ror r2
   165a4:	andeq	r6, r1, r4, asr #4
   165a8:			; <UNDEFINED> instruction: 0x00011abe
   165ac:	andeq	r6, r1, sl, lsr #4
   165b0:	andeq	r6, r1, r4, lsr r2
   165b4:	andeq	r6, r1, sl, lsr #4
   165b8:	svcmi	0x00f0e92d
   165bc:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   165c0:	strmi	r8, [r9], r2, lsl #22
   165c4:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
   165c8:			; <UNDEFINED> instruction: 0xf8df3206
   165cc:			; <UNDEFINED> instruction: 0xf8df2bfc
   165d0:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
   165d4:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
   165d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   165dc:			; <UNDEFINED> instruction: 0xf04f931b
   165e0:	blls	a971e8 <__assert_fail@plt+0xa939b0>
   165e4:	blls	afb224 <__assert_fail@plt+0xaf79ec>
   165e8:	blls	a7b23c <__assert_fail@plt+0xa77a04>
   165ec:	streq	pc, [r2], #-3
   165f0:	tstls	r2, #44, 22	; 0xb000
   165f4:	cdp	7, 14, cr15, cr4, cr12, {7}
   165f8:			; <UNDEFINED> instruction: 0xf3c39b29
   165fc:	movwls	r0, #37696	; 0x9340
   16600:			; <UNDEFINED> instruction: 0xf1b8900f
   16604:	vmax.f32	d0, d1, d10
   16608:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
   1660c:	rsbseq	pc, r1, #24
   16610:	adceq	r0, r4, #-268435449	; 0xf0000007
   16614:	andseq	r0, lr, #536870921	; 0x20000009
   16618:	subseq	r0, r2, #-1879048189	; 0x90000003
   1661c:	andeq	r0, fp, r4, ror #4
   16620:	andeq	r0, fp, fp
   16624:	svceq	0x000af1b8
   16628:			; <UNDEFINED> instruction: 0xf8dfd00e
   1662c:	strbmi	r0, [r1], -r4, lsr #23
   16630:			; <UNDEFINED> instruction: 0xf7ff4478
   16634:			; <UNDEFINED> instruction: 0x4641ff5b
   16638:			; <UNDEFINED> instruction: 0xf8df4603
   1663c:	tstls	r3, #152, 22	; 0x26000
   16640:			; <UNDEFINED> instruction: 0xf7ff4478
   16644:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
   16648:	bleq	5278c <__assert_fail@plt+0x4ef54>
   1664c:			; <UNDEFINED> instruction: 0xf0002c00
   16650:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
   16654:	strls	r2, [r8], #-1025	; 0xfffffbff
   16658:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
   1665c:			; <UNDEFINED> instruction: 0xf7ec5a10
   16660:	movwcs	lr, #3934	; 0xf5e
   16664:	stmib	sp, {r4, r8, r9, ip, pc}^
   16668:	tstls	r1, #671088640	; 0x28000000
   1666c:	strcs	r9, [r0, -sp]
   16670:	movwcc	r9, #6918	; 0x1b06
   16674:	tsthi	r0, r0	; <UNPREDICTABLE>
   16678:	blne	ff77d298 <__assert_fail@plt+0xff779a60>
   1667c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   16680:			; <UNDEFINED> instruction: 0xf0002d00
   16684:	blls	2b6ad0 <__assert_fail@plt+0x2b3298>
   16688:			; <UNDEFINED> instruction: 0xf1b89807
   1668c:	svclt	0x000c0f02
   16690:			; <UNDEFINED> instruction: 0xf0032300
   16694:	ldrmi	r0, [lr], -r1, lsl #6
   16698:	movwls	r1, #51651	; 0xc9c3
   1669c:			; <UNDEFINED> instruction: 0xf0002e00
   166a0:	bls	377338 <__assert_fail@plt+0x373b00>
   166a4:			; <UNDEFINED> instruction: 0xf0002a00
   166a8:	blls	1b7808 <__assert_fail@plt+0x1b3fd0>
   166ac:	bl	1e0eb8 <__assert_fail@plt+0x1dd680>
   166b0:	ldrmi	r0, [r1], -r2, lsl #8
   166b4:	mvnscc	pc, #-1073741784	; 0xc0000028
   166b8:			; <UNDEFINED> instruction: 0xf383fab3
   166bc:	cmpne	r3, #323584	; 0x4f000
   166c0:	movwcs	fp, #3992	; 0xf98
   166c4:			; <UNDEFINED> instruction: 0xf7ecb113
   166c8:	andls	lr, r6, sl, lsr #30
   166cc:	addsmi	r9, ip, #6144	; 0x1800
   166d0:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
   166d4:	bne	451f3c <__assert_fail@plt+0x44e704>
   166d8:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
   166dc:	ldcl	7, cr15, [r6, #944]	; 0x3b0
   166e0:			; <UNDEFINED> instruction: 0xf0402800
   166e4:	blls	2777cc <__assert_fail@plt+0x273f94>
   166e8:			; <UNDEFINED> instruction: 0xf0402b00
   166ec:	blls	337200 <__assert_fail@plt+0x3339c8>
   166f0:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
   166f4:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
   166f8:			; <UNDEFINED> instruction: 0xf014e8df
   166fc:	cmneq	sp, r8, lsl r1
   16700:	cmneq	sp, sp, ror r1
   16704:	cmneq	sp, sp, ror r1
   16708:	rsceq	r0, ip, #1073741855	; 0x4000001f
   1670c:	adceq	r0, fp, #224, 4
   16710:	rscseq	r0, r5, #-536870898	; 0xe000000e
   16714:	rscseq	r0, r1, #805306383	; 0x3000000f
   16718:	cmneq	sp, sp, ror r1
   1671c:	cmneq	sp, sp, ror r1
   16720:	cmneq	sp, sp, ror r1
   16724:	cmneq	sp, sp, ror r1
   16728:	cmneq	sp, sp, ror r1
   1672c:	cmneq	sp, sp, ror r1
   16730:	cmneq	sp, sp, ror r1
   16734:	cmneq	sp, sp, ror r1
   16738:	cmneq	sp, sp, ror r1
   1673c:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
   16740:			; <UNDEFINED> instruction: 0x06d30179
   16744:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   16748:	rsbseq	r0, ip, #1073741854	; 0x4000001e
   1674c:	cmneq	r9, r9, ror r1
   16750:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   16754:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16758:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1675c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16760:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16764:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16768:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1676c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16770:	cmneq	r9, pc, ror r0
   16774:	cmneq	r9, r9, ror r1
   16778:	rsbeq	r0, r3, #1073741854	; 0x4000001e
   1677c:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
   16780:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16784:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16788:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1678c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16790:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16794:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   16798:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1679c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167a0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167a4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167a8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167ac:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167b0:	cmneq	r9, pc, ror r0
   167b4:	rsbseq	r0, pc, r7, asr #4
   167b8:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   167bc:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   167c0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167c4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167c8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167cc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167d0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167d4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167d8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167dc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167e0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167e4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167e8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167ec:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   167f0:	eorseq	r0, r3, #127	; 0x7f
   167f4:	eorseq	r0, r3, #1073741854	; 0x4000001e
   167f8:			; <UNDEFINED> instruction: 0x463206d3
   167fc:	movwcs	r4, #1589	; 0x635
   16800:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
   16804:			; <UNDEFINED> instruction: 0xf0002800
   16808:	vshr.u64	q12, <illegal reg q2.5>, #60
   1680c:			; <UNDEFINED> instruction: 0xf0041147
   16810:			; <UNDEFINED> instruction: 0xf850021f
   16814:	blx	85a8a0 <__assert_fail@plt+0x857068>
   16818:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
   1681c:	sbchi	pc, sl, r0, asr #2
   16820:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   16824:	blx	fecfd050 <__assert_fail@plt+0xfecf9818>
   16828:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1682c:			; <UNDEFINED> instruction: 0xf0402a00
   16830:	bls	2f7f88 <__assert_fail@plt+0x2f4750>
   16834:	andeq	pc, r1, #130	; 0x82
   16838:	andsle	r4, r5, r3, lsl r0
   1683c:	movwls	r4, #46553	; 0xb5d9
   16840:	eorcs	fp, r7, #132, 30	; 0x210
   16844:	andcs	pc, fp, sl, lsl #16
   16848:	andeq	pc, r1, #-1073741822	; 0xc0000002
   1684c:	svclt	0x00844591
   16850:			; <UNDEFINED> instruction: 0xf80a2124
   16854:			; <UNDEFINED> instruction: 0xf10b1002
   16858:			; <UNDEFINED> instruction: 0xf10b0202
   1685c:	ldrmi	r0, [r1, #2819]	; 0xb03
   16860:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
   16864:	andne	pc, r2, sl, lsl #16
   16868:			; <UNDEFINED> instruction: 0xf10745d9
   1686c:	svclt	0x00840701
   16870:			; <UNDEFINED> instruction: 0xf80a235c
   16874:			; <UNDEFINED> instruction: 0xf10b300b
   16878:	blls	219484 <__assert_fail@plt+0x215c4c>
   1687c:	svclt	0x003845cb
   16880:	andmi	pc, fp, sl, lsl #16
   16884:			; <UNDEFINED> instruction: 0xf10b2d00
   16888:	svclt	0x00080b01
   1688c:	movwls	r2, #33536	; 0x8300
   16890:	movwcc	r9, #6918	; 0x1b06
   16894:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
   16898:	vldrpl	d25, [sp, #28]
   1689c:	svclt	0x00183d00
   168a0:	cfstr32cs	mvfx2, [r0, #-4]
   168a4:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   168a8:	andeq	pc, r2, #168, 2	; 0x2a
   168ac:	blx	fecbccd8 <__assert_fail@plt+0xfecb94a0>
   168b0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   168b4:	movweq	lr, #6658	; 0x1a02
   168b8:	svceq	0x0000f1bb
   168bc:	movwcs	fp, #3864	; 0xf18
   168c0:			; <UNDEFINED> instruction: 0xf0402b00
   168c4:			; <UNDEFINED> instruction: 0xf08181d0
   168c8:	andsmi	r0, sl, r1, lsl #6
   168cc:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
   168d0:	blcs	3d518 <__assert_fail@plt+0x39ce0>
   168d4:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
   168d8:	blcs	3d500 <__assert_fail@plt+0x39cc8>
   168dc:	ldrhi	pc, [r4], r0, asr #32
   168e0:	bls	43d52c <__assert_fail@plt+0x439cf4>
   168e4:	svclt	0x00183b00
   168e8:			; <UNDEFINED> instruction: 0xf1b92301
   168ec:	svclt	0x00180f00
   168f0:	blcs	1f4f8 <__assert_fail@plt+0x1bcc0>
   168f4:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
   168f8:			; <UNDEFINED> instruction: 0xf8dd9a11
   168fc:	tstcs	r1, r4, asr #32
   16900:	andscc	lr, r0, #3358720	; 0x334000
   16904:			; <UNDEFINED> instruction: 0xf88a2327
   16908:	andcs	r3, r0, #0
   1690c:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16910:			; <UNDEFINED> instruction: 0xf04f468b
   16914:	tstls	sp, r2, lsl #16
   16918:	andls	r4, r9, #2063597568	; 0x7b000000
   1691c:	bcc	452144 <__assert_fail@plt+0x44e90c>
   16920:	blls	2903bc <__assert_fail@plt+0x28cb84>
   16924:			; <UNDEFINED> instruction: 0xf0402b00
   16928:	ldrmi	r8, [lr], -r7, ror #12
   1692c:	andeq	pc, r2, #168, 2	; 0x2a
   16930:	blx	fecbd564 <__assert_fail@plt+0xfecb9d2c>
   16934:			; <UNDEFINED> instruction: 0xf083f282
   16938:	ldmdbeq	r2, {r0, r8, r9}^
   1693c:			; <UNDEFINED> instruction: 0xf0004013
   16940:	ldrbmi	r8, [r9, #1360]	; 0x550
   16944:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
   16948:	andne	pc, fp, sl, lsl #16
   1694c:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
   16950:	svclt	0x00844589
   16954:			; <UNDEFINED> instruction: 0xf80a2024
   16958:			; <UNDEFINED> instruction: 0xf10b0001
   1695c:	strmi	r0, [r9, #258]	; 0x102
   16960:	eorcs	fp, r7, r4, lsl #31
   16964:	andeq	pc, r1, sl, lsl #16
   16968:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
   1696c:	vrshl.s8	d20, d9, d16
   16970:	pkhtbmi	r8, fp, r2, asr #10
   16974:	movwls	r4, #46681	; 0xb659
   16978:			; <UNDEFINED> instruction: 0xf80a235c
   1697c:			; <UNDEFINED> instruction: 0xf1b8300b
   16980:			; <UNDEFINED> instruction: 0xf10b0f02
   16984:			; <UNDEFINED> instruction: 0xf0000b01
   16988:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
   1698c:	addmi	r1, r3, #31488	; 0x7b00
   16990:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
   16994:	blcc	c2dca8 <__assert_fail@plt+0xc2a470>
   16998:	vqdmulh.s<illegal width 8>	d18, d0, d9
   1699c:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
   169a0:			; <UNDEFINED> instruction: 0xf0839b0a
   169a4:	tstmi	sl, #67108864	; 0x4000000
   169a8:	svclt	0x0008462b
   169ac:			; <UNDEFINED> instruction: 0xf43f4615
   169b0:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
   169b4:			; <UNDEFINED> instruction: 0xf47f2e00
   169b8:	bls	30268c <__assert_fail@plt+0x2fee54>
   169bc:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   169c0:	andsmi	r3, r3, r1, lsl #14
   169c4:	blcs	43538 <__assert_fail@plt+0x3fd00>
   169c8:	svcge	0x0057f43f
   169cc:	svclt	0x008445d9
   169d0:			; <UNDEFINED> instruction: 0xf80a2327
   169d4:			; <UNDEFINED> instruction: 0xf10b300b
   169d8:			; <UNDEFINED> instruction: 0xf10b0301
   169dc:	ldrmi	r0, [r9, #2818]	; 0xb02
   169e0:	eorcs	fp, r7, #132, 30	; 0x210
   169e4:	andcs	pc, r3, sl, lsl #16
   169e8:	movwls	r2, #45824	; 0xb300
   169ec:	ldrtmi	lr, [r2], -r5, asr #14
   169f0:	str	r2, [r3, -r0, lsl #12]
   169f4:	blls	3e01fc <__assert_fail@plt+0x3dc9c4>
   169f8:			; <UNDEFINED> instruction: 0xf0402b01
   169fc:			; <UNDEFINED> instruction: 0xf7ec83fb
   16a00:	eorlt	lr, r3, #112, 26	; 0x1c00
   16a04:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
   16a08:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   16a0c:	orrmi	pc, r0, #50331648	; 0x3000000
   16a10:	blls	2a1618 <__assert_fail@plt+0x29dde0>
   16a14:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   16a18:	andeq	pc, r1, #3
   16a1c:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
   16a20:	bcs	1f228 <__assert_fail@plt+0x1b9f0>
   16a24:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
   16a28:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   16a2c:			; <UNDEFINED> instruction: 0xf383fab3
   16a30:	bls	298fa4 <__assert_fail@plt+0x29576c>
   16a34:	andeq	pc, r1, #130	; 0x82
   16a38:			; <UNDEFINED> instruction: 0xf43f4313
   16a3c:	blls	2825cc <__assert_fail@plt+0x27ed94>
   16a40:			; <UNDEFINED> instruction: 0xf0002b00
   16a44:	movwcs	r8, #187	; 0xbb
   16a48:	stccs	6, cr14, [r0], {219}	; 0xdb
   16a4c:	ldrbthi	pc, [pc], #64	; 16a54 <__assert_fail@plt+0x1321c>	; <UNPREDICTABLE>
   16a50:	movwls	r2, #41729	; 0xa301
   16a54:	svceq	0x0000f1b9
   16a58:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
   16a5c:			; <UNDEFINED> instruction: 0x377cf8df
   16a60:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16a64:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   16a68:			; <UNDEFINED> instruction: 0xf8cd447b
   16a6c:			; <UNDEFINED> instruction: 0xf8cd902c
   16a70:	cdp	0, 0, cr9, cr8, cr4, {1}
   16a74:	movwcs	r3, #6672	; 0x1a10
   16a78:	movwls	r4, #34459	; 0x869b
   16a7c:	ldrb	r9, [r6, #781]!	; 0x30d
   16a80:			; <UNDEFINED> instruction: 0xf0402c00
   16a84:			; <UNDEFINED> instruction: 0xf1b98587
   16a88:			; <UNDEFINED> instruction: 0xf0000f00
   16a8c:	movwcs	r8, #5325	; 0x14cd
   16a90:	ldrmi	r9, [fp], r8, lsl #6
   16a94:	movwmi	lr, #39373	; 0x99cd
   16a98:			; <UNDEFINED> instruction: 0x2322930d
   16a9c:	andcc	pc, r0, sl, lsl #17
   16aa0:			; <UNDEFINED> instruction: 0x373cf8df
   16aa4:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
   16aa8:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
   16aac:	bcc	4522d4 <__assert_fail@plt+0x44ea9c>
   16ab0:	movwcs	lr, #5597	; 0x15dd
   16ab4:	stmib	sp, {r3, r8, r9, ip, pc}^
   16ab8:	andcs	r3, r0, #603979776	; 0x24000000
   16abc:	ldrmi	r9, [r3], sp, lsl #6
   16ac0:			; <UNDEFINED> instruction: 0x3720f8df
   16ac4:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16ac8:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   16acc:	andsls	r9, r1, #-1342177280	; 0xb0000000
   16ad0:	bcc	4522f8 <__assert_fail@plt+0x44eac0>
   16ad4:	movwcs	lr, #1483	; 0x5cb
   16ad8:	cdp	2, 0, cr2, cr8, cr1, {0}
   16adc:			; <UNDEFINED> instruction: 0x469b3a10
   16ae0:	tstls	r0, #8, 4	; 0x80000000
   16ae4:	movwcs	lr, #43469	; 0xa9cd
   16ae8:	movwls	r9, #37649	; 0x9311
   16aec:	ldr	r9, [lr, #781]!	; 0x30d
   16af0:	strbmi	r2, [r3], r0, lsl #6
   16af4:	bcc	45231c <__assert_fail@plt+0x44eae4>
   16af8:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   16afc:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
   16b00:	movwcs	r3, #4873	; 0x1309
   16b04:	eorshi	pc, r4, sp, asr #17
   16b08:	ldr	r9, [r0, #776]!	; 0x308
   16b0c:	tstls	r0, #0, 6
   16b10:	movwls	r4, #46747	; 0xb69b
   16b14:	andcs	r9, r1, #1140850688	; 0x44000000
   16b18:			; <UNDEFINED> instruction: 0xf8df930a
   16b1c:			; <UNDEFINED> instruction: 0xf8cd36cc
   16b20:			; <UNDEFINED> instruction: 0xf04f8034
   16b24:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
   16b28:	andls	r9, r9, #8, 4	; 0x80000000
   16b2c:	bcc	452354 <__assert_fail@plt+0x44eb1c>
   16b30:	movwcs	lr, #5533	; 0x159d
   16b34:	stmib	sp, {r3, r8, r9, ip, pc}^
   16b38:	andcs	r3, r0, #603979776	; 0x24000000
   16b3c:	ldrmi	r9, [r3], sp, lsl #6
   16b40:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   16b44:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16b48:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   16b4c:	andsls	r9, r1, #-1342177280	; 0xb0000000
   16b50:	bcc	452378 <__assert_fail@plt+0x44eb40>
   16b54:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
   16b58:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   16b5c:	ldrb	r9, [r9, -sl, lsl #8]!
   16b60:	blls	1a0368 <__assert_fail@plt+0x19cb30>
   16b64:			; <UNDEFINED> instruction: 0xf0003301
   16b68:	blls	1b77f4 <__assert_fail@plt+0x1b3fbc>
   16b6c:	svclt	0x00181e5a
   16b70:			; <UNDEFINED> instruction: 0xf1a82201
   16b74:	blx	fecd7784 <__assert_fail@plt+0xfecd3f4c>
   16b78:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   16b7c:	svccs	0x0000b912
   16b80:	bichi	pc, r2, r0
   16b84:	ldrb	r2, [r4, -r0, lsl #10]
   16b88:			; <UNDEFINED> instruction: 0xf1b82600
   16b8c:			; <UNDEFINED> instruction: 0xf0000f02
   16b90:	ldmib	sp, {r2, r8, r9, pc}^
   16b94:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
   16b98:	bls	366bec <__assert_fail@plt+0x3633b4>
   16b9c:	svclt	0x00082a00
   16ba0:	strtmi	r2, [r2], -r0, lsl #6
   16ba4:			; <UNDEFINED> instruction: 0xf0402b00
   16ba8:	blls	2b77a0 <__assert_fail@plt+0x2b3f68>
   16bac:			; <UNDEFINED> instruction: 0xf0402b00
   16bb0:	blls	277d4c <__assert_fail@plt+0x274514>
   16bb4:	blcs	1ffbc <__assert_fail@plt+0x1c784>
   16bb8:	svcge	0x0045f47f
   16bbc:	ldrbt	r9, [r9], r9, lsl #22
   16bc0:			; <UNDEFINED> instruction: 0xf1b82600
   16bc4:			; <UNDEFINED> instruction: 0xf0000f02
   16bc8:			; <UNDEFINED> instruction: 0xf1b882f7
   16bcc:	tstle	ip, r5, lsl #30
   16bd0:			; <UNDEFINED> instruction: 0xf0139b29
   16bd4:	andle	r0, r9, r4, lsl #6
   16bd8:	vldmiane	fp!, {s18-s23}
   16bdc:	andle	r4, r4, #805306377	; 0x30000009
   16be0:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
   16be4:			; <UNDEFINED> instruction: 0xf0002c3f
   16be8:	movwcs	r8, #1147	; 0x47b
   16bec:			; <UNDEFINED> instruction: 0x461d243f
   16bf0:			; <UNDEFINED> instruction: 0x2600e71f
   16bf4:	svceq	0x0002f1b8
   16bf8:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
   16bfc:	strtcs	r2, [r7], #-768	; 0xfffffd00
   16c00:	svcge	0x0017f47f
   16c04:	bllt	fe0fd830 <__assert_fail@plt+0xfe0f9ff8>
   16c08:	blx	fecfd854 <__assert_fail@plt+0xfecfa01c>
   16c0c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   16c10:	svceq	0x0000f1b9
   16c14:	movwcs	fp, #3848	; 0xf08
   16c18:			; <UNDEFINED> instruction: 0xf0402b00
   16c1c:	ldrbmi	r8, [r9, #1002]	; 0x3ea
   16c20:			; <UNDEFINED> instruction: 0x2327bf84
   16c24:	andcc	pc, fp, sl, lsl #16
   16c28:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   16c2c:	svclt	0x00844599
   16c30:			; <UNDEFINED> instruction: 0xf80a225c
   16c34:			; <UNDEFINED> instruction: 0xf10b2003
   16c38:	ldrmi	r0, [r9, #770]	; 0x302
   16c3c:	eorcs	sp, r7, #32768	; 0x8000
   16c40:	andcs	pc, r3, sl, lsl #16
   16c44:			; <UNDEFINED> instruction: 0xf10b2300
   16c48:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
   16c4c:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
   16c50:	rsbscs	lr, r4, #176, 12	; 0xb000000
   16c54:			; <UNDEFINED> instruction: 0xf1b89b09
   16c58:	svclt	0x00140f02
   16c5c:			; <UNDEFINED> instruction: 0xf0032300
   16c60:	blcs	1786c <__assert_fail@plt+0x14034>
   16c64:			; <UNDEFINED> instruction: 0xf04fd0a1
   16c68:	blls	298c78 <__assert_fail@plt+0x295440>
   16c6c:	svclt	0x00182b00
   16c70:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16c74:			; <UNDEFINED> instruction: 0x46499a12
   16c78:	ldrbmi	r9, [r0], -r9, lsr #22
   16c7c:			; <UNDEFINED> instruction: 0xf8cd2400
   16c80:	andls	r8, r4, #0
   16c84:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   16c88:	movwls	r9, #6675	; 0x1a13
   16c8c:	andls	r9, r3, #33554432	; 0x2000000
   16c90:	bls	1fd8b0 <__assert_fail@plt+0x1fa078>
   16c94:	ldc2	7, cr15, [r0], {255}	; 0xff
   16c98:			; <UNDEFINED> instruction: 0xf8df4683
   16c9c:			; <UNDEFINED> instruction: 0xf8df2554
   16ca0:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
   16ca4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16ca8:	subsmi	r9, sl, fp, lsl fp
   16cac:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   16cb0:	andslt	r4, sp, r8, asr r6
   16cb4:	blhi	d1fb0 <__assert_fail@plt+0xce778>
   16cb8:	svchi	0x00f0e8bd
   16cbc:			; <UNDEFINED> instruction: 0xf1a82462
   16cc0:	bls	2578d0 <__assert_fail@plt+0x254098>
   16cc4:			; <UNDEFINED> instruction: 0xf383fab3
   16cc8:	bcs	1923c <__assert_fail@plt+0x15a04>
   16ccc:	orrhi	pc, r5, #64	; 0x40
   16cd0:	strb	r4, [r9, #1557]	; 0x615
   16cd4:	ldrb	r2, [r2, r1, ror #8]!
   16cd8:	strcs	r2, [r0, #-1134]	; 0xfffffb92
   16cdc:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
   16ce0:	strbtcs	lr, [r6], #-2043	; 0xfffff805
   16ce4:	rsbscs	lr, r6, #61603840	; 0x3ac0000
   16ce8:	blls	210a6c <__assert_fail@plt+0x20d234>
   16cec:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
   16cf0:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   16cf4:			; <UNDEFINED> instruction: 0xf853a302
   16cf8:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   16cfc:	svclt	0x00004718
   16d00:	andeq	r0, r0, pc, lsl r2
   16d04:			; <UNDEFINED> instruction: 0xfffffcf7
   16d08:			; <UNDEFINED> instruction: 0xfffffcf7
   16d0c:			; <UNDEFINED> instruction: 0xfffffcf7
   16d10:			; <UNDEFINED> instruction: 0xfffffcf7
   16d14:			; <UNDEFINED> instruction: 0xfffffcf7
   16d18:			; <UNDEFINED> instruction: 0xfffffcf7
   16d1c:	andeq	r0, r0, r3, asr r2
   16d20:	andeq	r0, r0, r7, asr #4
   16d24:			; <UNDEFINED> instruction: 0xffffff53
   16d28:	andeq	r0, r0, pc, asr #4
   16d2c:			; <UNDEFINED> instruction: 0xffffffe7
   16d30:	andeq	r0, r0, r7, lsr r2
   16d34:	andeq	r0, r0, fp, asr #4
   16d38:			; <UNDEFINED> instruction: 0xfffffcf7
   16d3c:			; <UNDEFINED> instruction: 0xfffffcf7
   16d40:			; <UNDEFINED> instruction: 0xfffffcf7
   16d44:			; <UNDEFINED> instruction: 0xfffffcf7
   16d48:			; <UNDEFINED> instruction: 0xfffffcf7
   16d4c:			; <UNDEFINED> instruction: 0xfffffcf7
   16d50:			; <UNDEFINED> instruction: 0xfffffcf7
   16d54:			; <UNDEFINED> instruction: 0xfffffcf7
   16d58:			; <UNDEFINED> instruction: 0xfffffcf7
   16d5c:			; <UNDEFINED> instruction: 0xfffffcf7
   16d60:			; <UNDEFINED> instruction: 0xfffffcf7
   16d64:			; <UNDEFINED> instruction: 0xfffffcf7
   16d68:			; <UNDEFINED> instruction: 0xfffffcf7
   16d6c:			; <UNDEFINED> instruction: 0xfffffcf7
   16d70:			; <UNDEFINED> instruction: 0xfffffcf7
   16d74:			; <UNDEFINED> instruction: 0xfffffcf7
   16d78:			; <UNDEFINED> instruction: 0xfffffcf7
   16d7c:			; <UNDEFINED> instruction: 0xfffffcf7
   16d80:	andeq	r0, r0, fp, lsr r2
   16d84:	strdeq	r0, [r0], -sp
   16d88:	strdeq	r0, [r0], -sp
   16d8c:	andeq	r0, r0, r3, lsl r2
   16d90:	strdeq	r0, [r0], -sp
   16d94:			; <UNDEFINED> instruction: 0xfffffd29
   16d98:	strdeq	r0, [r0], -sp
   16d9c:			; <UNDEFINED> instruction: 0xfffffef5
   16da0:	strdeq	r0, [r0], -sp
   16da4:	strdeq	r0, [r0], -sp
   16da8:	strdeq	r0, [r0], -sp
   16dac:			; <UNDEFINED> instruction: 0xfffffd29
   16db0:			; <UNDEFINED> instruction: 0xfffffd29
   16db4:			; <UNDEFINED> instruction: 0xfffffd29
   16db8:			; <UNDEFINED> instruction: 0xfffffd29
   16dbc:			; <UNDEFINED> instruction: 0xfffffd29
   16dc0:			; <UNDEFINED> instruction: 0xfffffd29
   16dc4:			; <UNDEFINED> instruction: 0xfffffd29
   16dc8:			; <UNDEFINED> instruction: 0xfffffd29
   16dcc:			; <UNDEFINED> instruction: 0xfffffd29
   16dd0:			; <UNDEFINED> instruction: 0xfffffd29
   16dd4:			; <UNDEFINED> instruction: 0xfffffd29
   16dd8:			; <UNDEFINED> instruction: 0xfffffd29
   16ddc:			; <UNDEFINED> instruction: 0xfffffd29
   16de0:			; <UNDEFINED> instruction: 0xfffffd29
   16de4:			; <UNDEFINED> instruction: 0xfffffd29
   16de8:			; <UNDEFINED> instruction: 0xfffffd29
   16dec:	strdeq	r0, [r0], -sp
   16df0:	strdeq	r0, [r0], -sp
   16df4:	strdeq	r0, [r0], -sp
   16df8:	strdeq	r0, [r0], -sp
   16dfc:			; <UNDEFINED> instruction: 0xfffffec3
   16e00:			; <UNDEFINED> instruction: 0xfffffcf7
   16e04:			; <UNDEFINED> instruction: 0xfffffd29
   16e08:			; <UNDEFINED> instruction: 0xfffffd29
   16e0c:			; <UNDEFINED> instruction: 0xfffffd29
   16e10:			; <UNDEFINED> instruction: 0xfffffd29
   16e14:			; <UNDEFINED> instruction: 0xfffffd29
   16e18:			; <UNDEFINED> instruction: 0xfffffd29
   16e1c:			; <UNDEFINED> instruction: 0xfffffd29
   16e20:			; <UNDEFINED> instruction: 0xfffffd29
   16e24:			; <UNDEFINED> instruction: 0xfffffd29
   16e28:			; <UNDEFINED> instruction: 0xfffffd29
   16e2c:			; <UNDEFINED> instruction: 0xfffffd29
   16e30:			; <UNDEFINED> instruction: 0xfffffd29
   16e34:			; <UNDEFINED> instruction: 0xfffffd29
   16e38:			; <UNDEFINED> instruction: 0xfffffd29
   16e3c:			; <UNDEFINED> instruction: 0xfffffd29
   16e40:			; <UNDEFINED> instruction: 0xfffffd29
   16e44:			; <UNDEFINED> instruction: 0xfffffd29
   16e48:			; <UNDEFINED> instruction: 0xfffffd29
   16e4c:			; <UNDEFINED> instruction: 0xfffffd29
   16e50:			; <UNDEFINED> instruction: 0xfffffd29
   16e54:			; <UNDEFINED> instruction: 0xfffffd29
   16e58:			; <UNDEFINED> instruction: 0xfffffd29
   16e5c:			; <UNDEFINED> instruction: 0xfffffd29
   16e60:			; <UNDEFINED> instruction: 0xfffffd29
   16e64:			; <UNDEFINED> instruction: 0xfffffd29
   16e68:			; <UNDEFINED> instruction: 0xfffffd29
   16e6c:	strdeq	r0, [r0], -sp
   16e70:			; <UNDEFINED> instruction: 0xfffffe8b
   16e74:			; <UNDEFINED> instruction: 0xfffffd29
   16e78:	strdeq	r0, [r0], -sp
   16e7c:			; <UNDEFINED> instruction: 0xfffffd29
   16e80:	strdeq	r0, [r0], -sp
   16e84:			; <UNDEFINED> instruction: 0xfffffd29
   16e88:			; <UNDEFINED> instruction: 0xfffffd29
   16e8c:			; <UNDEFINED> instruction: 0xfffffd29
   16e90:			; <UNDEFINED> instruction: 0xfffffd29
   16e94:			; <UNDEFINED> instruction: 0xfffffd29
   16e98:			; <UNDEFINED> instruction: 0xfffffd29
   16e9c:			; <UNDEFINED> instruction: 0xfffffd29
   16ea0:			; <UNDEFINED> instruction: 0xfffffd29
   16ea4:			; <UNDEFINED> instruction: 0xfffffd29
   16ea8:			; <UNDEFINED> instruction: 0xfffffd29
   16eac:			; <UNDEFINED> instruction: 0xfffffd29
   16eb0:			; <UNDEFINED> instruction: 0xfffffd29
   16eb4:			; <UNDEFINED> instruction: 0xfffffd29
   16eb8:			; <UNDEFINED> instruction: 0xfffffd29
   16ebc:			; <UNDEFINED> instruction: 0xfffffd29
   16ec0:			; <UNDEFINED> instruction: 0xfffffd29
   16ec4:			; <UNDEFINED> instruction: 0xfffffd29
   16ec8:			; <UNDEFINED> instruction: 0xfffffd29
   16ecc:			; <UNDEFINED> instruction: 0xfffffd29
   16ed0:			; <UNDEFINED> instruction: 0xfffffd29
   16ed4:			; <UNDEFINED> instruction: 0xfffffd29
   16ed8:			; <UNDEFINED> instruction: 0xfffffd29
   16edc:			; <UNDEFINED> instruction: 0xfffffd29
   16ee0:			; <UNDEFINED> instruction: 0xfffffd29
   16ee4:			; <UNDEFINED> instruction: 0xfffffd29
   16ee8:			; <UNDEFINED> instruction: 0xfffffd29
   16eec:			; <UNDEFINED> instruction: 0xfffffe63
   16ef0:	strdeq	r0, [r0], -sp
   16ef4:			; <UNDEFINED> instruction: 0xfffffe63
   16ef8:	andeq	r0, r0, r3, lsl r2
   16efc:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   16f00:	blx	fece0308 <__assert_fail@plt+0xfecdcad0>
   16f04:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   16f08:	andsmi	r9, sl, #36864	; 0x9000
   16f0c:	cfldrsge	mvf15, [r1, #252]	; 0xfc
   16f10:			; <UNDEFINED> instruction: 0xf1a8e6a9
   16f14:	blx	fecd7b24 <__assert_fail@plt+0xfecd42ec>
   16f18:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   16f1c:	blls	2d07e0 <__assert_fail@plt+0x2ccfa8>
   16f20:			; <UNDEFINED> instruction: 0xf47f2b00
   16f24:	blls	a82324 <__assert_fail@plt+0xa7eaec>
   16f28:	svclt	0x004807d9
   16f2c:			; <UNDEFINED> instruction: 0xf53f3701
   16f30:	vmovls.32	d26[0], sl
   16f34:	rsbcs	lr, r6, #63963136	; 0x3d00000
   16f38:			; <UNDEFINED> instruction: 0xf1a8e637
   16f3c:	blx	fecd7b4c <__assert_fail@plt+0xfecd4314>
   16f40:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   16f44:	rsbcs	lr, r2, #224, 14	; 0x3800000
   16f48:	rsbscs	lr, r2, #49283072	; 0x2f00000
   16f4c:	rsbcs	lr, lr, #136314880	; 0x8200000
   16f50:	rsbcs	lr, r1, #128, 12	; 0x8000000
   16f54:	blls	350800 <__assert_fail@plt+0x34cfc8>
   16f58:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
   16f5c:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
   16f60:			; <UNDEFINED> instruction: 0xf853a302
   16f64:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   16f68:	svclt	0x00004718
   16f6c:			; <UNDEFINED> instruction: 0xfffff9b7
   16f70:			; <UNDEFINED> instruction: 0xfffffa89
   16f74:			; <UNDEFINED> instruction: 0xfffffa89
   16f78:			; <UNDEFINED> instruction: 0xfffffa89
   16f7c:			; <UNDEFINED> instruction: 0xfffffa89
   16f80:			; <UNDEFINED> instruction: 0xfffffa89
   16f84:			; <UNDEFINED> instruction: 0xfffffa89
   16f88:			; <UNDEFINED> instruction: 0xfffffd69
   16f8c:			; <UNDEFINED> instruction: 0xfffffd51
   16f90:	andeq	r0, r0, r9, lsr #4
   16f94:			; <UNDEFINED> instruction: 0xfffffd6d
   16f98:	andeq	r0, r0, r3, lsr #4
   16f9c:			; <UNDEFINED> instruction: 0xfffffd77
   16fa0:			; <UNDEFINED> instruction: 0xfffffd73
   16fa4:			; <UNDEFINED> instruction: 0xfffffa89
   16fa8:			; <UNDEFINED> instruction: 0xfffffa89
   16fac:			; <UNDEFINED> instruction: 0xfffffa89
   16fb0:			; <UNDEFINED> instruction: 0xfffffa89
   16fb4:			; <UNDEFINED> instruction: 0xfffffa89
   16fb8:			; <UNDEFINED> instruction: 0xfffffa89
   16fbc:			; <UNDEFINED> instruction: 0xfffffa89
   16fc0:			; <UNDEFINED> instruction: 0xfffffa89
   16fc4:			; <UNDEFINED> instruction: 0xfffffa89
   16fc8:			; <UNDEFINED> instruction: 0xfffffa89
   16fcc:			; <UNDEFINED> instruction: 0xfffffa89
   16fd0:			; <UNDEFINED> instruction: 0xfffffa89
   16fd4:			; <UNDEFINED> instruction: 0xfffffa89
   16fd8:			; <UNDEFINED> instruction: 0xfffffa89
   16fdc:			; <UNDEFINED> instruction: 0xfffffa89
   16fe0:			; <UNDEFINED> instruction: 0xfffffa89
   16fe4:			; <UNDEFINED> instruction: 0xfffffa89
   16fe8:			; <UNDEFINED> instruction: 0xfffffa89
   16fec:	andeq	r0, r0, r7, lsl r2
   16ff0:	andeq	r0, r0, r3, lsl #4
   16ff4:	andeq	r0, r0, r3, lsl #4
   16ff8:	andeq	r0, r0, r7, lsl #4
   16ffc:	andeq	r0, r0, r3, lsl #4
   17000:	strdeq	r0, [r0], -sp
   17004:	andeq	r0, r0, r3, lsl #4
   17008:			; <UNDEFINED> instruction: 0xfffffc87
   1700c:	andeq	r0, r0, r3, lsl #4
   17010:	andeq	r0, r0, r3, lsl #4
   17014:	andeq	r0, r0, r3, lsl #4
   17018:	strdeq	r0, [r0], -sp
   1701c:	strdeq	r0, [r0], -sp
   17020:	strdeq	r0, [r0], -sp
   17024:	strdeq	r0, [r0], -sp
   17028:	strdeq	r0, [r0], -sp
   1702c:	strdeq	r0, [r0], -sp
   17030:	strdeq	r0, [r0], -sp
   17034:	strdeq	r0, [r0], -sp
   17038:	strdeq	r0, [r0], -sp
   1703c:	strdeq	r0, [r0], -sp
   17040:	strdeq	r0, [r0], -sp
   17044:	strdeq	r0, [r0], -sp
   17048:	strdeq	r0, [r0], -sp
   1704c:	strdeq	r0, [r0], -sp
   17050:	strdeq	r0, [r0], -sp
   17054:	strdeq	r0, [r0], -sp
   17058:	andeq	r0, r0, r3, lsl #4
   1705c:	andeq	r0, r0, r3, lsl #4
   17060:	andeq	r0, r0, r3, lsl #4
   17064:	andeq	r0, r0, r3, lsl #4
   17068:			; <UNDEFINED> instruction: 0xfffffc55
   1706c:			; <UNDEFINED> instruction: 0xfffffa89
   17070:	strdeq	r0, [r0], -sp
   17074:	strdeq	r0, [r0], -sp
   17078:	strdeq	r0, [r0], -sp
   1707c:	strdeq	r0, [r0], -sp
   17080:	strdeq	r0, [r0], -sp
   17084:	strdeq	r0, [r0], -sp
   17088:	strdeq	r0, [r0], -sp
   1708c:	strdeq	r0, [r0], -sp
   17090:	strdeq	r0, [r0], -sp
   17094:	strdeq	r0, [r0], -sp
   17098:	strdeq	r0, [r0], -sp
   1709c:	strdeq	r0, [r0], -sp
   170a0:	strdeq	r0, [r0], -sp
   170a4:	strdeq	r0, [r0], -sp
   170a8:	strdeq	r0, [r0], -sp
   170ac:	strdeq	r0, [r0], -sp
   170b0:	strdeq	r0, [r0], -sp
   170b4:	strdeq	r0, [r0], -sp
   170b8:	strdeq	r0, [r0], -sp
   170bc:	strdeq	r0, [r0], -sp
   170c0:	strdeq	r0, [r0], -sp
   170c4:	strdeq	r0, [r0], -sp
   170c8:	strdeq	r0, [r0], -sp
   170cc:	strdeq	r0, [r0], -sp
   170d0:	strdeq	r0, [r0], -sp
   170d4:	strdeq	r0, [r0], -sp
   170d8:	andeq	r0, r0, r3, lsl #4
   170dc:			; <UNDEFINED> instruction: 0xfffffc1d
   170e0:	strdeq	r0, [r0], -sp
   170e4:	andeq	r0, r0, r3, lsl #4
   170e8:	strdeq	r0, [r0], -sp
   170ec:	andeq	r0, r0, r3, lsl #4
   170f0:	strdeq	r0, [r0], -sp
   170f4:	strdeq	r0, [r0], -sp
   170f8:	strdeq	r0, [r0], -sp
   170fc:	strdeq	r0, [r0], -sp
   17100:	strdeq	r0, [r0], -sp
   17104:	strdeq	r0, [r0], -sp
   17108:	strdeq	r0, [r0], -sp
   1710c:	strdeq	r0, [r0], -sp
   17110:	strdeq	r0, [r0], -sp
   17114:	strdeq	r0, [r0], -sp
   17118:	strdeq	r0, [r0], -sp
   1711c:	strdeq	r0, [r0], -sp
   17120:	strdeq	r0, [r0], -sp
   17124:	strdeq	r0, [r0], -sp
   17128:	strdeq	r0, [r0], -sp
   1712c:	strdeq	r0, [r0], -sp
   17130:	strdeq	r0, [r0], -sp
   17134:	strdeq	r0, [r0], -sp
   17138:	strdeq	r0, [r0], -sp
   1713c:	strdeq	r0, [r0], -sp
   17140:	strdeq	r0, [r0], -sp
   17144:	strdeq	r0, [r0], -sp
   17148:	strdeq	r0, [r0], -sp
   1714c:	strdeq	r0, [r0], -sp
   17150:	strdeq	r0, [r0], -sp
   17154:	strdeq	r0, [r0], -sp
   17158:			; <UNDEFINED> instruction: 0xfffffbf5
   1715c:	andeq	r0, r0, r3, lsl #4
   17160:			; <UNDEFINED> instruction: 0xfffffbf5
   17164:	andeq	r0, r0, r7, lsl #4
   17168:			; <UNDEFINED> instruction: 0xf7ff2200
   1716c:	andcs	fp, r0, #72704	; 0x11c00
   17170:	andcs	lr, r0, #1040187392	; 0x3e000000
   17174:			; <UNDEFINED> instruction: 0xf0402f00
   17178:	ldrtmi	r8, [r5], -fp, lsr #2
   1717c:			; <UNDEFINED> instruction: 0x4616463b
   17180:	andcs	lr, r0, #1459617792	; 0x57000000
   17184:	movwcs	r4, #1589	; 0x635
   17188:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
   1718c:			; <UNDEFINED> instruction: 0x2600e451
   17190:	str	r2, [sl, #-630]	; 0xfffffd8a
   17194:	rsbscs	r2, r4, #0, 12
   17198:	blls	290710 <__assert_fail@plt+0x28ced8>
   1719c:			; <UNDEFINED> instruction: 0xf47f2b00
   171a0:	blls	302738 <__assert_fail@plt+0x2fef00>
   171a4:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
   171a8:	str	r2, [ip], #-1116	; 0xfffffba4
   171ac:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
   171b0:	svclt	0x00183a00
   171b4:	ldrb	r2, [ip], #513	; 0x201
   171b8:	blcs	3dde4 <__assert_fail@plt+0x3a5ac>
   171bc:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
   171c0:	ldrtcs	r4, [pc], #-1565	; 171c8 <__assert_fail@plt+0x13990>
   171c4:	bllt	ffdd51c8 <__assert_fail@plt+0xffdd1990>
   171c8:			; <UNDEFINED> instruction: 0x000286be
   171cc:			; <UNDEFINED> instruction: 0x000002b4
   171d0:	muleq	r1, ip, r1
   171d4:	andeq	r1, r1, r4, lsl #20
   171d8:	andeq	r1, r1, ip, lsr #14
   171dc:	ldrdeq	r1, [r1], -ip
   171e0:	andeq	r5, r1, r2, lsl sp
   171e4:	andeq	r5, r1, lr, ror #25
   171e8:	andeq	r1, r1, lr, lsl r5
   171ec:	strdeq	r1, [r1], -sl
   171f0:	andeq	r7, r2, lr, ror #31
   171f4:	andcs	sl, r0, #25600	; 0x6400
   171f8:	andscs	lr, r9, #3358720	; 0x334000
   171fc:	bcc	fe452a24 <__assert_fail@plt+0xfe44f1ec>
   17200:	movwcc	r9, #6918	; 0x1b06
   17204:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
   17208:	stmib	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1720c:			; <UNDEFINED> instruction: 0xf8cd9006
   17210:	blge	643388 <__assert_fail@plt+0x63fb50>
   17214:	blt	fe452a7c <__assert_fail@plt+0xfe44f244>
   17218:	stmib	sp, {r9, sp}^
   1721c:			; <UNDEFINED> instruction: 0x46164615
   17220:	subsls	pc, r0, sp, asr #17
   17224:	bls	1a8c90 <__assert_fail@plt+0x1a5458>
   17228:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
   1722c:	blne	4a8ba0 <__assert_fail@plt+0x4a5368>
   17230:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
   17234:	ldc2l	0, cr15, [lr], {3}
   17238:	bicslt	r4, r8, r1, lsl #12
   1723c:			; <UNDEFINED> instruction: 0xf0001c43
   17240:	stfned	f0, [r8], {70}	; 0x46
   17244:	orrhi	pc, sp, r0
   17248:			; <UNDEFINED> instruction: 0xf1b89b09
   1724c:	svclt	0x00140f02
   17250:			; <UNDEFINED> instruction: 0xf0032300
   17254:	blcs	17e60 <__assert_fail@plt+0x14628>
   17258:	addshi	pc, r2, r0, asr #32
   1725c:	strmi	r9, [lr], #-2072	; 0xfffff7e8
   17260:	ldmda	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17264:	ldrbmi	r2, [r8], -r0, lsl #16
   17268:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   1726c:	svc	0x00fcf7eb
   17270:	sbcsle	r2, r8, r0, lsl #16
   17274:			; <UNDEFINED> instruction: 0xf0859b0a
   17278:	ldrtmi	r0, [r1], -r1, lsl #4
   1727c:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
   17280:	andsmi	r6, sl, r6, lsl fp
   17284:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   17288:			; <UNDEFINED> instruction: 0xf67f2901
   1728c:	strmi	sl, [fp], -sl, asr #23
   17290:			; <UNDEFINED> instruction: 0xf8dd443b
   17294:	andcs	lr, r0, r0, lsr r0
   17298:	ldrmi	r9, [r9], -ip, lsl #10
   1729c:			; <UNDEFINED> instruction: 0xf04f9d0b
   172a0:	bcs	1a344 <__assert_fail@plt+0x16b0c>
   172a4:			; <UNDEFINED> instruction: 0xf1a8d04c
   172a8:	stmdals	r9, {r1, r8, r9}
   172ac:			; <UNDEFINED> instruction: 0xf383fab3
   172b0:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   172b4:	adchi	pc, r2, r0, asr #32
   172b8:	andeq	pc, r1, r5, lsl #1
   172bc:	andsle	r4, r3, r3
   172c0:	andeq	pc, r1, fp, lsl #2
   172c4:	svclt	0x008845d9
   172c8:	andgt	pc, fp, sl, lsl #16
   172cc:	svclt	0x00844581
   172d0:			; <UNDEFINED> instruction: 0xf80a2524
   172d4:			; <UNDEFINED> instruction: 0xf10b5000
   172d8:			; <UNDEFINED> instruction: 0xf10b0002
   172dc:	ldrmi	r0, [sp], -r3, lsl #22
   172e0:	svclt	0x00884581
   172e4:	andgt	pc, r0, sl, lsl #16
   172e8:			; <UNDEFINED> instruction: 0xf10745d9
   172ec:	svclt	0x00840701
   172f0:			; <UNDEFINED> instruction: 0xf80a235c
   172f4:			; <UNDEFINED> instruction: 0xf10b300b
   172f8:	ldrmi	r0, [r9, #769]	; 0x301
   172fc:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
   17300:			; <UNDEFINED> instruction: 0xf80a3030
   17304:			; <UNDEFINED> instruction: 0xf10b0003
   17308:			; <UNDEFINED> instruction: 0xf10b0302
   1730c:	ldrmi	r0, [r9, #2819]	; 0xb03
   17310:			; <UNDEFINED> instruction: 0xf3c4bf88
   17314:			; <UNDEFINED> instruction: 0xf00400c2
   17318:	svclt	0x00840407
   1731c:			; <UNDEFINED> instruction: 0xf80a3030
   17320:	addmi	r0, pc, #3
   17324:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   17328:			; <UNDEFINED> instruction: 0x4610d271
   1732c:	svclt	0x008845d9
   17330:	andmi	pc, fp, sl, lsl #16
   17334:	bleq	93768 <__assert_fail@plt+0x8ff30>
   17338:	svcmi	0x0001f81e
   1733c:			; <UNDEFINED> instruction: 0xd1b22a00
   17340:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
   17344:	sbcslt	r4, fp, #43	; 0x2b
   17348:	ldrbmi	fp, [r9, #310]	; 0x136
   1734c:	ldrbcs	fp, [ip], -r4, lsl #31
   17350:	andvs	pc, fp, sl, lsl #16
   17354:	bleq	93788 <__assert_fail@plt+0x8ff50>
   17358:	addmi	r3, pc, #262144	; 0x40000
   1735c:	blcs	4bca4 <__assert_fail@plt+0x4846c>
   17360:			; <UNDEFINED> instruction: 0xf10bd060
   17364:	strcs	r0, [r0], -r1, lsl #6
   17368:			; <UNDEFINED> instruction: 0x463545d9
   1736c:			; <UNDEFINED> instruction: 0xf80abf88
   17370:	ldrmi	ip, [r9, #11]
   17374:	bleq	d37a8 <__assert_fail@plt+0xcff70>
   17378:			; <UNDEFINED> instruction: 0xf80abf88
   1737c:	ldrb	ip, [r5, r3]
   17380:			; <UNDEFINED> instruction: 0xf43f2901
   17384:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   17388:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
   1738c:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
   17390:	blcc	953e0 <__assert_fail@plt+0x91ba8>
   17394:	blcs	866108 <__assert_fail@plt+0x8628d0>
   17398:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1739c:	ldrne	pc, [r4], #-3
   173a0:	ldrne	r1, [r1], #-1041	; 0xfffffbef
   173a4:	tstne	r1, r1, lsl r1
   173a8:	tstne	r1, r1, lsl r1
   173ac:	tstne	r1, r1, lsl r1
   173b0:	tstne	r1, r1, lsl r1
   173b4:	tstne	r1, r1, lsl r1
   173b8:	tstne	r1, r1, lsl r1
   173bc:	ldrne	r1, [r1], #-273	; 0xfffffeef
   173c0:			; <UNDEFINED> instruction: 0xd1e54294
   173c4:			; <UNDEFINED> instruction: 0xf8dde74a
   173c8:			; <UNDEFINED> instruction: 0xf04f9050
   173cc:	strb	r0, [ip], #-2050	; 0xfffff7fe
   173d0:	ldrmi	r2, [r6], -r0, lsl #10
   173d4:			; <UNDEFINED> instruction: 0xf7ff462b
   173d8:	bls	2c5c30 <__assert_fail@plt+0x2c23f8>
   173dc:	andls	r4, sl, #26
   173e0:	ldrbmi	lr, [r9, #1091]	; 0x443
   173e4:	blls	30720c <__assert_fail@plt+0x3039d4>
   173e8:	bge	ff154cec <__assert_fail@plt+0xff1514b4>
   173ec:			; <UNDEFINED> instruction: 0xf7ff4659
   173f0:			; <UNDEFINED> instruction: 0xf8cdbac6
   173f4:			; <UNDEFINED> instruction: 0xf8dd9044
   173f8:	strt	r9, [r3], #-36	; 0xffffffdc
   173fc:	ldrt	r9, [r4], #-778	; 0xfffffcf6
   17400:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
   17404:	blt	ff815408 <__assert_fail@plt+0xff811bd0>
   17408:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
   1740c:	strls	lr, [fp, #-1855]	; 0xfffff8c1
   17410:			; <UNDEFINED> instruction: 0xf7ff9d0c
   17414:			; <UNDEFINED> instruction: 0xf10bba32
   17418:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
   1741c:	movwls	r2, #46128	; 0xb430
   17420:	blt	ff255424 <__assert_fail@plt+0xff251bec>
   17424:	usada8	r1, lr, r6, r4
   17428:	movwls	r2, #33537	; 0x8301
   1742c:	movwls	r4, #42651	; 0xa69b
   17430:	blmi	fe37c06c <__assert_fail@plt+0xfe378834>
   17434:	subls	pc, r4, sp, asr #17
   17438:			; <UNDEFINED> instruction: 0xf8cd447b
   1743c:			; <UNDEFINED> instruction: 0xf8cd9040
   17440:	cdp	0, 0, cr9, cr8, cr12, {1}
   17444:			; <UNDEFINED> instruction: 0xf8cd3a10
   17448:			; <UNDEFINED> instruction: 0xf7ff9024
   1744c:	movwcs	fp, #2320	; 0x910
   17450:			; <UNDEFINED> instruction: 0x469b9310
   17454:	tstls	r1, #738197504	; 0x2c000000
   17458:	movwls	r2, #41473	; 0xa201
   1745c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17460:	andls	r4, r8, #133120	; 0x20800
   17464:	andls	r4, r9, #2063597568	; 0x7b000000
   17468:	cdp	2, 0, cr9, cr8, cr13, {0}
   1746c:			; <UNDEFINED> instruction: 0xf7ff3a10
   17470:			; <UNDEFINED> instruction: 0x462bb8fe
   17474:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
   17478:	blt	fe75547c <__assert_fail@plt+0xfe751c44>
   1747c:	strt	r4, [ip], #-1556	; 0xfffff9ec
   17480:			; <UNDEFINED> instruction: 0xf04f45d9
   17484:	svclt	0x00840430
   17488:			; <UNDEFINED> instruction: 0xf80a2330
   1748c:	stcne	0, cr3, [fp], {11}
   17490:	bleq	11389c <__assert_fail@plt+0x110064>
   17494:	svclt	0x00844599
   17498:			; <UNDEFINED> instruction: 0xf80a2030
   1749c:			; <UNDEFINED> instruction: 0xf7ff0003
   174a0:			; <UNDEFINED> instruction: 0x4632ba7f
   174a4:	ldrtmi	lr, [r2], -r6, ror #12
   174a8:	bls	510e60 <__assert_fail@plt+0x50d628>
   174ac:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
   174b0:			; <UNDEFINED> instruction: 0xf43f2b00
   174b4:	ldrbmi	sl, [r9, #2254]	; 0x8ce
   174b8:			; <UNDEFINED> instruction: 0xf80abf88
   174bc:			; <UNDEFINED> instruction: 0xf812300b
   174c0:			; <UNDEFINED> instruction: 0xf10b3f01
   174c4:	blcs	1a0d0 <__assert_fail@plt+0x16898>
   174c8:			; <UNDEFINED> instruction: 0xf7ffd1f5
   174cc:	ldrtmi	fp, [r1], -r2, asr #17
   174d0:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
   174d4:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
   174d8:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   174dc:	ldrb	r9, [r3], sl, lsl #20
   174e0:	vldmiapl	r1, {s19-s25}
   174e4:	eoreq	pc, r1, #1073741864	; 0x40000028
   174e8:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
   174ec:			; <UNDEFINED> instruction: 0xf002e8df
   174f0:	svceq	0x000f0f13
   174f4:	tstne	r3, #15, 30	; 0x3c
   174f8:	svceq	0x000f0f13
   174fc:	svceq	0x00130f13
   17500:	svceq	0x000f0f0f
   17504:	svceq	0x000f0f0f
   17508:	movwne	r0, #65295	; 0xff0f
   1750c:	movwcs	r1, #787	; 0x313
   17510:			; <UNDEFINED> instruction: 0xf7ff461d
   17514:	bls	285f54 <__assert_fail@plt+0x28271c>
   17518:			; <UNDEFINED> instruction: 0xf47f2a00
   1751c:	ldrbmi	sl, [r9, #2987]	; 0xbab
   17520:	ldrmi	r4, [pc], -ip, lsl #12
   17524:	eorscs	fp, pc, #132, 30	; 0x210
   17528:	andcs	pc, fp, sl, lsl #16
   1752c:	andeq	pc, r1, #-1073741822	; 0xc0000002
   17530:	svclt	0x00844591
   17534:			; <UNDEFINED> instruction: 0xf80a2022
   17538:			; <UNDEFINED> instruction: 0xf10b0002
   1753c:	ldrmi	r0, [r1, #514]	; 0x202
   17540:	eorcs	fp, r2, r4, lsl #31
   17544:	andeq	pc, r2, sl, lsl #16
   17548:	andeq	pc, r3, #-1073741822	; 0xc0000002
   1754c:	bleq	153980 <__assert_fail@plt+0x150148>
   17550:	svclt	0x00844591
   17554:			; <UNDEFINED> instruction: 0xf80a203f
   17558:	andcs	r0, r0, #2
   1755c:			; <UNDEFINED> instruction: 0xf7ff4615
   17560:	bls	1c5de4 <__assert_fail@plt+0x1c25ac>
   17564:	ldrtmi	r4, [r1], -r3, lsr #12
   17568:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1756c:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
   17570:			; <UNDEFINED> instruction: 0xf8dd4615
   17574:	eorsle	r9, ip, #80	; 0x50
   17578:	ldmib	sp, {r1, r3, r9, sl, lr}^
   1757c:	and	r0, r3, r6, lsl #2
   17580:	ldmne	fp!, {r0, r9, ip, sp}
   17584:	ldmdble	r3!, {r3, r4, r7, r9, lr}
   17588:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
   1758c:			; <UNDEFINED> instruction: 0x4611d1f8
   17590:	ldrbt	r9, [r9], -sl, lsl #20
   17594:	movwls	r2, #33537	; 0x8301
   17598:	movwcc	lr, #39373	; 0x99cd
   1759c:	movwls	r2, #53760	; 0xd200
   175a0:	blmi	ce8ff4 <__assert_fail@plt+0xce57bc>
   175a4:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   175a8:	andsls	r9, r1, #-1342177280	; 0xb0000000
   175ac:	bcc	452dd4 <__assert_fail@plt+0x44f59c>
   175b0:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   175b4:	mrc	6, 0, r4, cr8, cr10, {0}
   175b8:	blcs	25e00 <__assert_fail@plt+0x225c8>
   175bc:	andcs	fp, r0, #12, 30	; 0x30
   175c0:	andeq	pc, r1, #2
   175c4:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
   175c8:	bcs	452e30 <__assert_fail@plt+0x44f5f8>
   175cc:	ldrbmi	fp, [r9, #331]	; 0x14b
   175d0:			; <UNDEFINED> instruction: 0xf80abf88
   175d4:			; <UNDEFINED> instruction: 0xf812300b
   175d8:			; <UNDEFINED> instruction: 0xf10b3f01
   175dc:	blcs	1a1e8 <__assert_fail@plt+0x169b0>
   175e0:	ldrbmi	sp, [r9, #501]	; 0x1f5
   175e4:	movwcs	fp, #3972	; 0xf84
   175e8:	andcc	pc, fp, sl, lsl #16
   175ec:	bllt	15955f0 <__assert_fail@plt+0x1591db8>
   175f0:	bls	2a8e3c <__assert_fail@plt+0x2a5604>
   175f4:	strb	r2, [r7], -r0, lsl #10
   175f8:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   175fc:			; <UNDEFINED> instruction: 0xf383fab3
   17600:	movwls	r0, #43355	; 0xa95b
   17604:	bllt	c95608 <__assert_fail@plt+0xc91dd0>
   17608:	strcs	r9, [r5], #-2834	; 0xfffff4ee
   1760c:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
   17610:	movwls	r9, #18473	; 0x4829
   17614:	tstls	r2, r3, lsl #4
   17618:	ldrbmi	r9, [r0], -r1
   1761c:	bls	1fe23c <__assert_fail@plt+0x1faa04>
   17620:	strls	r9, [r0], #-2321	; 0xfffff6ef
   17624:			; <UNDEFINED> instruction: 0xffc8f7fe
   17628:			; <UNDEFINED> instruction: 0xf7ff4683
   1762c:	movwcs	fp, #2870	; 0xb36
   17630:	ldrmi	r2, [sl], -r1, lsl #2
   17634:			; <UNDEFINED> instruction: 0xf8cd930b
   17638:	tstls	r8, r4, asr #32
   1763c:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17640:	tstls	r0, #0, 6
   17644:	movwls	r4, #46747	; 0xb69b
   17648:	andcs	r9, r1, #1140850688	; 0x44000000
   1764c:	blmi	27c27c <__assert_fail@plt+0x278a44>
   17650:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
   17654:	andls	r9, sp, #-1879048192	; 0x90000000
   17658:	bcc	452e80 <__assert_fail@plt+0x44f648>
   1765c:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17660:	cdp	7, 3, cr15, cr4, cr11, {7}
   17664:	ldm	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17668:	andeq	r5, r1, r0, lsl #7
   1766c:	andeq	r0, r1, r0, ror #23
   17670:	andeq	r5, r1, r2, lsl r2
   17674:	strdeq	r0, [r1], -r2
   17678:	svcmi	0x00f0e92d
   1767c:	strmi	fp, [r5], -sp, lsl #1
   17680:	pkhbtmi	r4, r9, ip, lsl #12
   17684:			; <UNDEFINED> instruction: 0xf7eb4692
   17688:	svcmi	0x0043ef6a
   1768c:	ldrbtmi	r2, [pc], #-3328	; 17694 <__assert_fail@plt+0x13e5c>
   17690:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
   17694:	blle	1f3c2c0 <__assert_fail@plt+0x1f38a88>
   17698:	strmi	r4, [r0], r0, asr #22
   1769c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   176a0:	lfmle	f4, 4, [ip], {171}	; 0xab
   176a4:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
   176a8:	ble	1c28124 <__assert_fail@plt+0x1c248ec>
   176ac:			; <UNDEFINED> instruction: 0xf1051d3b
   176b0:	addsmi	r0, lr, #1024	; 0x400
   176b4:	biceq	lr, fp, pc, asr #20
   176b8:			; <UNDEFINED> instruction: 0x4630d05d
   176bc:	stc2	0, cr15, [r8]
   176c0:	eorsvs	r4, r8, r6, lsl #12
   176c4:	tstcs	r0, r6, lsr pc
   176c8:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   176cc:	andeq	lr, r0, #175104	; 0x2ac00
   176d0:	sbceq	lr, r0, r6, lsl #22
   176d4:			; <UNDEFINED> instruction: 0xf7eb00d2
   176d8:			; <UNDEFINED> instruction: 0xf8c7ef6a
   176dc:	bvs	ffa036e4 <__assert_fail@plt+0xff9ffeac>
   176e0:	biceq	lr, r5, #6144	; 0x1800
   176e4:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   176e8:	andeq	pc, r8, #4, 2
   176ec:			; <UNDEFINED> instruction: 0xf8d46858
   176f0:			; <UNDEFINED> instruction: 0xf8d4b004
   176f4:	strls	ip, [r4, -r8, lsr #32]
   176f8:	bleq	9382c <__assert_fail@plt+0x8fff4>
   176fc:	andls	r6, r8, #2555904	; 0x270000
   17700:	movwls	r4, #46666	; 0xb64a
   17704:	smlsdls	r0, r3, r6, r4
   17708:			; <UNDEFINED> instruction: 0xf8cd9f08
   1770c:			; <UNDEFINED> instruction: 0xf8cdc00c
   17710:	strls	fp, [r2, -r4]
   17714:	andls	r9, r7, sl, lsl #2
   17718:			; <UNDEFINED> instruction: 0xff4ef7fe
   1771c:	addmi	r9, r1, #163840	; 0x28000
   17720:	blmi	84d7b0 <__assert_fail@plt+0x849f78>
   17724:	stmdals	r7, {r0, r6, sl, fp, ip}
   17728:			; <UNDEFINED> instruction: 0xf846447b
   1772c:	addsmi	r1, r8, #53	; 0x35
   17730:	tstls	r7, r3
   17734:	stcl	7, cr15, [ip, #-940]	; 0xfffffc54
   17738:	strmi	r9, [r8], -r7, lsl #18
   1773c:			; <UNDEFINED> instruction: 0xf0009107
   17740:	svcls	0x000bfd43
   17744:	ldrbmi	r6, [r3], -r6, ror #21
   17748:	strbmi	r6, [sl], -r5, lsr #21
   1774c:	ldrdgt	pc, [r0], -r4
   17750:	rsbsvs	r9, r8, r7, lsl #18
   17754:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
   17758:			; <UNDEFINED> instruction: 0xf8cd5603
   1775c:	stmib	sp, {lr, pc}^
   17760:	andls	fp, r7, r1, lsl #14
   17764:			; <UNDEFINED> instruction: 0xff28f7fe
   17768:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
   1776c:	andcc	pc, r0, r8, asr #17
   17770:	pop	{r0, r2, r3, ip, sp, pc}
   17774:	strdcs	r8, [r0], -r0
   17778:			; <UNDEFINED> instruction: 0xf0009307
   1777c:	blls	216ca8 <__assert_fail@plt+0x213470>
   17780:	ldm	r3, {r1, r2, r9, sl, lr}
   17784:	eorsvs	r0, lr, r3
   17788:	andeq	lr, r3, r6, lsl #17
   1778c:			; <UNDEFINED> instruction: 0xf000e79a
   17790:			; <UNDEFINED> instruction: 0xf7ecfdf3
   17794:	svclt	0x0000e822
   17798:	andeq	r7, r2, r6, lsl #29
   1779c:	andeq	r7, r2, r4, asr #28
   177a0:	andeq	r7, r2, r8, lsl lr
   177a4:	andeq	r8, r2, ip, lsr #11
   177a8:			; <UNDEFINED> instruction: 0x4604b570
   177ac:	cdp	7, 13, cr15, cr6, cr11, {7}
   177b0:	strmi	r6, [r5], -r6, lsl #16
   177b4:	strtmi	fp, [r0], -ip, lsr #2
   177b8:			; <UNDEFINED> instruction: 0xf0002130
   177bc:	eorvs	pc, lr, r3, asr #27
   177c0:	stcmi	13, cr11, [r5], {112}	; 0x70
   177c4:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
   177c8:	strvc	pc, [r0], #1284	; 0x504
   177cc:			; <UNDEFINED> instruction: 0xf0004620
   177d0:	strhtvs	pc, [lr], -r9	; <UNPREDICTABLE>
   177d4:	svclt	0x0000bd70
   177d8:	andeq	r8, r2, lr, lsl #10
   177dc:	stmdavs	r0, {r3, r8, ip, sp, pc}
   177e0:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   177e4:			; <UNDEFINED> instruction: 0xf5004478
   177e8:	stmdavs	r0, {r7, ip, sp, lr}
   177ec:	svclt	0x00004770
   177f0:	strdeq	r8, [r2], -r0
   177f4:	andvs	fp, r1, r8, lsl #2
   177f8:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   177fc:			; <UNDEFINED> instruction: 0xf5004478
   17800:	andvs	r7, r1, r0, lsl #1
   17804:	svclt	0x00004770
   17808:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1780c:	orrslt	fp, r8, r0, lsr r4
   17810:			; <UNDEFINED> instruction: 0xf100094c
   17814:			; <UNDEFINED> instruction: 0xf0010308
   17818:			; <UNDEFINED> instruction: 0xf853011f
   1781c:	blx	96b8b4 <__assert_fail@plt+0x96807c>
   17820:	submi	pc, r2, r1
   17824:	andeq	pc, r1, r0
   17828:	andeq	pc, r1, #2
   1782c:	rsbmi	r4, sl, sl, lsl #1
   17830:	eorcs	pc, r4, r3, asr #16
   17834:			; <UNDEFINED> instruction: 0x4770bc30
   17838:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   1783c:	addvc	pc, r0, r0, lsl #10
   17840:	svclt	0x0000e7e6
   17844:	muleq	r2, sl, r4
   17848:	tstlt	r0, r3, lsl #12
   1784c:	subsvs	r6, r9, r8, asr r8
   17850:	blmi	e9618 <__assert_fail@plt+0xe5de0>
   17854:			; <UNDEFINED> instruction: 0xf503447b
   17858:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
   1785c:			; <UNDEFINED> instruction: 0x47706059
   17860:	andeq	r8, r2, r0, lsl #9
   17864:	cmplt	r8, r8, lsl #10
   17868:	svclt	0x00182a00
   1786c:			; <UNDEFINED> instruction: 0xf04f2900
   17870:	andvs	r0, r3, sl, lsl #6
   17874:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
   17878:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
   1787c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   17880:	addvc	pc, r0, r0, lsl #10
   17884:			; <UNDEFINED> instruction: 0xf7ebe7f0
   17888:	svclt	0x0000efa8
   1788c:	andeq	r8, r2, r6, asr r4
   17890:	mvnsmi	lr, sp, lsr #18
   17894:	strmi	fp, [r6], -sl, lsl #1
   17898:	mvnlt	r9, r0, lsl ip
   1789c:	movwcs	lr, #35277	; 0x89cd
   178a0:			; <UNDEFINED> instruction: 0xf7eb9107
   178a4:	bvs	ffa1321c <__assert_fail@plt+0xffa0f9e4>
   178a8:	movwcs	lr, #35293	; 0x89dd
   178ac:			; <UNDEFINED> instruction: 0xf8d09907
   178b0:	strmi	r8, [r5], -r0
   178b4:	ldrtmi	r9, [r0], -r4, lsl #14
   178b8:			; <UNDEFINED> instruction: 0xf1046aa6
   178bc:	stmib	sp, {r3, r8, r9, sl}^
   178c0:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
   178c4:	stmdavs	r4!, {r0, r9, sl, ip, pc}
   178c8:			; <UNDEFINED> instruction: 0xf7fe9400
   178cc:			; <UNDEFINED> instruction: 0xf8c5fe75
   178d0:	andlt	r8, sl, r0
   178d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   178d8:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
   178dc:	strvc	pc, [r0], #1284	; 0x504
   178e0:	svclt	0x0000e7dc
   178e4:	strdeq	r8, [r2], -sl
   178e8:	svcmi	0x00f0e92d
   178ec:	addlt	r4, fp, ip, lsl r6
   178f0:	strmi	r4, [fp], -r3, lsl #13
   178f4:	stccs	6, cr4, [r0], {21}
   178f8:	movwls	sp, #28731	; 0x703b
   178fc:	cdp	7, 2, cr15, cr14, cr11, {7}
   17900:	smlattcs	r0, r7, sl, r6
   17904:			; <UNDEFINED> instruction: 0xf1046862
   17908:	blls	1d9d30 <__assert_fail@plt+0x1d64f8>
   1790c:	svclt	0x0014428d
   17910:			; <UNDEFINED> instruction: 0xf0424690
   17914:	ldrbmi	r0, [sl], -r1, lsl #16
   17918:			; <UNDEFINED> instruction: 0xf8d09308
   1791c:	strmi	sl, [r6], -r0
   17920:	strmi	r9, [r8], -r4, lsl #14
   17924:			; <UNDEFINED> instruction: 0xf8cd6aa7
   17928:			; <UNDEFINED> instruction: 0xf8cd9008
   1792c:	strls	r8, [r3, -r4]
   17930:	strls	r6, [r0, -r7, lsr #16]
   17934:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   17938:	andls	r1, r9, r1, asr #24
   1793c:	strmi	r9, [r8], -r7, lsl #2
   17940:	mcrr2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
   17944:	ldrbmi	r6, [sl], -r7, ror #21
   17948:	movwne	lr, #31197	; 0x79dd
   1794c:	bvs	fe9fd564 <__assert_fail@plt+0xfe9f9d2c>
   17950:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   17954:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
   17958:	strmi	r9, [r3], r0, lsl #8
   1795c:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   17960:	andge	pc, r0, r6, asr #17
   17964:	blls	283da0 <__assert_fail@plt+0x280568>
   17968:	ldrbmi	r6, [r8], -fp, lsr #32
   1796c:	pop	{r0, r1, r3, ip, sp, pc}
   17970:	stcmi	15, cr8, [r2], {240}	; 0xf0
   17974:			; <UNDEFINED> instruction: 0xf504447c
   17978:	ldr	r7, [lr, r0, lsl #9]!
   1797c:	andeq	r8, r2, r0, ror #6
   17980:	andcs	r4, r0, #19922944	; 0x1300000
   17984:	svclt	0x00b0f7ff
   17988:	blmi	62a1ec <__assert_fail@plt+0x6269b4>
   1798c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   17990:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
   17994:	ldmdavs	lr, {r0, r9, fp, sp}
   17998:			; <UNDEFINED> instruction: 0xf1a6dd0a
   1799c:	ldrtmi	r0, [r4], -r8, lsl #10
   179a0:	strbeq	lr, [r2, #2821]	; 0xb05
   179a4:	strcc	r6, [r8], #-2272	; 0xfffff720
   179a8:	ldc	7, cr15, [r2], {235}	; 0xeb
   179ac:	mvnsle	r4, ip, lsr #5
   179b0:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
   179b4:	adcmi	r4, r0, #124, 8	; 0x7c000000
   179b8:			; <UNDEFINED> instruction: 0xf7ebd007
   179bc:	blmi	3929ec <__assert_fail@plt+0x38f1b4>
   179c0:	addvc	pc, r0, #1325400064	; 0x4f000000
   179c4:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   179c8:	cfstrsmi	mvf2, [fp], {1}
   179cc:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
   179d0:	andle	r4, r3, lr, lsr #5
   179d4:			; <UNDEFINED> instruction: 0xf7eb4630
   179d8:	strdvs	lr, [r5], -ip	; <UNPREDICTABLE>
   179dc:	andcs	r4, r1, #7168	; 0x1c00
   179e0:	andsvs	r4, sl, fp, ror r4
   179e4:	svclt	0x0000bd70
   179e8:	andeq	r7, r2, r4, asr fp
   179ec:	andeq	r7, r2, r6, lsl #23
   179f0:	andeq	r8, r2, r0, lsr #6
   179f4:	andeq	r7, r2, r0, asr fp
   179f8:	andeq	r7, r2, r8, asr #22
   179fc:	andeq	r7, r2, r0, lsl #22
   17a00:			; <UNDEFINED> instruction: 0xf04f4b03
   17a04:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   17a08:	orrvc	pc, r0, #12582912	; 0xc00000
   17a0c:	svclt	0x0000e634
   17a10:	andeq	r8, r2, lr, asr #5
   17a14:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   17a18:	orrvc	pc, r0, #12582912	; 0xc00000
   17a1c:	svclt	0x0000e62c
   17a20:			; <UNDEFINED> instruction: 0x000282be
   17a24:	strmi	r4, [r1], -r4, lsl #22
   17a28:	rscscc	pc, pc, #79	; 0x4f
   17a2c:	ldrbtmi	r2, [fp], #-0
   17a30:	orrvc	pc, r0, #12582912	; 0xc00000
   17a34:	svclt	0x0000e620
   17a38:	andeq	r8, r2, r6, lsr #5
   17a3c:	strmi	r4, [sl], -r5, lsl #22
   17a40:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   17a44:			; <UNDEFINED> instruction: 0xf5034604
   17a48:	strtmi	r7, [r1], -r0, lsl #7
   17a4c:			; <UNDEFINED> instruction: 0xf85d2000
   17a50:	ldr	r4, [r1], -r4, lsl #22
   17a54:	muleq	r2, r2, r2
   17a58:	addslt	fp, r1, r0, lsr r5
   17a5c:	ldrmi	sl, [r5], -r3, lsl #22
   17a60:	strmi	r4, [r4], -pc, lsl #20
   17a64:	ldrmi	r9, [r8], -r1, lsl #6
   17a68:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   17a6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   17a70:			; <UNDEFINED> instruction: 0xf04f930f
   17a74:			; <UNDEFINED> instruction: 0xf7fe0300
   17a78:	blls	96f2c <__assert_fail@plt+0x936f4>
   17a7c:	rscscc	pc, pc, #79	; 0x4f
   17a80:	strtmi	r4, [r0], -r9, lsr #12
   17a84:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
   17a88:	blmi	1aa2ac <__assert_fail@plt+0x1a6a74>
   17a8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17a90:	blls	3f1b00 <__assert_fail@plt+0x3ee2c8>
   17a94:	qaddle	r4, sl, r1
   17a98:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
   17a9c:	ldc	7, cr15, [r6], {235}	; 0xeb
   17aa0:	andeq	r7, r2, r6, lsr #4
   17aa4:			; <UNDEFINED> instruction: 0x000002b4
   17aa8:	andeq	r7, r2, r4, lsl #4
   17aac:	addslt	fp, r1, r0, lsr r5
   17ab0:	movwls	r4, #5636	; 0x1604
   17ab4:	andls	sl, r0, #3072	; 0xc00
   17ab8:	ldrmi	r4, [r8], -pc, lsl #20
   17abc:	movwls	r9, #3328	; 0xd00
   17ac0:	blmi	3a8cb0 <__assert_fail@plt+0x3a5478>
   17ac4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   17ac8:			; <UNDEFINED> instruction: 0xf04f930f
   17acc:			; <UNDEFINED> instruction: 0xf7fe0300
   17ad0:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   17ad4:	strtmi	r3, [r9], -r0, lsl #4
   17ad8:			; <UNDEFINED> instruction: 0xf7ff4620
   17adc:	bmi	257218 <__assert_fail@plt+0x2539e0>
   17ae0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   17ae4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17ae8:	subsmi	r9, sl, pc, lsl #22
   17aec:	andslt	sp, r1, r1, lsl #2
   17af0:			; <UNDEFINED> instruction: 0xf7ebbd30
   17af4:	svclt	0x0000ebec
   17af8:	ldrdeq	r7, [r2], -r0
   17afc:			; <UNDEFINED> instruction: 0x000002b4
   17b00:	andeq	r7, r2, lr, lsr #3
   17b04:	strmi	r4, [r1], -sl, lsl #12
   17b08:			; <UNDEFINED> instruction: 0xf7ff2000
   17b0c:	svclt	0x0000bfa5
   17b10:			; <UNDEFINED> instruction: 0x460cb410
   17b14:			; <UNDEFINED> instruction: 0x46014613
   17b18:	andcs	r4, r0, r2, lsr #12
   17b1c:	blmi	155c98 <__assert_fail@plt+0x152460>
   17b20:	svclt	0x00c4f7ff
   17b24:	mvnsmi	lr, sp, lsr #18
   17b28:	bmi	769388 <__assert_fail@plt+0x765b50>
   17b2c:	ldcmi	0, cr11, [sp], {142}	; 0x8e
   17b30:	blmi	769550 <__assert_fail@plt+0x765d18>
   17b34:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
   17b38:			; <UNDEFINED> instruction: 0xf5044688
   17b3c:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
   17b40:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
   17b44:	stfeqd	f7, [ip], {13}
   17b48:	ldreq	pc, [pc], -r6
   17b4c:	movwls	r6, #55323	; 0xd81b
   17b50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17b54:	strgt	ip, [pc, #-3087]	; 16f4d <__assert_fail@plt+0x13715>
   17b58:	strgt	ip, [pc, #-3087]	; 16f51 <__assert_fail@plt+0x13719>
   17b5c:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   17b60:	andeq	lr, pc, r5, lsl #17
   17b64:			; <UNDEFINED> instruction: 0xf85cab01
   17b68:	strbmi	r5, [r2], -r7, lsr #32
   17b6c:	andcs	r4, r0, r1, ror r6
   17b70:	vst1.8	{d15-d16}, [r6 :128], r5
   17b74:			; <UNDEFINED> instruction: 0xf00443e4
   17b78:	adcsmi	r0, r4, r1, lsl #8
   17b7c:			; <UNDEFINED> instruction: 0xf84c406c
   17b80:			; <UNDEFINED> instruction: 0xf7ff4027
   17b84:	bmi	297170 <__assert_fail@plt+0x293938>
   17b88:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   17b8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17b90:	subsmi	r9, sl, sp, lsl #22
   17b94:	andlt	sp, lr, r2, lsl #2
   17b98:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17b9c:	bl	fe5d5b50 <__assert_fail@plt+0xfe5d2318>
   17ba0:	andeq	r7, r2, ip, asr r1
   17ba4:	muleq	r2, lr, r1
   17ba8:			; <UNDEFINED> instruction: 0x000002b4
   17bac:	andeq	r7, r2, r6, lsl #2
   17bb0:			; <UNDEFINED> instruction: 0xf04f460a
   17bb4:			; <UNDEFINED> instruction: 0xf7ff31ff
   17bb8:	svclt	0x0000bfb5
   17bbc:			; <UNDEFINED> instruction: 0xf04f223a
   17bc0:			; <UNDEFINED> instruction: 0xf7ff31ff
   17bc4:	svclt	0x0000bfaf
   17bc8:			; <UNDEFINED> instruction: 0xf7ff223a
   17bcc:	svclt	0x0000bfab
   17bd0:	mvnsmi	lr, sp, lsr #18
   17bd4:	bmi	6a961c <__assert_fail@plt+0x6a5de4>
   17bd8:	blmi	6c3e48 <__assert_fail@plt+0x6c0610>
   17bdc:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   17be0:	strtmi	r4, [r0], -ip, ror #12
   17be4:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
   17be8:	tstls	r9, #1769472	; 0x1b0000
   17bec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17bf0:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
   17bf4:	strgt	ip, [pc, #-3087]	; 16fed <__assert_fail@plt+0x137b5>
   17bf8:			; <UNDEFINED> instruction: 0xf8ddcc0f
   17bfc:	strgt	ip, [pc, #-64]	; 17bc4 <__assert_fail@plt+0x1438c>
   17c00:	streq	lr, [ip], -pc, ror #20
   17c04:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   17c08:	strvs	pc, [r0], #6
   17c0c:	streq	lr, [ip], #-2692	; 0xfffff57c
   17c10:	stm	r5, {r4, sl, ip, pc}
   17c14:	blge	357c58 <__assert_fail@plt+0x354420>
   17c18:	rscscc	pc, pc, #79	; 0x4f
   17c1c:	ldrtmi	r4, [r8], -r1, asr #12
   17c20:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   17c24:	blmi	1ea44c <__assert_fail@plt+0x1e6c14>
   17c28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17c2c:	blls	671c9c <__assert_fail@plt+0x66e464>
   17c30:	qaddle	r4, sl, r2
   17c34:	pop	{r1, r3, r4, ip, sp, pc}
   17c38:			; <UNDEFINED> instruction: 0xf7eb81f0
   17c3c:	svclt	0x0000eb48
   17c40:	strheq	r7, [r2], -r2
   17c44:			; <UNDEFINED> instruction: 0x000002b4
   17c48:	andeq	r7, r2, r8, rrx
   17c4c:	mvnsmi	lr, sp, lsr #18
   17c50:	ldcmi	0, cr11, [lr], {144}	; 0x90
   17c54:			; <UNDEFINED> instruction: 0xf8df460f
   17c58:			; <UNDEFINED> instruction: 0x4616c078
   17c5c:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
   17c60:	strvc	pc, [r0], #1284	; 0x504
   17c64:	ldrbtmi	r9, [ip], #1
   17c68:	stcgt	6, cr4, [pc], {158}	; 0x9e
   17c6c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   17c70:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   17c74:	svclt	0x00182e00
   17c78:			; <UNDEFINED> instruction: 0xf8dd2f00
   17c7c:	stmdavs	sp!, {r2, lr, pc}
   17c80:			; <UNDEFINED> instruction: 0xf04f950f
   17c84:	strbmi	r0, [r5], -r0, lsl #10
   17c88:	cfstr32gt	mvfx12, [pc], {15}
   17c8c:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
   17c90:			; <UNDEFINED> instruction: 0xf04f000f
   17c94:	strls	r0, [r3], #-1034	; 0xfffffbf6
   17c98:	andeq	lr, pc, r5, lsl #17
   17c9c:	bls	5cbcf4 <__assert_fail@plt+0x5c84bc>
   17ca0:	ldrbtmi	r4, [r1], -r3, asr #12
   17ca4:	stmib	sp, {r5, r6, r9, sl, lr}^
   17ca8:			; <UNDEFINED> instruction: 0xf7ff760d
   17cac:	bmi	2d7048 <__assert_fail@plt+0x2d3810>
   17cb0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   17cb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17cb8:	subsmi	r9, sl, pc, lsl #22
   17cbc:	andslt	sp, r0, r2, lsl #2
   17cc0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17cc4:	bl	d5c78 <__assert_fail@plt+0xd2440>
   17cc8:	stc	7, cr15, [r6, #940]	; 0x3ac
   17ccc:	andeq	r8, r2, r8, ror r0
   17cd0:	andeq	r7, r2, sl, lsr #32
   17cd4:			; <UNDEFINED> instruction: 0x000002b4
   17cd8:	ldrdeq	r6, [r2], -lr
   17cdc:	addlt	fp, r2, r0, lsl r5
   17ce0:	ldrbtcc	pc, [pc], #79	; 17ce8 <__assert_fail@plt+0x144b0>	; <UNPREDICTABLE>
   17ce4:			; <UNDEFINED> instruction: 0xf7ff9400
   17ce8:			; <UNDEFINED> instruction: 0xb002ffb1
   17cec:	svclt	0x0000bd10
   17cf0:	addlt	fp, r2, r0, lsl r5
   17cf4:	ldrmi	r4, [r3], -ip, lsl #12
   17cf8:	strtmi	r4, [r2], -r1, lsl #12
   17cfc:			; <UNDEFINED> instruction: 0xf04f2000
   17d00:	strls	r3, [r0], #-1279	; 0xfffffb01
   17d04:			; <UNDEFINED> instruction: 0xffa2f7ff
   17d08:	ldclt	0, cr11, [r0, #-8]
   17d0c:	addlt	fp, r3, r0, lsr r5
   17d10:	ldrmi	r4, [r4], -sp, lsl #12
   17d14:	movwls	r4, #1537	; 0x601
   17d18:	strtmi	r4, [r3], -sl, lsr #12
   17d1c:			; <UNDEFINED> instruction: 0xf7ff2000
   17d20:	mullt	r3, r5, pc	; <UNPREDICTABLE>
   17d24:	svclt	0x0000bd30
   17d28:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   17d2c:	strt	r3, [r3], #772	; 0x304
   17d30:			; <UNDEFINED> instruction: 0x000277b6
   17d34:	strmi	r4, [sl], -r5, lsl #22
   17d38:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   17d3c:	movwcc	r4, #17924	; 0x4604
   17d40:	andcs	r4, r0, r1, lsr #12
   17d44:	blmi	155ec0 <__assert_fail@plt+0x152688>
   17d48:	svclt	0x0000e496
   17d4c:	andeq	r7, r2, r6, lsr #15
   17d50:			; <UNDEFINED> instruction: 0xf04f4b02
   17d54:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   17d58:	str	r3, [sp], #772	; 0x304
   17d5c:	andeq	r7, r2, sl, lsl #15
   17d60:	strmi	r4, [r1], -r3, lsl #22
   17d64:	rscscc	pc, pc, #79	; 0x4f
   17d68:	ldrbtmi	r2, [fp], #-0
   17d6c:	str	r3, [r3], #772	; 0x304
   17d70:	andeq	r7, r2, r6, ror r7
   17d74:	strcs	fp, [r0], #-1336	; 0xfffffac8
   17d78:	subvs	r4, r4, r5, lsl #12
   17d7c:	vst2.8	{d20-d21}, [pc], sl
   17d80:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   17d84:			; <UNDEFINED> instruction: 0xf8cef7f7
   17d88:	eorvs	r4, r8, r0, lsr #5
   17d8c:	strtmi	fp, [r0], -r8, lsr #31
   17d90:	vldmdblt	r8!, {d13-d12}
   17d94:	strtmi	r4, [r0], -r1, lsr #12
   17d98:	bl	fea55d4c <__assert_fail@plt+0xfea52514>
   17d9c:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   17da0:	stmdbeq	r4!, {r3, r5, r6, sp, lr}^
   17da4:	lfmlt	f4, 4, [r8, #-384]!	; 0xfffffe80
   17da8:	andeq	r2, r1, r2, lsl #14
   17dac:	blcs	31dc0 <__assert_fail@plt+0x2e588>
   17db0:	ldrmi	sp, [r8], -r2, lsl #22
   17db4:	ldclt	7, cr15, [ip], #940	; 0x3ac
   17db8:			; <UNDEFINED> instruction: 0xf0016840
   17dbc:	svclt	0x0000b925
   17dc0:			; <UNDEFINED> instruction: 0x4604b510
   17dc4:	stmdacs	r0, {fp, sp, lr}
   17dc8:			; <UNDEFINED> instruction: 0xf7ebdb01
   17dcc:	stmdavs	r0!, {r2, r3, r8, sl, fp, sp, lr, pc}^
   17dd0:			; <UNDEFINED> instruction: 0x4010e8bd
   17dd4:	ldmiblt	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17dd8:			; <UNDEFINED> instruction: 0x460cb538
   17ddc:	tstcs	r0, r2, lsr #12
   17de0:			; <UNDEFINED> instruction: 0xf7eb4605
   17de4:	tstlt	r0, ip, lsl ip
   17de8:	andcc	r1, r1, r0, asr #22
   17dec:			; <UNDEFINED> instruction: 0x4620bd38
   17df0:	svclt	0x0000bd38
   17df4:	tstcs	r0, r3, lsl #4
   17df8:	blt	4d3e04 <__assert_fail@plt+0x4d05cc>
   17dfc:	ldrblt	r2, [r0, #-2050]!	; 0xfffff7fe
   17e00:	stmdble	r1, {r2, r9, sl, lr}
   17e04:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   17e08:			; <UNDEFINED> instruction: 0xfff4f7ff
   17e0c:			; <UNDEFINED> instruction: 0xf7eb4606
   17e10:	strmi	lr, [r5], -r6, lsr #23
   17e14:	ldrtmi	r4, [r4], -r0, lsr #12
   17e18:			; <UNDEFINED> instruction: 0xf7eb682e
   17e1c:	strtmi	lr, [r0], -r4, ror #25
   17e20:	ldcllt	0, cr6, [r0, #-184]!	; 0xffffff48
   17e24:	strdlt	fp, [r9], r0
   17e28:	strmi	r4, [r4], -r1, lsl #31
   17e2c:			; <UNDEFINED> instruction: 0x560ee9dd
   17e30:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   17e34:	andls	sp, r0, #73	; 0x49
   17e38:	movwls	r4, #6782	; 0x1a7e
   17e3c:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
   17e40:			; <UNDEFINED> instruction: 0xf7eb2101
   17e44:	ldmdbmi	ip!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   17e48:	andcs	r2, r0, r5, lsl #4
   17e4c:			; <UNDEFINED> instruction: 0xf7eb4479
   17e50:	bmi	1ed2720 <__assert_fail@plt+0x1eceee8>
   17e54:	sfmvc	f7, 3, [r3], #256	; 0x100
   17e58:	ldmpl	sl!, {r0, r8, sp}
   17e5c:	andgt	pc, r0, sp, asr #17
   17e60:	strtmi	r4, [r0], -r3, lsl #12
   17e64:	bl	ff555e18 <__assert_fail@plt+0xff5525e0>
   17e68:	andcs	r4, r5, #1916928	; 0x1d4000
   17e6c:	ldrbtmi	r2, [r9], #-0
   17e70:	b	855e24 <__assert_fail@plt+0x8525ec>
   17e74:			; <UNDEFINED> instruction: 0xf7eb4621
   17e78:	cdpcs	12, 0, cr14, cr9, cr4, {5}
   17e7c:	sbcshi	pc, r3, r0, lsl #4
   17e80:			; <UNDEFINED> instruction: 0xf006e8df
   17e84:	blmi	ea2b10 <__assert_fail@plt+0xe9f2d8>
   17e88:	stflss	f7, [r6, #376]	; 0x178
   17e8c:	stmdbmi	sp!, {r1, r2, r4, r5, r7, r8, sl}^
   17e90:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   17e94:			; <UNDEFINED> instruction: 0xf7eb2000
   17e98:	ldmib	r5, {r1, r2, r3, r9, fp, sp, lr, pc}^
   17e9c:	strmi	r1, [r2], -r7, lsl #12
   17ea0:	ldmib	r5, {r5, r9, sl, lr}^
   17ea4:	strls	r3, [r7], -r5, lsl #8
   17ea8:	tstls	r6, lr, lsr #18
   17eac:	strls	r6, [r5], #-2281	; 0xfffff717
   17eb0:	movwls	r6, #18604	; 0x48ac
   17eb4:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   17eb8:	tstcs	r1, r2, lsl #12
   17ebc:	strcc	lr, [r0], #-2509	; 0xfffff633
   17ec0:			; <UNDEFINED> instruction: 0xf7eb682b
   17ec4:	andlt	lr, r9, r6, lsr #23
   17ec8:	movwls	fp, #3568	; 0xdf0
   17ecc:	bmi	17a9720 <__assert_fail@plt+0x17a5ee8>
   17ed0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   17ed4:	bl	fe755e88 <__assert_fail@plt+0xfe752650>
   17ed8:	ldmdbmi	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   17edc:	andcs	r2, r0, r5, lsl #4
   17ee0:			; <UNDEFINED> instruction: 0xf7eb4479
   17ee4:	stmdavs	fp!, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
   17ee8:	strmi	r2, [r2], -r1, lsl #2
   17eec:	andlt	r4, r9, r0, lsr #12
   17ef0:	ldrhtmi	lr, [r0], #141	; 0x8d
   17ef4:	bllt	fe2d5ea8 <__assert_fail@plt+0xfe2d2670>
   17ef8:	andcs	r4, r5, #1392640	; 0x154000
   17efc:	ldrbtmi	r2, [r9], #-0
   17f00:	ldmib	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f04:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
   17f08:	strls	r2, [lr], -r1, lsl #2
   17f0c:	strtmi	r4, [r0], -r2, lsl #12
   17f10:	pop	{r0, r3, ip, sp, pc}
   17f14:			; <UNDEFINED> instruction: 0xf7eb40f0
   17f18:	stmdbmi	lr, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   17f1c:	andcs	r2, r0, r5, lsl #4
   17f20:			; <UNDEFINED> instruction: 0xf7eb4479
   17f24:	ldmib	r5, {r3, r6, r7, r8, fp, sp, lr, pc}^
   17f28:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
   17f2c:	stmib	sp, {r0, r8, sp}^
   17f30:	strmi	r6, [r2], -lr, lsl #14
   17f34:	andlt	r4, r9, r0, lsr #12
   17f38:	ldrhtmi	lr, [r0], #141	; 0x8d
   17f3c:	bllt	19d5ef0 <__assert_fail@plt+0x19d26b8>
   17f40:	andcs	r4, r5, #1130496	; 0x114000
   17f44:	ldrbtmi	r2, [r9], #-0
   17f48:	ldmib	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17f4c:	ldrdvs	lr, [r2, -r5]
   17f50:	tstls	r2, fp, ror #16
   17f54:	stmib	sp, {r0, r8, sp}^
   17f58:	stmdavs	fp!, {r9, sl, ip, sp}
   17f5c:	strtmi	r4, [r0], -r2, lsl #12
   17f60:	bl	15d5f14 <__assert_fail@plt+0x15d26dc>
   17f64:	ldmdbmi	sp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   17f68:	andcs	r2, r0, r5, lsl #4
   17f6c:			; <UNDEFINED> instruction: 0xf7eb4479
   17f70:	ldmib	r5, {r1, r5, r7, r8, fp, sp, lr, pc}^
   17f74:	strmi	r1, [r2], -r3, lsl #12
   17f78:	ldmib	r5, {r5, r9, sl, lr}^
   17f7c:	stmib	sp, {r0, sl, ip, sp}^
   17f80:	tstcs	r1, r2, lsl #12
   17f84:	strcc	lr, [r0], #-2509	; 0xfffff633
   17f88:			; <UNDEFINED> instruction: 0xf7eb682b
   17f8c:	ldr	lr, [sl, r2, asr #22]
   17f90:	andcs	r4, r5, #835584	; 0xcc000
   17f94:	ldrbtmi	r2, [r9], #-0
   17f98:	stmib	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17f9c:	movwvs	lr, #18901	; 0x49d5
   17fa0:	strtmi	r4, [r0], -r2, lsl #12
   17fa4:	ldrdmi	lr, [r2, -r5]
   17fa8:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
   17fac:	strne	lr, [r2], -sp, asr #19
   17fb0:	stmib	sp, {r0, r8, sp}^
   17fb4:	stmdavs	fp!, {sl, ip, sp}
   17fb8:	bl	ad5f6c <__assert_fail@plt+0xad2734>
   17fbc:	stmdbmi	r9!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
   17fc0:	andcs	r2, r0, r5, lsl #4
   17fc4:			; <UNDEFINED> instruction: 0xf7eb4479
   17fc8:	ldmib	r5, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}^
   17fcc:	ldmib	r5, {r0, r2, r8, r9, sl, ip, sp}^
   17fd0:	strls	r1, [r5, -r3, lsl #12]
   17fd4:	strtmi	r4, [r0], -r2, lsl #12
   17fd8:	movwls	r6, #18604	; 0x48ac
   17fdc:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   17fe0:	tstcs	r1, r2, lsl #12
   17fe4:	strcc	lr, [r0], #-2509	; 0xfffff633
   17fe8:			; <UNDEFINED> instruction: 0xf7eb682b
   17fec:			; <UNDEFINED> instruction: 0xe76aeb12
   17ff0:	andcs	r4, r5, #475136	; 0x74000
   17ff4:	ldrbtmi	r2, [r9], #-0
   17ff8:	ldmdb	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17ffc:	ldrdvc	lr, [r6, -r5]
   18000:	movwvs	lr, #18901	; 0x49d5
   18004:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
   18008:	strmi	r9, [r2], -r5, lsl #14
   1800c:	stmiavs	ip!, {r5, r9, sl, lr}
   18010:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
   18014:	strne	lr, [r2], -sp, asr #19
   18018:	stmib	sp, {r0, r8, sp}^
   1801c:	stmdavs	fp!, {sl, ip, sp}
   18020:	b	ffdd5fd4 <__assert_fail@plt+0xffdd279c>
   18024:	ldmdbmi	r1, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   18028:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1802c:	svclt	0x0000e732
   18030:	andeq	r6, r2, r0, ror #28
   18034:	andeq	r4, r1, lr, lsl sl
   18038:	andeq	r4, r1, r4, lsr #20
   1803c:	andeq	r0, r0, r8, asr #6
   18040:	andeq	r4, r1, r6, lsl #20
   18044:			; <UNDEFINED> instruction: 0x00014bba
   18048:	muleq	r1, r6, r9
   1804c:	andeq	r4, r1, r0, ror #20
   18050:	andeq	r4, r1, r2, asr sl
   18054:	andeq	r4, r1, r8, asr #20
   18058:	andeq	r4, r1, lr, lsr sl
   1805c:	andeq	r4, r1, r8, lsr sl
   18060:	andeq	r4, r1, r2, lsr sl
   18064:	andeq	r4, r1, ip, lsr #20
   18068:	andeq	r4, r1, r6, lsr #20
   1806c:	andeq	r4, r1, r6, asr sl
   18070:	strdlt	fp, [r3], r0
   18074:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
   18078:			; <UNDEFINED> instruction: 0x463db134
   1807c:			; <UNDEFINED> instruction: 0xf8552400
   18080:	strcc	r6, [r1], #-3844	; 0xfffff0fc
   18084:	mvnsle	r2, r0, lsl #28
   18088:	strvc	lr, [r0], #-2509	; 0xfffff633
   1808c:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   18090:	ldcllt	0, cr11, [r0, #12]!
   18094:	strdlt	fp, [pc], r0
   18098:	mcrge	13, 0, r4, cr2, cr1, {0}
   1809c:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
   180a0:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
   180a4:	strls	r6, [sp], #-2084	; 0xfffff7dc
   180a8:	streq	pc, [r0], #-79	; 0xffffffb1
   180ac:			; <UNDEFINED> instruction: 0xf8572400
   180b0:			; <UNDEFINED> instruction: 0xf8465b04
   180b4:	tstlt	r5, r4, lsl #30
   180b8:	cfstrscs	mvf3, [sl], {1}
   180bc:	strls	sp, [r1], #-503	; 0xfffffe09
   180c0:	strls	sl, [r0], #-3075	; 0xfffff3fd
   180c4:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   180c8:	blmi	1aa8ec <__assert_fail@plt+0x1a70b4>
   180cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   180d0:	blls	372140 <__assert_fail@plt+0x36e908>
   180d4:	qaddle	r4, sl, r1
   180d8:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   180dc:	ldm	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   180e0:	strdeq	r6, [r2], -r2
   180e4:			; <UNDEFINED> instruction: 0x000002b4
   180e8:	andeq	r6, r2, r4, asr #23
   180ec:	ldrblt	fp, [r0, #1032]!	; 0x408
   180f0:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
   180f4:	ldcmi	14, cr10, [r5], {19}
   180f8:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
   180fc:	blcc	15625c <__assert_fail@plt+0x152a24>
   18100:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   18104:			; <UNDEFINED> instruction: 0xf04f940d
   18108:	strcs	r0, [r0], #-1024	; 0xfffffc00
   1810c:			; <UNDEFINED> instruction: 0xf8569602
   18110:			; <UNDEFINED> instruction: 0xf8475b04
   18114:	tstlt	r5, r4, lsl #30
   18118:	cfstrscs	mvf3, [sl], {1}
   1811c:	strls	sp, [r1], #-503	; 0xfffffe09
   18120:	strls	sl, [r0], #-3075	; 0xfffff3fd
   18124:	mrc2	7, 3, pc, cr14, cr15, {7}
   18128:	blmi	22a954 <__assert_fail@plt+0x22711c>
   1812c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18130:	blls	3721a0 <__assert_fail@plt+0x36e968>
   18134:	qaddle	r4, sl, r4
   18138:	pop	{r1, r2, r3, ip, sp, pc}
   1813c:	strdlt	r4, [r1], -r0
   18140:			; <UNDEFINED> instruction: 0xf7eb4770
   18144:	svclt	0x0000e8c4
   18148:	muleq	r2, r6, fp
   1814c:			; <UNDEFINED> instruction: 0x000002b4
   18150:	andeq	r6, r2, r4, ror #22
   18154:	andcs	r4, r5, #20, 18	; 0x50000
   18158:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   1815c:	ldcmi	0, cr2, [r3], {-0}
   18160:	stmia	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18164:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
   18168:			; <UNDEFINED> instruction: 0x4601447a
   1816c:			; <UNDEFINED> instruction: 0xf7eb2001
   18170:	ldmdbmi	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
   18174:	andcs	r2, r0, r5, lsl #4
   18178:			; <UNDEFINED> instruction: 0xf7eb4479
   1817c:	blmi	3d23f4 <__assert_fail@plt+0x3cebbc>
   18180:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
   18184:			; <UNDEFINED> instruction: 0x4601447a
   18188:			; <UNDEFINED> instruction: 0xf7eb2001
   1818c:	stmdbmi	ip, {r3, r5, r9, fp, sp, lr, pc}
   18190:	andcs	r2, r0, r5, lsl #4
   18194:			; <UNDEFINED> instruction: 0xf7eb4479
   18198:	blmi	2d23d8 <__assert_fail@plt+0x2ceba0>
   1819c:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
   181a0:	ldmdavs	r9, {r4, lr}
   181a4:	bllt	2d6158 <__assert_fail@plt+0x2d2920>
   181a8:	andeq	r4, r1, r2, ror #18
   181ac:	andeq	r6, r2, sl, lsr #22
   181b0:	andeq	r3, r1, r4, lsl #1
   181b4:	andeq	r4, r1, ip, asr r9
   181b8:	andeq	r3, r1, r2, asr #32
   181bc:	andeq	r2, r1, r4, asr #27
   181c0:	andeq	r4, r1, r4, asr r9
   181c4:	andeq	r0, r0, r0, lsr #6
   181c8:			; <UNDEFINED> instruction: 0x4604b510
   181cc:	stmdb	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   181d0:	svclt	0x00183c00
   181d4:	stmdacs	r0, {r0, sl, sp}
   181d8:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   181dc:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
   181e0:			; <UNDEFINED> instruction: 0xf8caf000
   181e4:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   181e8:			; <UNDEFINED> instruction: 0xbc01fba0
   181ec:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
   181f0:	movwcs	fp, #7960	; 0x1f18
   181f4:	svceq	0x0000f1bb
   181f8:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
   181fc:			; <UNDEFINED> instruction: 0xf000fb01
   18200:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   18204:	svclt	0x00e0f7ff
   18208:			; <UNDEFINED> instruction: 0xf8b6f000
   1820c:	svclt	0x00dcf7ff
   18210:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
   18214:	movwcs	fp, #7960	; 0x1f18
   18218:	svclt	0x00182900
   1821c:	ldmdblt	r3, {r8, r9, sp}^
   18220:			; <UNDEFINED> instruction: 0xf7eb460c
   18224:	cdpne	8, 2, cr14, cr1, cr6, {3}
   18228:	tstcs	r1, r8, lsl pc
   1822c:	svclt	0x00182800
   18230:	stmdblt	r1!, {r8, sp}
   18234:			; <UNDEFINED> instruction: 0xf7eabd10
   18238:	andcs	lr, r0, ip, asr #31
   1823c:			; <UNDEFINED> instruction: 0xf000bd10
   18240:	svclt	0x0000f89b
   18244:	blx	fe88572e <__assert_fail@plt+0xfe881ef6>
   18248:	cfsh64ne	mvdx4, mvdx11, #2
   1824c:	movwcs	fp, #7960	; 0x1f18
   18250:	blle	1a3258 <__assert_fail@plt+0x19fa20>
   18254:	blx	c670a <__assert_fail@plt+0xc2ed2>
   18258:	pop	{r0, r8, ip, sp, lr, pc}
   1825c:			; <UNDEFINED> instruction: 0xf7ff4038
   18260:			; <UNDEFINED> instruction: 0xf000bfd7
   18264:	svclt	0x0000f889
   18268:			; <UNDEFINED> instruction: 0x460fb5f8
   1826c:	ldrmi	r6, [r5], -ip, lsl #16
   18270:	orrslt	r4, r8, r6, lsl #12
   18274:	subspl	pc, r4, r5, asr #4
   18278:	vmov.i32	d20, #1358954496	; 0x51000000
   1827c:			; <UNDEFINED> instruction: 0xf00e5055
   18280:	adcmi	pc, r0, #946176	; 0xe7000
   18284:			; <UNDEFINED> instruction: 0x1c63d914
   18288:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
   1828c:			; <UNDEFINED> instruction: 0xf104fb05
   18290:	eorsvs	r4, ip, r0, lsr r6
   18294:	ldrhtmi	lr, [r8], #141	; 0x8d
   18298:	svclt	0x00baf7ff
   1829c:	blx	fe9447f6 <__assert_fail@plt+0xfe940fbe>
   182a0:	cdpne	2, 1, cr1, cr3, cr5, {0}
   182a4:	movwcs	fp, #7960	; 0x1f18
   182a8:	blle	626b0 <__assert_fail@plt+0x5ee78>
   182ac:	rscle	r2, sp, r0, lsl #22
   182b0:			; <UNDEFINED> instruction: 0xf862f000
   182b4:	subcs	r4, r0, r1, lsl r6
   182b8:	blx	ff2d42f8 <__assert_fail@plt+0xff2d0ac0>
   182bc:	svclt	0x00942d40
   182c0:	mcrrne	6, 0, r4, r4, cr4
   182c4:	svclt	0x0000e7eb
   182c8:	strmi	fp, [fp], -r8, lsl #10
   182cc:	cmnlt	r8, r9, lsl #16
   182d0:	subspl	pc, r4, #1342177284	; 0x50000004
   182d4:	subspl	pc, r5, #1342177292	; 0x5000000c
   182d8:	andsle	r4, r0, #268435465	; 0x10000009
   182dc:	bl	9f40c <__assert_fail@plt+0x9bbd4>
   182e0:	andsvs	r0, r9, r1, asr r1
   182e4:			; <UNDEFINED> instruction: 0x4008e8bd
   182e8:	svclt	0x0092f7ff
   182ec:	tstle	r5, r0, lsl #18
   182f0:	andsvs	r2, r9, r0, asr #2
   182f4:			; <UNDEFINED> instruction: 0x4008e8bd
   182f8:	svclt	0x008af7ff
   182fc:			; <UNDEFINED> instruction: 0xf000daf1
   18300:	svclt	0x0000f83b
   18304:	addlt	fp, r3, r0, lsl #10
   18308:			; <UNDEFINED> instruction: 0xf7ff9001
   1830c:	bls	98088 <__assert_fail@plt+0x94850>
   18310:	andlt	r2, r3, r0, lsl #2
   18314:	bl	156490 <__assert_fail@plt+0x152c58>
   18318:	stmdblt	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1831c:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   18320:			; <UNDEFINED> instruction: 0xbc01fba0
   18324:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
   18328:	movwcs	fp, #7960	; 0x1f18
   1832c:	svceq	0x0000f1bb
   18330:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
   18334:	cdp	7, 12, cr15, cr2, cr10, {7}
   18338:	pop	{r3, r8, ip, sp, pc}
   1833c:			; <UNDEFINED> instruction: 0xf0008800
   18340:	svclt	0x0000f81b
   18344:	addlt	fp, r3, r0, lsl #10
   18348:	strmi	r9, [r8], -r1
   1834c:			; <UNDEFINED> instruction: 0xf7ff9100
   18350:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   18354:	andlt	r2, r3, r0, lsl #2
   18358:	bl	1564d4 <__assert_fail@plt+0x152c9c>
   1835c:	svclt	0x0064f7ea
   18360:			; <UNDEFINED> instruction: 0x4604b510
   18364:	ldm	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18368:	strtmi	r4, [r0], -r1, lsl #12
   1836c:	pop	{r0, r8, ip, sp}
   18370:			; <UNDEFINED> instruction: 0xf7ff4010
   18374:	svclt	0x0000bfe7
   18378:	andcs	fp, r5, #8, 10	; 0x2000000
   1837c:	andcs	r4, r0, r9, lsl #22
   18380:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
   18384:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
   18388:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   1838c:	svc	0x0092f7ea
   18390:	tstcs	r0, r7, lsl #20
   18394:			; <UNDEFINED> instruction: 0x4603447a
   18398:			; <UNDEFINED> instruction: 0xf7eb4620
   1839c:			; <UNDEFINED> instruction: 0xf7ebe83c
   183a0:	svclt	0x0000ea1c
   183a4:	andeq	r6, r2, lr, lsl #18
   183a8:	andeq	r0, r0, ip, lsr #6
   183ac:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   183b0:			; <UNDEFINED> instruction: 0x00012eb0
   183b4:			; <UNDEFINED> instruction: 0xf7eab508
   183b8:	tstlt	r0, r4, lsr #30
   183bc:			; <UNDEFINED> instruction: 0xf7ffbd08
   183c0:	svclt	0x0000ffdb
   183c4:	mvnsmi	lr, #737280	; 0xb4000
   183c8:	bmi	869e10 <__assert_fail@plt+0x8665d8>
   183cc:	blmi	869e38 <__assert_fail@plt+0x866600>
   183d0:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   183d4:	strmi	r4, [ip], -r5, lsl #12
   183d8:	ldmpl	r3, {r9, sl, sp}^
   183dc:	movwls	r6, #6171	; 0x181b
   183e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   183e4:	ldm	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   183e8:	strmi	r4, [r7], -r9, ror #12
   183ec:	eorsvs	r4, lr, r8, lsr #12
   183f0:	blls	2a318 <__assert_fail@plt+0x26ae0>
   183f4:	eorle	r4, r6, fp, lsr #5
   183f8:	asndm	f3, #4.0
   183fc:	vneg.f64	d16, d0
   18400:	svclt	0x0008fa10
   18404:	andle	r2, r4, r1
   18408:	stmdacc	r2!, {r3, r4, r5, fp, sp, lr}
   1840c:	andcs	fp, r1, r8, lsl pc
   18410:	eorvs	fp, r3, r4, lsl #2
   18414:	bleq	53a3c <__assert_fail@plt+0x50204>
   18418:	blmi	3aac5c <__assert_fail@plt+0x3a7424>
   1841c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18420:	blls	72490 <__assert_fail@plt+0x6ec58>
   18424:	tstle	r0, sl, asr r0
   18428:	pop	{r0, r1, ip, sp, pc}
   1842c:	ldmdavc	sl, {r4, r5, r6, r7, r8, r9, pc}
   18430:	bcs	29cb8 <__assert_fail@plt+0x26480>
   18434:	asndz	f5, #0.5
   18438:	vneg.f64	d16, d0
   1843c:	svclt	0x0008fa10
   18440:	mvnle	r2, r1
   18444:	ldrtmi	lr, [r0], -r6, ror #15
   18448:			; <UNDEFINED> instruction: 0xf7eae7e2
   1844c:	svclt	0x0000ef40
   18450:			; <UNDEFINED> instruction: 0x000268be
   18454:			; <UNDEFINED> instruction: 0x000002b4
   18458:	andeq	r6, r2, r4, ror r8
   1845c:	svcmi	0x00f0e92d
   18460:	bmi	ffaa9ea8 <__assert_fail@plt+0xffaa6670>
   18464:	blmi	ffaa9ce8 <__assert_fail@plt+0xffaa64b0>
   18468:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   1846c:	svceq	0x0024f1b8
   18470:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   18474:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   18478:			; <UNDEFINED> instruction: 0xf04f9301
   1847c:	vcgt.s8	d0, d0, d0
   18480:	strmi	r8, [r3], r7, lsr #3
   18484:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
   18488:			; <UNDEFINED> instruction: 0xf7ebd046
   1848c:	movwcs	lr, #2152	; 0x868
   18490:	strmi	r6, [r4], -r3
   18494:	stmda	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18498:	mulcc	r0, fp, r8
   1849c:	stmdavs	r0, {r0, r3, r4, r6, r9, sl, lr}
   184a0:			; <UNDEFINED> instruction: 0xf811e001
   184a4:			; <UNDEFINED> instruction: 0xf8303f01
   184a8:			; <UNDEFINED> instruction: 0xf4155013
   184ac:	mvnsle	r5, r0, lsl #10
   184b0:	eorle	r2, pc, sp, lsr #22
   184b4:	ldrtmi	r4, [r1], -r2, asr #12
   184b8:			; <UNDEFINED> instruction: 0xf7eb4658
   184bc:			; <UNDEFINED> instruction: 0xf8d6e82a
   184c0:	ldrbmi	r9, [r9]
   184c4:	andsle	r4, sp, r0, lsl #13
   184c8:	ldmiblt	sp!, {r0, r2, r5, fp, sp, lr}
   184cc:	svceq	0x0000f1ba
   184d0:			; <UNDEFINED> instruction: 0xf899d005
   184d4:			; <UNDEFINED> instruction: 0xf1bbb000
   184d8:			; <UNDEFINED> instruction: 0xf0400f00
   184dc:			; <UNDEFINED> instruction: 0xf8c780b2
   184e0:	bmi	ff3384e8 <__assert_fail@plt+0xff334cb0>
   184e4:	ldrbtmi	r4, [sl], #-3018	; 0xfffff436
   184e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   184ec:	subsmi	r9, sl, r1, lsl #22
   184f0:	msrhi	SPSR_fs, r0, asr #32
   184f4:	andlt	r4, r3, r8, lsr #12
   184f8:	svchi	0x00f0e8bd
   184fc:	tstle	r9, r2, lsr #26
   18500:	strb	r2, [r3, r1, lsl #10]!
   18504:	svceq	0x0000f1ba
   18508:			; <UNDEFINED> instruction: 0xf89bd004
   1850c:			; <UNDEFINED> instruction: 0xf1bbb000
   18510:	tstle	r3, r0, lsl #30
   18514:	strb	r2, [r4, r4, lsl #10]!
   18518:	ldr	r4, [r6, lr, ror #12]!
   1851c:			; <UNDEFINED> instruction: 0x46504659
   18520:	stmda	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18524:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18528:	rscsle	r2, r3, r0, lsl #16
   1852c:	strbeq	pc, [r5], #-427	; 0xfffffe55	; <UNPREDICTABLE>
   18530:	ldmdale	r9, {r0, r1, r2, r3, r5, sl, fp, sp}
   18534:			; <UNDEFINED> instruction: 0xf004e8df
   18538:	ldmdane	r8, {r3, r4, r6, fp, ip}^
   1853c:	ldmdane	r8, {r3, r4, fp, ip}^
   18540:	ldmdapl	r8, {r3, r4, r6, fp, ip}
   18544:	ldmdapl	r8, {r3, r4, fp, ip}
   18548:	ldmdane	r8, {r3, r4, fp, ip}
   1854c:	ldmdane	r8, {r3, r4, r6, fp, ip, lr}
   18550:	ldmdane	r8, {r3, r4, fp, ip}
   18554:	ldmdane	r8, {r3, r4, fp, ip}
   18558:	ldmdane	r8, {r3, r4, fp, ip}^
   1855c:	ldmdane	r8, {r3, r4, fp, ip}^
   18560:	ldmdane	r8, {r3, r4, r6, fp, ip}
   18564:	ldmdapl	r8, {r3, r4, fp, ip}
   18568:	vst1.8	{d18-d21}, [pc], r1
   1856c:			; <UNDEFINED> instruction: 0xf1ab6380
   18570:			; <UNDEFINED> instruction: 0xf1bb0b42
   18574:	stmdale	fp!, {r0, r2, r4, r5, r8, r9, sl, fp}^
   18578:			; <UNDEFINED> instruction: 0xf01be8df
   1857c:	rsbeq	r0, sl, r7, lsl r1
   18580:	tsteq	pc, sl, rrx
   18584:	rsceq	r0, ip, sl, rrx
   18588:	rsbeq	r0, sl, sl, rrx
   1858c:	tsteq	pc, sl, rrx
   18590:	adcseq	r0, r7, sl, rrx
   18594:	rsbeq	r0, sl, sl, rrx
   18598:	rsbeq	r0, sl, sp, lsl r1
   1859c:	rsbeq	r0, sl, sl, rrx
   185a0:	rsbeq	r0, sl, r8, lsr #1
   185a4:	rsbeq	r0, sl, sl, rrx
   185a8:	addeq	r0, r9, sl, rrx
   185ac:	rsbeq	r0, sl, r9, ror r0
   185b0:	rsbeq	r0, sl, sl, rrx
   185b4:	rsbeq	r0, sl, sl, rrx
   185b8:	rsbeq	r0, sl, sl, rrx
   185bc:	sbceq	r0, lr, r0, ror r0
   185c0:	rsbeq	r0, sl, sl, rrx
   185c4:	rsceq	r0, ip, sl, rrx
   185c8:	rsbeq	r0, sl, sl, rrx
   185cc:	tsteq	pc, sl, rrx
   185d0:	adcseq	r0, r7, sl, rrx
   185d4:	rsbeq	r0, sl, sl, rrx
   185d8:	rsbeq	r0, sl, sl, rrx
   185dc:	rsbeq	r0, sl, sl, rrx
   185e0:	rsbeq	r0, sl, r8, lsr #1
   185e4:	tsteq	r1, sl, rrx
   185e8:	teqcs	r0, r0, asr r6
   185ec:	svc	0x009cf7ea
   185f0:	adcsle	r2, r9, r0, lsl #16
   185f4:	mulcc	r1, r9, r8
   185f8:			; <UNDEFINED> instruction: 0xf0002b44
   185fc:	blcs	1a78990 <__assert_fail@plt+0x1a75158>
   18600:	sbchi	pc, r2, r0
   18604:			; <UNDEFINED> instruction: 0xf0002b42
   18608:	stccs	0, cr8, [pc], #-884	; 1829c <__assert_fail@plt+0x14a64>
   1860c:	ldm	pc, {r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   18610:	svcne	0x008ef004
   18614:	svcne	0x001f1f9e
   18618:	svcne	0x00691f7a
   1861c:	svcne	0x001f4a1f
   18620:	svcne	0x001f5a1f
   18624:	blcs	ee02a8 <__assert_fail@plt+0xedca70>
   18628:	svcne	0x001f1f1f
   1862c:	ldrcs	r1, [pc], #-3871	; 18634 <__assert_fail@plt+0x14dfc>
   18630:	svcne	0x001f1f9c
   18634:	svcne	0x001f1f9e
   18638:	svcne	0x00691f7a
   1863c:	svcne	0x001f1f1f
   18640:			; <UNDEFINED> instruction: 0x46595a1f
   18644:			; <UNDEFINED> instruction: 0xf7ea4650
   18648:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1864c:	svcge	0x006ef47f
   18650:	streq	pc, [r2, #-69]	; 0xffffffbb
   18654:	andhi	pc, r0, r7, asr #17
   18658:	andcs	lr, r1, #17563648	; 0x10c0000
   1865c:	bicspl	lr, r8, #389120	; 0x5f000
   18660:	b	140cb9c <__assert_fail@plt+0x1409364>
   18664:	subs	r2, r7, r8, asr #16
   18668:	vst1.8	{d18-d21}, [pc], r1
   1866c:	smlabbcs	r7, r0, r3, r6
   18670:	blx	fe8e167a <__assert_fail@plt+0xfe8dde42>
   18674:	stmdacs	r0, {r3, lr, pc}
   18678:	adcshi	pc, fp, r0, asr #32
   1867c:			; <UNDEFINED> instruction: 0xf808fb03
   18680:	mvnsle	r3, r1, lsl #18
   18684:	sub	r4, r7, r5, lsr #6
   18688:	vst1.8	{d18-d21}, [pc], r1
   1868c:	smlabbcs	r8, r0, r3, r6
   18690:	blx	fe8e169a <__assert_fail@plt+0xfe8dde62>
   18694:	stmdacs	r0, {r3, lr, pc}
   18698:	adchi	pc, pc, r0, asr #32
   1869c:			; <UNDEFINED> instruction: 0xf808fb03
   186a0:	mvnsle	r3, r1, lsl #18
   186a4:	andcs	lr, r1, #62390272	; 0x3b80000
   186a8:	strvs	pc, [r0], #1103	; 0x44f
   186ac:	andcs	r2, r0, r5, lsl #6
   186b0:	smlatbgt	r8, r4, fp, pc	; <UNPREDICTABLE>
   186b4:			; <UNDEFINED> instruction: 0xf0402900
   186b8:	blx	138952 <__assert_fail@plt+0x13511a>
   186bc:	blcc	966e4 <__assert_fail@plt+0x92eac>
   186c0:	movwmi	sp, #20982	; 0x51f6
   186c4:	andcs	lr, r1, #40	; 0x28
   186c8:	orrvs	pc, r0, #1325400064	; 0x4f000000
   186cc:	strcs	r2, [r0], #-260	; 0xfffffefc
   186d0:	andgt	pc, r8, r3, lsr #23
   186d4:			; <UNDEFINED> instruction: 0xf0402800
   186d8:	blx	f88f2 <__assert_fail@plt+0xf50ba>
   186dc:	stmdbcc	r1, {r3, fp, ip, sp, lr, pc}
   186e0:			; <UNDEFINED> instruction: 0xe7cfd1f6
   186e4:	vst1.8	{d18-d21}, [pc], r1
   186e8:	blx	fe8f14f2 <__assert_fail@plt+0xfe8edcba>
   186ec:	ldmdblt	r1!, {r3, r8}
   186f0:			; <UNDEFINED> instruction: 0xf808fb03
   186f4:	smlatbeq	r8, r3, fp, pc	; <UNPREDICTABLE>
   186f8:			; <UNDEFINED> instruction: 0xf808fb03
   186fc:	strcs	fp, [r1, #-353]	; 0xfffffe9f
   18700:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18704:	andcs	lr, r1, #8
   18708:	strvs	pc, [r0], #1103	; 0x44f
   1870c:	movwne	pc, #35748	; 0x8ba4	; <UNPREDICTABLE>
   18710:	mvnsle	r2, r0, lsl #22
   18714:			; <UNDEFINED> instruction: 0xf808fb04
   18718:	movweq	lr, #11017	; 0x2b09
   1871c:			; <UNDEFINED> instruction: 0xf8196033
   18720:	blcs	24730 <__assert_fail@plt+0x20ef8>
   18724:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
   18728:	streq	pc, [r2, #-69]	; 0xffffffbb
   1872c:	andcs	lr, r1, #225443840	; 0xd700000
   18730:	strvs	pc, [r0], #1103	; 0x44f
   18734:	andcs	r2, r0, r6, lsl #6
   18738:	smlatbgt	r8, r4, fp, pc	; <UNPREDICTABLE>
   1873c:	cmple	r4, r0, lsl #18
   18740:			; <UNDEFINED> instruction: 0xf808fb04
   18744:	mvnsle	r3, r1, lsl #22
   18748:	andcs	lr, r1, #49020928	; 0x2ec0000
   1874c:	andcs	lr, r1, #228, 14	; 0x3900000
   18750:	orrvs	pc, r0, #1325400064	; 0x4f000000
   18754:	andne	pc, r8, r3, lsr #23
   18758:	svclt	0x00181e01
   1875c:	bllt	1c20b68 <__assert_fail@plt+0x1c1d330>
   18760:			; <UNDEFINED> instruction: 0xf808fb03
   18764:	andne	pc, r8, r3, lsr #23
   18768:	svclt	0x00181e01
   1876c:	bllt	c20b78 <__assert_fail@plt+0xc1d340>
   18770:			; <UNDEFINED> instruction: 0xf808fb03
   18774:	andne	pc, r8, r3, lsr #23
   18778:			; <UNDEFINED> instruction: 0xf808fb03
   1877c:	svclt	0x00181e01
   18780:	stmiblt	r0!, {r0, r8, sp}^
   18784:	strb	r4, [r7, sp, lsl #6]
   18788:	mulcs	r2, r9, r8
   1878c:	orrvs	pc, r0, #1325400064	; 0x4f000000
   18790:	svclt	0x00142a42
   18794:	andcs	r2, r3, #268435456	; 0x10000000
   18798:	ldrmi	lr, [ip], -r9, ror #13
   1879c:			; <UNDEFINED> instruction: 0xf1b8e7b6
   187a0:	blle	feb1c3a8 <__assert_fail@plt+0xfeb18b70>
   187a4:	stmdaeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   187a8:	b	1812688 <__assert_fail@plt+0x180ee50>
   187ac:			; <UNDEFINED> instruction: 0xd1a65398
   187b0:	stmcs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   187b4:			; <UNDEFINED> instruction: 0x461ce7b0
   187b8:			; <UNDEFINED> instruction: 0x461ce778
   187bc:			; <UNDEFINED> instruction: 0xf04fe7ba
   187c0:			; <UNDEFINED> instruction: 0xe7df38ff
   187c4:	vst1.8	{d18-d21}, [pc], r2
   187c8:			; <UNDEFINED> instruction: 0xe6d0737a
   187cc:	ldcl	7, cr15, [lr, #-936]!	; 0xfffffc58
   187d0:	subscs	r4, r4, #17408	; 0x4400
   187d4:	ldmdami	r2, {r0, r4, r8, fp, lr}
   187d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   187dc:			; <UNDEFINED> instruction: 0xf7eb4478
   187e0:	strcs	lr, [r1], #-2092	; 0xfffff7d4
   187e4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   187e8:	andcs	lr, r1, r9, ror r7
   187ec:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   187f0:	strcs	lr, [r1], #-1960	; 0xfffff858
   187f4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   187f8:	strcs	lr, [r1], #-1858	; 0xfffff8be
   187fc:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18800:	andcs	lr, r1, lr, asr #14
   18804:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18808:	svclt	0x0000e759
   1880c:	andeq	r6, r2, r6, lsr #16
   18810:			; <UNDEFINED> instruction: 0x000002b4
   18814:	andeq	r6, r2, sl, lsr #15
   18818:	andeq	r4, r1, ip, asr #7
   1881c:	muleq	r1, r6, r3
   18820:	andeq	r4, r1, r0, lsr #7
   18824:	svcmi	0x00f0e92d
   18828:			; <UNDEFINED> instruction: 0xf8df4691
   1882c:			; <UNDEFINED> instruction: 0x469b26f0
   18830:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   18834:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   18838:	svceq	0x0024f1b9
   1883c:	ldmpl	r3, {r1, r4, r8, r9, sl, fp, ip, pc}^
   18840:	movwls	r6, #30747	; 0x781b
   18844:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18848:	cmphi	sp, #0, 4	; <UNPREDICTABLE>
   1884c:	strmi	r4, [ip], -r6, lsl #12
   18850:	suble	r2, r2, r0, lsl #18
   18854:	cdp	7, 8, cr15, cr2, cr10, {7}
   18858:	andvs	r2, r3, r0, lsl #6
   1885c:			; <UNDEFINED> instruction: 0xf7ea4680
   18860:	ldmdavc	r3!, {r6, r9, sl, fp, sp, lr, pc}
   18864:	stmdavs	r0, {r0, r4, r5, r9, sl, lr}
   18868:			; <UNDEFINED> instruction: 0xf811e001
   1886c:			; <UNDEFINED> instruction: 0xf8303f01
   18870:			; <UNDEFINED> instruction: 0xf4155013
   18874:	mvnsle	r5, r0, lsl #10
   18878:	eorle	r2, ip, sp, lsr #22
   1887c:	strtmi	r4, [fp], -sl, asr #12
   18880:	ldrtmi	r4, [r0], -r1, lsr #12
   18884:	stcl	7, cr15, [r4], #936	; 0x3a8
   18888:	adcsmi	r6, r3, #2293760	; 0x230000
   1888c:	strmi	r9, [r1], r3, lsl #6
   18890:	andsle	r4, sp, sl, lsl #13
   18894:	ldrdpl	pc, [r0], -r8
   18898:			; <UNDEFINED> instruction: 0xb127b9b5
   1889c:	ldmdavc	lr, {r0, r1, r8, r9, fp, ip, pc}
   188a0:			; <UNDEFINED> instruction: 0xf0402e00
   188a4:	stmib	fp, {r0, r1, r3, r6, r7, pc}^
   188a8:			; <UNDEFINED> instruction: 0xf8df9a00
   188ac:			; <UNDEFINED> instruction: 0xf8df2678
   188b0:	ldrbtmi	r3, [sl], #-1648	; 0xfffff990
   188b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   188b8:	subsmi	r9, sl, r7, lsl #22
   188bc:	msrhi	CPSR_fs, #64	; 0x40
   188c0:	andlt	r4, r9, r8, lsr #12
   188c4:	svchi	0x00f0e8bd
   188c8:	tstle	r4, r2, lsr #26
   188cc:	strb	r2, [r4, r1, lsl #10]!
   188d0:	ldmdavc	r6!, {r0, r1, r2, r3, r8, ip, sp, pc}
   188d4:	strcs	fp, [r4, #-2334]	; 0xfffff6e2
   188d8:	stcge	7, cr14, [r6], {231}	; 0xe7
   188dc:			; <UNDEFINED> instruction: 0x4631e7ba
   188e0:			; <UNDEFINED> instruction: 0xf7ea4638
   188e4:			; <UNDEFINED> instruction: 0xf04fee22
   188e8:			; <UNDEFINED> instruction: 0xf04f0901
   188ec:	stmdacs	r0, {r9, fp}
   188f0:			; <UNDEFINED> instruction: 0xf1a6d0f1
   188f4:			; <UNDEFINED> instruction: 0xf1b80845
   188f8:	ldmdale	r9, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
   188fc:			; <UNDEFINED> instruction: 0xf008e8df
   18900:	ldmdane	r8, {r3, r4, r6, fp, ip}^
   18904:	ldmdane	r8, {r3, r4, fp, ip}^
   18908:	ldmdapl	r8, {r3, r4, r6, fp, ip}
   1890c:	ldmdapl	r8, {r3, r4, fp, ip}
   18910:	ldmdane	r8, {r3, r4, fp, ip}
   18914:	ldmdane	r8, {r3, r4, r6, fp, ip, lr}
   18918:	ldmdane	r8, {r3, r4, fp, ip}
   1891c:	ldmdane	r8, {r3, r4, fp, ip}
   18920:	ldmdane	r8, {r3, r4, fp, ip}^
   18924:	ldmdane	r8, {r3, r4, fp, ip}^
   18928:	ldmdane	r8, {r3, r4, r6, fp, ip}
   1892c:	ldmdapl	r8, {r3, r4, fp, ip}
   18930:	stceq	0, cr15, [r1], {79}	; 0x4f
   18934:	addvs	pc, r0, #1325400064	; 0x4f000000
   18938:	cdpcs	14, 3, cr3, cr5, cr2, {2}
   1893c:	addhi	pc, r5, r0, lsl #4
   18940:			; <UNDEFINED> instruction: 0xf016e8df
   18944:	addeq	r0, r3, pc, asr #4
   18948:	subseq	r0, ip, #131	; 0x83
   1894c:	subeq	r0, sl, #131	; 0x83
   18950:	addeq	r0, r3, r3, lsl #1
   18954:	subeq	r0, r5, #131	; 0x83
   18958:	subeq	r0, r0, #131	; 0x83
   1895c:	addeq	r0, r3, r3, lsl #1
   18960:	addeq	r0, r3, r2, ror #4
   18964:	addeq	r0, r3, r3, lsl #1
   18968:	addeq	r0, r3, lr, lsr r2
   1896c:	addeq	r0, r3, r3, lsl #1
   18970:	rsbeq	r0, r0, #131	; 0x83
   18974:	addeq	r0, r3, lr, asr r2
   18978:	addeq	r0, r3, r3, lsl #1
   1897c:	addeq	r0, r3, r3, lsl #1
   18980:	addeq	r0, r3, r3, lsl #1
   18984:	tsteq	r3, sl, lsl #1
   18988:	addeq	r0, r3, r3, lsl #1
   1898c:	subeq	r0, sl, #131	; 0x83
   18990:	addeq	r0, r3, r3, lsl #1
   18994:	subeq	r0, r5, #131	; 0x83
   18998:	subeq	r0, r0, #131	; 0x83
   1899c:	addeq	r0, r3, r3, lsl #1
   189a0:	addeq	r0, r3, r3, lsl #1
   189a4:	addeq	r0, r3, r3, lsl #1
   189a8:	addeq	r0, r3, lr, lsr r2
   189ac:	andseq	r0, pc, #131	; 0x83
   189b0:	teqcs	r0, r8, lsr r6
   189b4:	ldc	7, cr15, [r8, #936]!	; 0x3a8
   189b8:	adcsle	r2, r9, r0, lsl #16
   189bc:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}^
   189c0:			; <UNDEFINED> instruction: 0xf0002b44
   189c4:	blcs	1a792e0 <__assert_fail@plt+0x1a75aa8>
   189c8:	mvnhi	pc, r0
   189cc:			; <UNDEFINED> instruction: 0xf0002b42
   189d0:			; <UNDEFINED> instruction: 0xf1b8823f
   189d4:	ldmdale	r8!, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
   189d8:			; <UNDEFINED> instruction: 0xf018e8df
   189dc:	eorseq	r0, r7, r9, lsl r1
   189e0:	ldrsbteq	r0, [r7], -r3
   189e4:	eorseq	r0, r7, r7, lsr r0
   189e8:	eorseq	r0, r7, sp, lsr #1
   189ec:	eorseq	r0, r7, ip, ror r0
   189f0:	rsbeq	r0, r4, r7, lsr r0
   189f4:	eorseq	r0, r7, r7, lsr r0
   189f8:	rsbseq	r0, r0, r7, lsr r0
   189fc:	eorseq	r0, r7, r7, lsr r0
   18a00:	eorseq	r0, r7, r7, lsr r0
   18a04:	subeq	r0, ip, r8, asr r0
   18a08:	eorseq	r0, r7, r7, lsr r0
   18a0c:	eorseq	r0, r7, r7, lsr r0
   18a10:	eorseq	r0, r7, r7, lsr r0
   18a14:	eorseq	r0, ip, r7, lsr r0
   18a18:	eorseq	r0, r7, r5, lsr #2
   18a1c:	eorseq	r0, r7, r7, lsr r0
   18a20:	ldrsbteq	r0, [r7], -r3
   18a24:	eorseq	r0, r7, r7, lsr r0
   18a28:	eorseq	r0, r7, sp, lsr #1
   18a2c:	eorseq	r0, r7, ip, ror r0
   18a30:	eorseq	r0, r7, r7, lsr r0
   18a34:	eorseq	r0, r7, r7, lsr r0
   18a38:	rsbseq	r0, r0, r7, lsr r0
   18a3c:			; <UNDEFINED> instruction: 0x46384631
   18a40:	ldcl	7, cr15, [r2, #-936]!	; 0xfffffc58
   18a44:			; <UNDEFINED> instruction: 0xf47f2800
   18a48:			; <UNDEFINED> instruction: 0xf045af54
   18a4c:	stmib	fp, {r1, r8, sl}^
   18a50:	str	r9, [sl, -r0, lsl #20]!
   18a54:	stceq	0, cr15, [r1], {79}	; 0x4f
   18a58:	bicspl	lr, sl, #323584	; 0x4f000
   18a5c:			; <UNDEFINED> instruction: 0xf0402b00
   18a60:	b	13f90cc <__assert_fail@plt+0x13f5894>
   18a64:	b	13e1794 <__assert_fail@plt+0x13ddf5c>
   18a68:	b	10e1394 <__assert_fail@plt+0x10ddb5c>
   18a6c:			; <UNDEFINED> instruction: 0x469153d9
   18a70:			; <UNDEFINED> instruction: 0xe07a469a
   18a74:	addvs	pc, r0, #1325400064	; 0x4f000000
   18a78:			; <UNDEFINED> instruction: 0xf04f2300
   18a7c:			; <UNDEFINED> instruction: 0xf04f0c01
   18a80:			; <UNDEFINED> instruction: 0xf04f0e07
   18a84:	strls	r0, [r0, #-2048]	; 0xfffff800
   18a88:	tst	lr, r4, lsl #8
   18a8c:	addvs	pc, r0, #1325400064	; 0x4f000000
   18a90:			; <UNDEFINED> instruction: 0xf04f2300
   18a94:			; <UNDEFINED> instruction: 0xf04f0c01
   18a98:			; <UNDEFINED> instruction: 0xf04f0e08
   18a9c:	strls	r0, [r0, #-2048]	; 0xfffff800
   18aa0:			; <UNDEFINED> instruction: 0xe1249404
   18aa4:	addvs	pc, r0, #1325400064	; 0x4f000000
   18aa8:			; <UNDEFINED> instruction: 0xf04f2300
   18aac:			; <UNDEFINED> instruction: 0xf04f0c01
   18ab0:			; <UNDEFINED> instruction: 0xf04f0e05
   18ab4:	strls	r0, [r0, #-2048]	; 0xfffff800
   18ab8:	cmp	ip, r4, lsl #8
   18abc:	addvs	pc, r0, #1325400064	; 0x4f000000
   18ac0:			; <UNDEFINED> instruction: 0xf04f2300
   18ac4:			; <UNDEFINED> instruction: 0xf04f0c01
   18ac8:			; <UNDEFINED> instruction: 0xf04f0e04
   18acc:	strls	r0, [r0, #-2048]	; 0xfffff800
   18ad0:			; <UNDEFINED> instruction: 0xe12e9404
   18ad4:	stceq	0, cr15, [r1], {79}	; 0x4f
   18ad8:	addvs	pc, r0, #1325400064	; 0x4f000000
   18adc:	stmib	sp, {r8, r9, sp}^
   18ae0:	strcs	r2, [r0], -r0, lsl #6
   18ae4:			; <UNDEFINED> instruction: 0xf1ba2700
   18ae8:			; <UNDEFINED> instruction: 0xf0400f00
   18aec:	b	15b9130 <__assert_fail@plt+0x15b58f8>
   18af0:			; <UNDEFINED> instruction: 0xf0400307
   18af4:	ldmib	sp, {r0, r1, r2, r3, r6, r8, pc}^
   18af8:	stmib	sp, {r9, ip}^
   18afc:	blx	272716 <__assert_fail@plt+0x26eede>
   18b00:	blx	fea98312 <__assert_fail@plt+0xfea94ada>
   18b04:	blx	72712 <__assert_fail@plt+0x6eeda>
   18b08:	ldrtmi	lr, [lr], #3594	; 0xe0a
   18b0c:			; <UNDEFINED> instruction: 0xf1be4677
   18b10:			; <UNDEFINED> instruction: 0xf0400f00
   18b14:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, r8, pc}^
   18b18:	tstmi	r3, #4, 6	; 0x10000000
   18b1c:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
   18b20:	ldrdeq	lr, [r0, -sp]
   18b24:	blx	1aa35a <__assert_fail@plt+0x1a6b22>
   18b28:	blx	fe9d573e <__assert_fail@plt+0xfe9d1f06>
   18b2c:	blx	3f336 <__assert_fail@plt+0x3bafe>
   18b30:	ldrmi	r3, [sl], #775	; 0x307
   18b34:			; <UNDEFINED> instruction: 0xf04fe019
   18b38:			; <UNDEFINED> instruction: 0xf44f0c01
   18b3c:	movwcs	r6, #640	; 0x280
   18b40:	movwcs	lr, #2509	; 0x9cd
   18b44:	strcs	r2, [r0, -r0, lsl #12]
   18b48:	svceq	0x0000f1ba
   18b4c:	orrhi	pc, r5, r0, asr #32
   18b50:	movweq	lr, #31318	; 0x7a56
   18b54:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   18b58:	ldrdeq	lr, [r0, -sp]
   18b5c:	vqrdmulh.s<illegal width 8>	d15, d1, d9
   18b60:	movwcc	pc, #43776	; 0xab00	; <UNPREDICTABLE>
   18b64:	bls	57a10 <__assert_fail@plt+0x541d8>
   18b68:	bls	e9dd8 <__assert_fail@plt+0xe65a0>
   18b6c:	strbtmi	r4, [r3], #-1555	; 0xfffff9ed
   18b70:			; <UNDEFINED> instruction: 0xf8126023
   18b74:	blcs	24bac <__assert_fail@plt+0x21374>
   18b78:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
   18b7c:	streq	pc, [r2, #-69]	; 0xffffffbb
   18b80:			; <UNDEFINED> instruction: 0xf04fe691
   18b84:			; <UNDEFINED> instruction: 0xf44f0c01
   18b88:	movwcs	r6, #640	; 0x280
   18b8c:	movwcs	lr, #2509	; 0x9cd
   18b90:	strcs	r2, [r0, -r0, lsl #12]
   18b94:	svceq	0x0000f1ba
   18b98:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
   18b9c:	movweq	lr, #31318	; 0x7a56
   18ba0:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
   18ba4:	andne	lr, r0, #3620864	; 0x374000
   18ba8:	strvs	lr, [r4, -sp, asr #19]
   18bac:	vseleq.f64	d15, d2, d9
   18bb0:	strvs	pc, [r1, -r9, lsr #23]
   18bb4:	vmla.f64	d15, d10, d1
   18bb8:			; <UNDEFINED> instruction: 0x467744be
   18bbc:	svceq	0x0000f1be
   18bc0:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
   18bc4:	movwcs	lr, #18909	; 0x49dd
   18bc8:	tsteq	r3, r2, asr sl
   18bcc:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   18bd0:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   18bd4:	vseleq.f64	d15, d9, d6
   18bd8:	vmla.f64	d15, d7, d8
   18bdc:	strvs	pc, [r8, -r6, lsr #23]
   18be0:			; <UNDEFINED> instruction: 0x467744be
   18be4:	svceq	0x0000f1be
   18be8:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
   18bec:	movwcs	lr, #18909	; 0x49dd
   18bf0:			; <UNDEFINED> instruction: 0xf0404313
   18bf4:	ldmib	sp, {r1, r7, r8, pc}^
   18bf8:	movwcs	r8, #2304	; 0x900
   18bfc:			; <UNDEFINED> instruction: 0xf109fb06
   18c00:	tstne	r7, r8, lsl #22	; <UNPREDICTABLE>
   18c04:	bls	257aa4 <__assert_fail@plt+0x25426c>
   18c08:	tstmi	sp, #-1979711488	; 0x8a000000
   18c0c:	vst1.32	{d30}, [pc :128]!
   18c10:	movwcs	r6, #640	; 0x280
   18c14:	stceq	0, cr15, [r1], {79}	; 0x4f
   18c18:	cdpeq	0, 0, cr15, cr6, cr15, {2}
   18c1c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18c20:	strls	r9, [r4], #-1280	; 0xfffffb00
   18c24:			; <UNDEFINED> instruction: 0xf04fe01f
   18c28:	ldr	r0, [lr, r1, lsl #24]
   18c2c:	strvs	pc, [r2, -r9, lsr #23]
   18c30:	ldrtmi	r2, [ip], -r0, lsl #10
   18c34:	strmi	pc, [r2, #-3050]	; 0xfffff416
   18c38:	andcs	fp, r1, sp, lsl #2
   18c3c:	movwmi	r2, #4352	; 0x1100
   18c40:	blx	288876 <__assert_fail@plt+0x28503e>
   18c44:			; <UNDEFINED> instruction: 0xf04ff103
   18c48:	blx	a744e <__assert_fail@plt+0xa3c16>
   18c4c:			; <UNDEFINED> instruction: 0xf04f110a
   18c50:	svclt	0x000a3aff
   18c54:	bls	d7b00 <__assert_fail@plt+0xd42c8>
   18c58:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18c5c:			; <UNDEFINED> instruction: 0xf1be448a
   18c60:			; <UNDEFINED> instruction: 0xf0000e01
   18c64:	mulcs	r0, sp, r0
   18c68:			; <UNDEFINED> instruction: 0xf1ba2100
   18c6c:	rscle	r0, r6, r0, lsl #30
   18c70:	blx	fea92bea <__assert_fail@plt+0xfea8f3b2>
   18c74:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
   18c78:	blx	ffaaa572 <__assert_fail@plt+0xffaa6d3a>
   18c7c:	tstlt	sp, r2, lsl #10
   18c80:	tstcs	r0, r1
   18c84:	svclt	0x000b4301
   18c88:			; <UNDEFINED> instruction: 0xf103fb09
   18c8c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18c90:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
   18c94:	bcc	14dd8 <__assert_fail@plt+0x115a0>
   18c98:	blx	fea888ca <__assert_fail@plt+0xfea85092>
   18c9c:			; <UNDEFINED> instruction: 0xf04f9a02
   18ca0:	strmi	r0, [sl], #2049	; 0x801
   18ca4:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
   18ca8:	andcs	sp, r0, sl, ror r0
   18cac:			; <UNDEFINED> instruction: 0xf1ba2100
   18cb0:	rscle	r0, r7, r0, lsl #30
   18cb4:	blx	fea92c32 <__assert_fail@plt+0xfea8f3fa>
   18cb8:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
   18cbc:	blx	ffaaa5b6 <__assert_fail@plt+0xffaa6d7e>
   18cc0:	tstlt	sp, r2, lsl #10
   18cc4:	tstcs	r0, r1
   18cc8:	svclt	0x000b4301
   18ccc:			; <UNDEFINED> instruction: 0xf103fb09
   18cd0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18cd4:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
   18cd8:	bcc	14e1c <__assert_fail@plt+0x115e4>
   18cdc:	blx	fea8890e <__assert_fail@plt+0xfea850d6>
   18ce0:			; <UNDEFINED> instruction: 0xf04f9a02
   18ce4:	strmi	r0, [sl], #2049	; 0x801
   18ce8:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
   18cec:	andcs	sp, r0, r8, asr r0
   18cf0:			; <UNDEFINED> instruction: 0xf1ba2100
   18cf4:	rscle	r0, r7, r0, lsl #30
   18cf8:	blx	fea92c76 <__assert_fail@plt+0xfea8f43e>
   18cfc:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
   18d00:	blx	ffaaa5fa <__assert_fail@plt+0xffaa6dc2>
   18d04:	tstlt	sp, r2, lsl #10
   18d08:	tstcs	r0, r1
   18d0c:	svclt	0x000b4301
   18d10:			; <UNDEFINED> instruction: 0xf103fb09
   18d14:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18d18:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
   18d1c:	bcc	14e60 <__assert_fail@plt+0x11628>
   18d20:	blx	fea88952 <__assert_fail@plt+0xfea8511a>
   18d24:			; <UNDEFINED> instruction: 0xf04f9a02
   18d28:	strmi	r0, [sl], #2049	; 0x801
   18d2c:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
   18d30:	andcs	sp, r0, r6, lsr r0
   18d34:			; <UNDEFINED> instruction: 0xf1ba2100
   18d38:	rscle	r0, r7, r0, lsl #30
   18d3c:	blx	fea92cba <__assert_fail@plt+0xfea8f482>
   18d40:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
   18d44:	blx	ffaaa63e <__assert_fail@plt+0xffaa6e06>
   18d48:	tstlt	sp, r2, lsl #10
   18d4c:	tstcs	r0, r1
   18d50:	svclt	0x000b4301
   18d54:			; <UNDEFINED> instruction: 0xf103fb09
   18d58:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18d5c:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
   18d60:	bcc	14ea4 <__assert_fail@plt+0x1166c>
   18d64:	blx	fea88996 <__assert_fail@plt+0xfea8515e>
   18d68:			; <UNDEFINED> instruction: 0xf04f9a02
   18d6c:	strmi	r0, [sl], #2049	; 0x801
   18d70:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
   18d74:	andcs	sp, r0, r4, lsl r0
   18d78:			; <UNDEFINED> instruction: 0xf1ba2100
   18d7c:	rscle	r0, r7, r0, lsl #30
   18d80:	b	1412cfc <__assert_fail@plt+0x140f4c4>
   18d84:	bl	675cf4 <__assert_fail@plt+0x6724bc>
   18d88:	bl	129b1b4 <__assert_fail@plt+0x129797c>
   18d8c:	blcs	1b5bc <__assert_fail@plt+0x17d84>
   18d90:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   18d94:			; <UNDEFINED> instruction: 0xf04f2501
   18d98:			; <UNDEFINED> instruction: 0xf04f39ff
   18d9c:			; <UNDEFINED> instruction: 0xe6e43aff
   18da0:	stcls	13, cr9, [r4], {-0}
   18da4:	streq	lr, [r8, #-2629]	; 0xfffff5bb
   18da8:	blls	11292c <__assert_fail@plt+0x10f0f4>
   18dac:	addvs	pc, r0, #1325400064	; 0x4f000000
   18db0:	blcs	10b7024 <__assert_fail@plt+0x10b37ec>
   18db4:			; <UNDEFINED> instruction: 0xf04fbf14
   18db8:			; <UNDEFINED> instruction: 0xf04f0c01
   18dbc:	ldr	r0, [fp, #3075]!	; 0xc03
   18dc0:	pkhtb	r1, r0, r3, asr #15
   18dc4:			; <UNDEFINED> instruction: 0x461017d1
   18dc8:	smlabteq	r0, sp, r9, lr
   18dcc:	ldrbne	lr, [r1, r9, lsl #13]
   18dd0:	stmib	sp, {r4, r9, sl, lr}^
   18dd4:	ldrt	r0, [r5], r0, lsl #2
   18dd8:			; <UNDEFINED> instruction: 0x461017d1
   18ddc:	smlabteq	r0, sp, r9, lr
   18de0:	b	1412940 <__assert_fail@plt+0x140f108>
   18de4:	blcs	2dc54 <__assert_fail@plt+0x2a41c>
   18de8:	b	140d310 <__assert_fail@plt+0x1409ad8>
   18dec:	b	13e1c1c <__assert_fail@plt+0x13de3e4>
   18df0:	b	10e181c <__assert_fail@plt+0x10ddfe4>
   18df4:			; <UNDEFINED> instruction: 0x46915399
   18df8:	ssat	r4, #23, sl, lsl #13
   18dfc:			; <UNDEFINED> instruction: 0xe70b17d3
   18e00:			; <UNDEFINED> instruction: 0xe63c17d3
   18e04:			; <UNDEFINED> instruction: 0xe64617d3
   18e08:			; <UNDEFINED> instruction: 0xe65017d3
   18e0c:	blx	fea7fa16 <__assert_fail@plt+0xfea7c1de>
   18e10:	movwcs	r0, #259	; 0x103
   18e14:	blls	3da30 <__assert_fail@plt+0x3a1f8>
   18e18:	ldmib	sp, {r2, r8, ip, pc}^
   18e1c:	blx	ffa99236 <__assert_fail@plt+0xffa959fe>
   18e20:	stmdbcs	r0, {r0, r1, r8}
   18e24:	mcrge	4, 3, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   18e28:	strcs	r2, [r0, -r1, lsl #12]
   18e2c:	blls	527b0 <__assert_fail@plt+0x4ef78>
   18e30:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
   18e34:	movwls	r2, #21248	; 0x5300
   18e38:	tstls	r4, r0, lsl #22
   18e3c:	ldrdeq	lr, [r4, -sp]
   18e40:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
   18e44:			; <UNDEFINED> instruction: 0xf43f2900
   18e48:	strcs	sl, [r1], -r9, lsr #29
   18e4c:	strt	r2, [r5], r0, lsl #14
   18e50:	stceq	0, cr15, [r2], {79}	; 0x4f
   18e54:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   18e58:	blls	52418 <__assert_fail@plt+0x4ebe0>
   18e5c:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
   18e60:	movwls	r2, #21248	; 0x5300
   18e64:	tstls	r4, r0, lsl #22
   18e68:	ldrdeq	lr, [r4, -sp]
   18e6c:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
   18e70:			; <UNDEFINED> instruction: 0xf43f2900
   18e74:	strcs	sl, [r1], -sp, ror #28
   18e78:	strbt	r2, [r9], -r0, lsl #14
   18e7c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18e80:	bcc	14fc4 <__assert_fail@plt+0x1178c>
   18e84:	ldrbt	r2, [r0], -r1, lsl #10
   18e88:			; <UNDEFINED> instruction: 0xf04f2301
   18e8c:			; <UNDEFINED> instruction: 0xf04f39ff
   18e90:			; <UNDEFINED> instruction: 0xe6ba3aff
   18e94:			; <UNDEFINED> instruction: 0xf04f9b00
   18e98:	blx	fe99b2a2 <__assert_fail@plt+0xfe997a6a>
   18e9c:	strmi	r0, [r8], -r3, lsl #2
   18ea0:	blx	ffbaa7ce <__assert_fail@plt+0xffba6f96>
   18ea4:	stmdbcs	r0, {r0, r1, r8}
   18ea8:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {1}
   18eac:	movwcs	r2, #513	; 0x201
   18eb0:	movwcs	lr, #18893	; 0x49cd
   18eb4:	blls	52778 <__assert_fail@plt+0x4ef40>
   18eb8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18ebc:	smlatbeq	r3, r6, fp, pc	; <UNPREDICTABLE>
   18ec0:	strbmi	r4, [r9], -r8, lsl #12
   18ec4:	smlatteq	r3, lr, fp, pc	; <UNPREDICTABLE>
   18ec8:			; <UNDEFINED> instruction: 0xf43f2900
   18ecc:	andcs	sl, r1, #1968	; 0x7b0
   18ed0:	stmib	sp, {r8, r9, sp}^
   18ed4:	ldrbt	r2, [r5], -r4, lsl #6
   18ed8:			; <UNDEFINED> instruction: 0xf04f9b00
   18edc:	blx	fe99b2e6 <__assert_fail@plt+0xfe997aae>
   18ee0:	strmi	r0, [r8], -r3, lsl #2
   18ee4:	blx	ffbaa812 <__assert_fail@plt+0xffba6fda>
   18ee8:	stmdbcs	r0, {r0, r1, r8}
   18eec:	mrcge	4, 3, APSR_nzcv, cr14, cr15, {1}
   18ef0:	movwcs	r2, #513	; 0x201
   18ef4:	movwcs	lr, #18893	; 0x49cd
   18ef8:			; <UNDEFINED> instruction: 0xf04fe678
   18efc:			; <UNDEFINED> instruction: 0xf04f39ff
   18f00:	movwcs	r3, #6911	; 0x1aff
   18f04:	blmi	252910 <__assert_fail@plt+0x24f0d8>
   18f08:	stmdbmi	r8, {r2, r4, r6, r9, sp}
   18f0c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   18f10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18f14:	ldc	7, cr15, [r0], {234}	; 0xea
   18f18:	ldmib	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18f1c:	andeq	r6, r2, sl, asr r4
   18f20:			; <UNDEFINED> instruction: 0x000002b4
   18f24:	ldrdeq	r6, [r2], -lr
   18f28:	andeq	r3, r1, r2, lsr #25
   18f2c:	andeq	r3, r1, r0, ror #24
   18f30:	andeq	r3, r1, sl, ror #24
   18f34:	bmi	6eb3a4 <__assert_fail@plt+0x6e7b6c>
   18f38:	blmi	6ea124 <__assert_fail@plt+0x6e68ec>
   18f3c:	addlt	fp, r5, r0, lsr r5
   18f40:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   18f44:	strcs	r4, [r0], #-2073	; 0xfffff7e7
   18f48:	andls	r6, r3, #1179648	; 0x120000
   18f4c:	andeq	pc, r0, #79	; 0x4f
   18f50:	strls	r9, [r2], #-1025	; 0xfffffbff
   18f54:	ldmdapl	sp, {r1, r8, fp, sp, pc}
   18f58:	stmdage	r1, {r1, r3, r9, sp}
   18f5c:			; <UNDEFINED> instruction: 0xf7ea682b
   18f60:	mcrne	8, 0, lr, cr3, cr10, {6}
   18f64:	stmdals	r1, {r2, r3, r8, sl, fp, ip, lr, pc}
   18f68:	fstmiaxpl	r2, {d19-d18}	;@ Deprecated
   18f6c:	svclt	0x00042a0a
   18f70:	stmdals	r1, {r2, r6, r7, sl, ip, lr}
   18f74:	bl	fe156f24 <__assert_fail@plt+0xfe1536ec>
   18f78:	svclt	0x00d42800
   18f7c:	strcs	r2, [r1], #-1024	; 0xfffffc00
   18f80:			; <UNDEFINED> instruction: 0xf7ea9801
   18f84:	bmi	2d3424 <__assert_fail@plt+0x2cfbec>
   18f88:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   18f8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18f90:	subsmi	r9, sl, r3, lsl #22
   18f94:	strtmi	sp, [r0], -r2, lsl #2
   18f98:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   18f9c:	ldmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18fa0:	andeq	r5, r2, r8, asr sp
   18fa4:			; <UNDEFINED> instruction: 0x000002b4
   18fa8:	andeq	r5, r2, lr, asr #26
   18fac:	andeq	r0, r0, ip, lsl #6
   18fb0:	andeq	r5, r2, r6, lsl #26
   18fb4:	ble	22fbc <__assert_fail@plt+0x1f784>
   18fb8:	strlt	r4, [r8, #-1904]	; 0xfffff890
   18fbc:	ldc	7, cr15, [r2], {234}	; 0xea
   18fc0:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
   18fc4:	subcs	r4, r0, #4, 22	; 0x1000
   18fc8:	stmdami	r5, {r2, r8, fp, lr}
   18fcc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   18fd0:			; <UNDEFINED> instruction: 0xf7ea4478
   18fd4:	svclt	0x0000ec32
   18fd8:	andeq	r3, r1, r4, asr ip
   18fdc:	andeq	r3, r1, lr, ror #23
   18fe0:	strdeq	r3, [r1], -ip
   18fe4:	vst3.8	{d27,d29,d31}, [pc :256], r8
   18fe8:			; <UNDEFINED> instruction: 0x46044292
   18fec:			; <UNDEFINED> instruction: 0xf7ea6800
   18ff0:	vmlane.f32	s28, s11, s21
   18ff4:	stmdavs	r0!, {r0, r2, r8, r9, fp, ip, lr, pc}
   18ff8:			; <UNDEFINED> instruction: 0xffdcf7ff
   18ffc:	eorvs	r2, r5, r0
   19000:			; <UNDEFINED> instruction: 0xf04fbd38
   19004:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   19008:	blmi	1cab9d4 <__assert_fail@plt+0x1ca819c>
   1900c:	push	{r1, r3, r4, r5, r6, sl, lr}
   19010:	strdlt	r4, [r3], r0
   19014:			; <UNDEFINED> instruction: 0x460758d3
   19018:	movwls	r6, #6171	; 0x181b
   1901c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19020:	stmib	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19024:	stmdacs	r0, {r2, r9, sl, lr}
   19028:			; <UNDEFINED> instruction: 0xf7ead054
   1902c:	stmdavs	r3, {r3, r4, r7, r9, fp, sp, lr, pc}
   19030:	blcs	92aa38 <__assert_fail@plt+0x927200>
   19034:	ldrtmi	sp, [r8], -lr, asr #2
   19038:	b	1c56fe8 <__assert_fail@plt+0x1c537b0>
   1903c:	msreq	SPSR_xc, #111	; 0x6f
   19040:	strmi	r9, [r6], -r0, lsl #6
   19044:			; <UNDEFINED> instruction: 0xf0002800
   19048:			; <UNDEFINED> instruction: 0xf5b0809b
   1904c:			; <UNDEFINED> instruction: 0xf0c05f80
   19050:	stclmi	0, cr8, [r1, #-644]!	; 0xfffffd7c
   19054:	ldrbtmi	r4, [sp], #-1592	; 0xfffff9c8
   19058:			; <UNDEFINED> instruction: 0xf7ea4629
   1905c:	stmdacs	r2, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   19060:	subsle	r4, r4, r4, lsl #12
   19064:	cmple	r1, r0, lsl #16
   19068:	stmdavc	fp!, {r0, r2, r3, r4, r5, r9, sl, lr}
   1906c:			; <UNDEFINED> instruction: 0xf0002b2f
   19070:	ldrtmi	r8, [lr], #-165	; 0xffffff5b
   19074:	vqsub.s8	d4, d16, d21
   19078:	blne	1cf92dc <__assert_fail@plt+0x1cf5aa4>
   1907c:	svcpl	0x0080f5b3
   19080:			; <UNDEFINED> instruction: 0xf8dfdb5d
   19084:			; <UNDEFINED> instruction: 0x272f9158
   19088:			; <UNDEFINED> instruction: 0xe01544f9
   1908c:	andcs	r1, r0, #68608	; 0x10c00
   19090:	svcpl	0x0080f5b3
   19094:	ble	19f50a4 <__assert_fail@plt+0x19f186c>
   19098:	strbtmi	r4, [r8], -r9, lsr #12
   1909c:			; <UNDEFINED> instruction: 0xffa2f7ff
   190a0:	bllt	1435144 <__assert_fail@plt+0x143190c>
   190a4:	strbmi	r3, [r9], -r1, lsl #8
   190a8:			; <UNDEFINED> instruction: 0xf7ea4620
   190ac:	stmdane	r5!, {r6, r7, r8, r9, fp, sp, lr, pc}
   190b0:			; <UNDEFINED> instruction: 0xf5b31b73
   190b4:	blle	10b0ebc <__assert_fail@plt+0x10ad684>
   190b8:	addpl	pc, r0, #1325400064	; 0x4f000000
   190bc:	strtmi	r2, [r8], -pc, lsr #2
   190c0:	b	11d7070 <__assert_fail@plt+0x11d3838>
   190c4:	stmdacs	r0, {r2, r9, sl, lr}
   190c8:			; <UNDEFINED> instruction: 0xf04fd1e0
   190cc:			; <UNDEFINED> instruction: 0x232434ff
   190d0:	andcc	pc, r0, r8, asr #17
   190d4:	blmi	feb9e4 <__assert_fail@plt+0xfe81ac>
   190d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   190dc:	blls	7314c <__assert_fail@plt+0x6f914>
   190e0:	qdaddle	r4, sl, fp
   190e4:	andlt	r4, r3, r0, lsr #12
   190e8:	mvnshi	lr, #12386304	; 0xbd0000
   190ec:	strbtmi	r4, [r8], -r9, lsr #12
   190f0:			; <UNDEFINED> instruction: 0xff78f7ff
   190f4:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, fp, ip}
   190f8:			; <UNDEFINED> instruction: 0xf8d8d0b7
   190fc:			; <UNDEFINED> instruction: 0xf04f5000
   19100:	stmdals	r0, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   19104:			; <UNDEFINED> instruction: 0xff56f7ff
   19108:	andpl	pc, r0, r8, asr #17
   1910c:	cdpne	7, 15, cr14, cr2, cr2, {7}
   19110:	strdcs	r1, [pc, -r8]!
   19114:	b	fe0d70c4 <__assert_fail@plt+0xfe0d388c>
   19118:	tstlt	r0, #4, 12	; 0x400000
   1911c:	ldrtmi	r2, [r9], -r0, lsl #6
   19120:	strbtmi	r7, [r8], -r3
   19124:			; <UNDEFINED> instruction: 0xff5ef7ff
   19128:	eorvc	r2, r3, pc, lsr #6
   1912c:	mvnle	r2, r0, lsl #16
   19130:	strtmi	r3, [r9], -r1, lsl #8
   19134:			; <UNDEFINED> instruction: 0xf7ea4620
   19138:	stmdane	r5!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1913c:	adcmi	lr, lr, #39059456	; 0x2540000
   19140:	strtmi	sp, [r9], -r5, lsl #18
   19144:			; <UNDEFINED> instruction: 0xf7ff4668
   19148:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1914c:	stmdals	r0, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   19150:	b	ffc57100 <__assert_fail@plt+0xffc538c8>
   19154:	stmdacs	r0, {r2, r9, sl, lr}
   19158:	stmdals	r0, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   1915c:			; <UNDEFINED> instruction: 0xff2af7ff
   19160:			; <UNDEFINED> instruction: 0xf04fe7b8
   19164:			; <UNDEFINED> instruction: 0xe7b534ff
   19168:	adcscs	r4, r3, #30720	; 0x7800
   1916c:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
   19170:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   19174:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   19178:	bl	17d7128 <__assert_fail@plt+0x17d38f0>
   1917c:	stmia	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19180:	rsbscs	r4, lr, #27648	; 0x6c00
   19184:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
   19188:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1918c:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   19190:	bl	14d7140 <__assert_fail@plt+0x14d3908>
   19194:	rsbscs	r4, pc, #25600	; 0x6400
   19198:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   1919c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   191a0:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   191a4:	bl	1257154 <__assert_fail@plt+0x125391c>
   191a8:	adccs	r4, r3, #23552	; 0x5c00
   191ac:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
   191b0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   191b4:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   191b8:	bl	fd7168 <__assert_fail@plt+0xfd3930>
   191bc:	adccs	r4, r2, #21504	; 0x5400
   191c0:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
   191c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   191c8:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   191cc:	bl	d5717c <__assert_fail@plt+0xd53944>
   191d0:	andeq	r5, r2, r4, lsl #25
   191d4:			; <UNDEFINED> instruction: 0x000002b4
   191d8:	muleq	r1, r2, r1
   191dc:	andeq	r4, r1, r0, ror #2
   191e0:			; <UNDEFINED> instruction: 0x00025bb8
   191e4:			; <UNDEFINED> instruction: 0x00013ab0
   191e8:	andeq	r3, r1, sl, asr #20
   191ec:	muleq	r1, r6, sl
   191f0:	muleq	r1, r8, sl
   191f4:	andeq	r3, r1, r2, lsr sl
   191f8:	andeq	r3, r1, lr, asr #20
   191fc:	andeq	r3, r1, r4, lsl #21
   19200:	andeq	r3, r1, lr, lsl sl
   19204:	andeq	r3, r1, r2, asr #20
   19208:	andeq	r3, r1, r0, ror sl
   1920c:	andeq	r3, r1, sl, lsl #20
   19210:	andeq	r3, r1, r6, asr #20
   19214:	andeq	r3, r1, ip, asr sl
   19218:	strdeq	r3, [r1], -r6
   1921c:	andeq	r3, r1, r6, lsr #20
   19220:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
   19224:	mrrcmi	0, 8, fp, ip, cr5
   19228:	bmi	1743e54 <__assert_fail@plt+0x174061c>
   1922c:			; <UNDEFINED> instruction: 0xf853447c
   19230:	stmiapl	r2!, {r2, r8, r9, fp, ip}
   19234:	andls	r6, r3, #1179648	; 0x120000
   19238:	andeq	pc, r0, #79	; 0x4f
   1923c:	stmdbcs	r0, {r1, r8, r9, ip, pc}
   19240:	vhadd.s8	<illegal reg q14.5>, q0, q14
   19244:	addsmi	r4, r1, #1610612736	; 0x60000000
   19248:	subsle	r4, r7, r5, lsl #12
   1924c:			; <UNDEFINED> instruction: 0xdc16290b
   19250:			; <UNDEFINED> instruction: 0xdc352900
   19254:	strtmi	r9, [r8], -r2, lsl #22
   19258:			; <UNDEFINED> instruction: 0xf7ea681a
   1925c:	strmi	lr, [r4], -ip, lsl #20
   19260:	blmi	13abba4 <__assert_fail@plt+0x13a836c>
   19264:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19268:	blls	f32d8 <__assert_fail@plt+0xefaa0>
   1926c:			; <UNDEFINED> instruction: 0xf040405a
   19270:			; <UNDEFINED> instruction: 0x46208091
   19274:	pop	{r0, r2, ip, sp, pc}
   19278:	andlt	r4, r3, r0, ror r0
   1927c:			; <UNDEFINED> instruction: 0xf5a14770
   19280:	blcs	2b2088 <__assert_fail@plt+0x2ae850>
   19284:	blcs	2cf624 <__assert_fail@plt+0x2cbdec>
   19288:	andge	sp, r2, #228, 16	; 0xe40000
   1928c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   19290:			; <UNDEFINED> instruction: 0x4710441a
   19294:			; <UNDEFINED> instruction: 0xffffffc1
   19298:	muleq	r0, r3, r0
   1929c:			; <UNDEFINED> instruction: 0xffffffc1
   192a0:			; <UNDEFINED> instruction: 0xffffffc1
   192a4:			; <UNDEFINED> instruction: 0xffffffc1
   192a8:			; <UNDEFINED> instruction: 0xffffffc1
   192ac:			; <UNDEFINED> instruction: 0xffffffc1
   192b0:			; <UNDEFINED> instruction: 0xffffffc1
   192b4:	muleq	r0, r3, r0
   192b8:			; <UNDEFINED> instruction: 0xffffffc1
   192bc:	muleq	r0, r3, r0
   192c0:	blcs	2a0bf4 <__assert_fail@plt+0x29d3bc>
   192c4:	andge	sp, r2, #12976128	; 0xc60000
   192c8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   192cc:			; <UNDEFINED> instruction: 0x4710441a
   192d0:	andeq	r0, r0, r7, asr r0
   192d4:			; <UNDEFINED> instruction: 0xffffff85
   192d8:	andeq	r0, r0, r7, asr r0
   192dc:			; <UNDEFINED> instruction: 0xffffff85
   192e0:			; <UNDEFINED> instruction: 0xffffff85
   192e4:			; <UNDEFINED> instruction: 0xffffff85
   192e8:			; <UNDEFINED> instruction: 0xffffff85
   192ec:			; <UNDEFINED> instruction: 0xffffff85
   192f0:	andeq	r0, r0, r7, asr r0
   192f4:			; <UNDEFINED> instruction: 0xffffff85
   192f8:	andeq	r0, r0, r7, asr r0
   192fc:	ldcne	14, cr4, [ip, #-164]	; 0xffffff5c
   19300:	ldrbtmi	r6, [lr], #-2074	; 0xfffff7e6
   19304:	ldmdavs	r3!, {r1, sl, ip, pc}
   19308:	blle	463f10 <__assert_fail@plt+0x4606d8>
   1930c:			; <UNDEFINED> instruction: 0xf7ea9201
   19310:			; <UNDEFINED> instruction: 0x1e04e9b2
   19314:	movwcs	sp, #6957	; 0x1b2d
   19318:			; <UNDEFINED> instruction: 0xe7a16033
   1931c:			; <UNDEFINED> instruction: 0xf7ea9a0a
   19320:	strmi	lr, [r4], -sl, lsr #19
   19324:			; <UNDEFINED> instruction: 0x4628e79c
   19328:	stmib	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1932c:	ldr	r4, [r7, r4, lsl #12]
   19330:			; <UNDEFINED> instruction: 0xf7ea2100
   19334:	vmlane.f16	s28, s9, s1	; <UNPREDICTABLE>
   19338:	ldmdavs	r3!, {r1, r4, r7, r8, r9, fp, ip, lr, pc}
   1933c:	orrle	r3, pc, r1, lsl #6
   19340:	strtmi	r2, [r0], -r1, lsl #2
   19344:	ldmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19348:	blle	1e0b58 <__assert_fail@plt+0x1dd320>
   1934c:	andeq	pc, r1, #66	; 0x42
   19350:	strtmi	r2, [r0], -r2, lsl #2
   19354:	stmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19358:	orrle	r3, r1, r1
   1935c:	ldm	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19360:	strtmi	r4, [r0], -r5, lsl #12
   19364:			; <UNDEFINED> instruction: 0xf04f682e
   19368:			; <UNDEFINED> instruction: 0xf7ea34ff
   1936c:	eorvs	lr, lr, ip, lsr sl
   19370:			; <UNDEFINED> instruction: 0xf7eae776
   19374:	bls	9374c <__assert_fail@plt+0x8ff14>
   19378:	blcs	5b338c <__assert_fail@plt+0x5afb54>
   1937c:	strtmi	sp, [r8], -fp, asr #3
   19380:			; <UNDEFINED> instruction: 0xf7ea2100
   19384:			; <UNDEFINED> instruction: 0x1e04e978
   19388:			; <UNDEFINED> instruction: 0xf04fbfa4
   1938c:	ldrshtvs	r3, [r3], -pc
   19390:			; <UNDEFINED> instruction: 0xe765dad6
   19394:	svc	0x009af7e9
   19398:	andeq	r5, r2, r4, ror #20
   1939c:			; <UNDEFINED> instruction: 0x000002b4
   193a0:	andeq	r5, r2, ip, lsr #20
   193a4:	andeq	r6, r2, r2, lsl #22
   193a8:			; <UNDEFINED> instruction: 0x4604b510
   193ac:	smlawblt	r8, r2, r0, fp
   193b0:	ldmda	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   193b4:	stmdavs	r3!, {r4, r8, ip, sp, pc}
   193b8:	strle	r0, [r5], #-1499	; 0xfffffa25
   193bc:	andlt	r4, r2, r0, lsr #12
   193c0:			; <UNDEFINED> instruction: 0x4010e8bd
   193c4:	cdplt	7, 14, cr15, cr2, cr9, {7}
   193c8:	andcs	r2, r0, #1073741824	; 0x40000000
   193cc:	strtmi	r2, [r0], -r0, lsl #6
   193d0:			; <UNDEFINED> instruction: 0xf0009100
   193d4:	strtmi	pc, [r0], -r7, lsl #16
   193d8:	pop	{r1, ip, sp, pc}
   193dc:			; <UNDEFINED> instruction: 0xf7e94010
   193e0:	svclt	0x0000bed5
   193e4:	addlt	fp, r4, r0, ror r5
   193e8:	strne	lr, [r1, #-2512]	; 0xfffff630
   193ec:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
   193f0:	andle	r4, r6, sp, lsl #5
   193f4:	strls	r4, [r8], -r0, lsr #12
   193f8:	pop	{r2, ip, sp, pc}
   193fc:			; <UNDEFINED> instruction: 0xf7ea4070
   19400:	ldmib	r0, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
   19404:	addmi	r1, sp, #4, 10	; 0x1000000
   19408:	bvs	118dbe0 <__assert_fail@plt+0x118a3a8>
   1940c:	mvnsle	r2, r0, lsl #26
   19410:	movwcs	lr, #10701	; 0x29cd
   19414:	stmia	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19418:	movwcs	lr, #10717	; 0x29dd
   1941c:			; <UNDEFINED> instruction: 0xf7e99600
   19420:			; <UNDEFINED> instruction: 0x460befbe
   19424:			; <UNDEFINED> instruction: 0x46021c59
   19428:			; <UNDEFINED> instruction: 0xf1b2bf08
   1942c:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
   19430:	strtmi	r6, [r8], -r1, lsr #16
   19434:	tstcs	r4, #196, 18	; 0x310000
   19438:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
   1943c:	andlt	r6, r4, r1, lsr #32
   19440:			; <UNDEFINED> instruction: 0xf04fbd70
   19444:	udf	#41743	; 0xa30f
   19448:	movwcs	lr, #10705	; 0x29d1
   1944c:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
   19450:	addsmi	r4, sp, #8388608	; 0x800000
   19454:	addsmi	fp, r4, #12, 30	; 0x30
   19458:	mrsle	r2, (UNDEF: 8)
   1945c:	strmi	lr, [r0, #-2512]	; 0xfffff630
   19460:	movwcs	lr, #2513	; 0x9d1
   19464:	svclt	0x0006429d
   19468:	mulcs	r1, r4, r2
   1946c:	ldclt	0, cr2, [r0], #-0
   19470:	svclt	0x00004770
   19474:	strmi	fp, [sl], -r8, lsl #10
   19478:	ldmib	r0, {r8, r9, sp}^
   1947c:			; <UNDEFINED> instruction: 0xf00d0102
   19480:	ldrmi	pc, [r0], -r7, lsl #29
   19484:	svclt	0x0000bd08
   19488:	strmi	fp, [sl], -r8, lsl #10
   1948c:	ldmib	r0, {r8, r9, sp}^
   19490:			; <UNDEFINED> instruction: 0xf00d0100
   19494:			; <UNDEFINED> instruction: 0x4610fe7d
   19498:	svclt	0x0000bd08
   1949c:	movwcs	lr, #2513	; 0x9d1
   194a0:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
   194a4:	addsmi	r4, sp, #0, 10
   194a8:	addsmi	fp, r4, #8, 30
   194ac:	svclt	0x000cbc30
   194b0:	andcs	r2, r0, r1
   194b4:	svclt	0x00004770
   194b8:	stmdavs	r9, {r0, r1, fp, sp, lr}
   194bc:			; <UNDEFINED> instruction: 0x232ae9d3
   194c0:	ldrdeq	lr, [sl, -r1]!
   194c4:	svclt	0x0008428b
   194c8:	movwle	r4, #25218	; 0x6282
   194cc:	svclt	0x00084299
   194d0:	svclt	0x00344290
   194d4:	andcs	r2, r0, r1
   194d8:			; <UNDEFINED> instruction: 0xf04f4770
   194dc:			; <UNDEFINED> instruction: 0x477030ff
   194e0:			; <UNDEFINED> instruction: 0x4605b5f8
   194e4:	strmi	r6, [ip], -r3, lsl #21
   194e8:	ldrmi	r6, [r6], -r7, asr #21
   194ec:	stmvs	r0, {r0, r1, r4, r7, r9, lr}
   194f0:			; <UNDEFINED> instruction: 0xf102d20a
   194f4:	adcvs	r0, r9, #40, 2
   194f8:	svcmi	0x0080f1b1
   194fc:	addeq	sp, r9, r7, lsr #4
   19500:	cdp	7, 15, cr15, cr6, cr9, {7}
   19504:	adcvs	fp, r8, r0, lsl r3
   19508:			; <UNDEFINED> instruction: 0xb1244601
   1950c:	blmi	157618 <__assert_fail@plt+0x153de0>
   19510:	stccs	8, cr6, [r0], {164}	; 0xa4
   19514:			; <UNDEFINED> instruction: 0x463bd1fa
   19518:	ldrtmi	r2, [r1], -r4, lsl #4
   1951c:	ldmdb	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19520:	cdpne	8, 7, cr6, cr3, cr10, {5}
   19524:	svclt	0x00086810
   19528:	andle	r4, ip, r2, lsl #12
   1952c:	ldrmi	r4, [r1], -r5, lsl #12
   19530:	stmdavs	sp, {sp, lr, pc}
   19534:	svcmi	0x0004f851
   19538:	adcvs	r3, ip, r1, lsl #22
   1953c:	bl	cdd28 <__assert_fail@plt+0xca4f0>
   19540:			; <UNDEFINED> instruction: 0xf8520286
   19544:	movwcs	r2, #3076	; 0xc04
   19548:	ldcllt	0, cr6, [r8, #588]!	; 0x24c
   1954c:			; <UNDEFINED> instruction: 0xf7e968a8
   19550:	movwcs	lr, #3648	; 0xe40
   19554:	adcvs	r4, fp, r0, lsr #12
   19558:	lfmlt	f6, 2, [r8, #684]!	; 0x2ac
   1955c:			; <UNDEFINED> instruction: 0x4606b5f8
   19560:	adcseq	pc, r8, r2, lsl #2
   19564:			; <UNDEFINED> instruction: 0xf0204615
   19568:	strmi	r0, [pc], -r7
   1956c:	svc	0x007cf7e9
   19570:	lsllt	r4, r4, #12
   19574:			; <UNDEFINED> instruction: 0x462a4639
   19578:			; <UNDEFINED> instruction: 0xf7e930b0
   1957c:	ldmibvs	r1!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   19580:	movwcs	r1, #2400	; 0x960
   19584:			; <UNDEFINED> instruction: 0xf8802203
   19588:	eorvs	r3, r3, #176	; 0xb0
   1958c:	strbhi	r6, [r3, r3, ror #1]!
   19590:	movwcc	lr, #18884	; 0x49c4
   19594:	rscvs	r6, r6, #-1811939327	; 0x94000001
   19598:			; <UNDEFINED> instruction: 0xf8a461e1
   1959c:	strtmi	r2, [r0], -r0, asr #32
   195a0:	svclt	0x0000bdf8
   195a4:	ldrlt	fp, [r8, #-360]!	; 0xfffffe98
   195a8:	strtmi	r4, [r5], -r4, lsl #12
   195ac:	stmiavs	r8!, {r2, r5, r7, fp, sp, lr}^
   195b0:			; <UNDEFINED> instruction: 0xf7eab108
   195b4:	strtmi	lr, [r8], -r4, lsr #18
   195b8:	cdp	7, 0, cr15, cr10, cr9, {7}
   195bc:	mvnsle	r2, r0, lsl #24
   195c0:			; <UNDEFINED> instruction: 0x4770bd38
   195c4:			; <UNDEFINED> instruction: 0x4604b510
   195c8:			; <UNDEFINED> instruction: 0xf00be003
   195cc:	stmdacs	r0, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   195d0:	strtmi	sp, [r0], -r7, lsl #20
   195d4:	stc2	0, cr15, [r0, #44]!	; 0x2c
   195d8:	strtmi	r4, [r0], -r3, lsl #12
   195dc:	rscsle	r2, r4, r0, lsl #22
   195e0:			; <UNDEFINED> instruction: 0xf7eabd10
   195e4:	ldrb	lr, [r4, r0, lsl #18]!
   195e8:	blmi	c6beb0 <__assert_fail@plt+0xc68678>
   195ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
   195f0:	bvs	ff1c5874 <__assert_fail@plt+0xff1c203c>
   195f4:	bmi	bef948 <__assert_fail@plt+0xbec110>
   195f8:	tstls	sp, #1769472	; 0x1b0000
   195fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19600:	ldrbtmi	r6, [sl], #-2867	; 0xfffff4cd
   19604:	strle	r0, [r6, #-1435]!	; 0xfffffa65
   19608:			; <UNDEFINED> instruction: 0x46046b75
   1960c:	cmplt	r5, pc, lsl #12
   19610:	tstcs	r2, #212, 18	; 0x350000
   19614:	strtmi	sl, [r8], -r2, lsl #18
   19618:	movwcs	lr, #10701	; 0x29cd
   1961c:			; <UNDEFINED> instruction: 0xffa0f7f5
   19620:	stmvs	r6, {r4, r7, r8, ip, sp, pc}
   19624:			; <UNDEFINED> instruction: 0xf8dfe018
   19628:			; <UNDEFINED> instruction: 0x4629c090
   1962c:	andcs	r4, sp, r3, lsr #22
   19630:	andpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   19634:	bmi	8aa828 <__assert_fail@plt+0x8a6ff0>
   19638:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   1963c:			; <UNDEFINED> instruction: 0xf83af7f6
   19640:	cmnvs	r0, #5242880	; 0x500000
   19644:	mvnle	r2, r0, lsl #16
   19648:	blle	125250 <__assert_fail@plt+0x121a18>
   1964c:	ldrtmi	sl, [r8], -r6, lsl #18
   19650:	stc	7, cr15, [lr, #-932]!	; 0xfffffc5c
   19654:			; <UNDEFINED> instruction: 0x2600b158
   19658:	blmi	56bec8 <__assert_fail@plt+0x568690>
   1965c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19660:	blls	7736d0 <__assert_fail@plt+0x76fe98>
   19664:	tstle	sp, sl, asr r0
   19668:	andslt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
   1966c:	mcrls	13, 0, fp, cr6, cr0, {7}
   19670:	rscsle	r2, r1, r0, lsl #26
   19674:			; <UNDEFINED> instruction: 0xf7e92010
   19678:			; <UNDEFINED> instruction: 0x4607eef8
   1967c:	rscle	r2, fp, r0, lsl #16
   19680:	tstcs	r2, #212, 18	; 0x350000
   19684:	ldrtmi	r4, [r9], -r8, lsr #12
   19688:	stmib	r7, {r1, r2, r3, r4, r5, r7, sp, lr}^
   1968c:			; <UNDEFINED> instruction: 0xf7f62300
   19690:			; <UNDEFINED> instruction: 0xb118f9d5
   19694:	smlabble	r7, r7, r2, r4
   19698:	ldrb	r9, [sp, r6, lsl #28]
   1969c:			; <UNDEFINED> instruction: 0xf7e94638
   196a0:			; <UNDEFINED> instruction: 0xe7f9ed98
   196a4:	cdp	7, 1, cr15, cr2, cr9, {7}
   196a8:	ldm	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   196ac:	andeq	r5, r2, r4, lsr #13
   196b0:			; <UNDEFINED> instruction: 0x000002b4
   196b4:	andeq	r5, r2, lr, lsl #13
   196b8:	andeq	r0, r0, ip, lsr #5
   196bc:			; <UNDEFINED> instruction: 0xfffffe65
   196c0:			; <UNDEFINED> instruction: 0xfffffe4b
   196c4:	andeq	r5, r2, r4, lsr r6
   196c8:			; <UNDEFINED> instruction: 0xf7ffb508
   196cc:			; <UNDEFINED> instruction: 0xf644ff8d
   196d0:	vbic.i32	<illegal reg q8.5>, #21248	; 0x00005300
   196d4:	addsmi	r2, r8, #-1811939327	; 0x94000001
   196d8:	andcs	fp, r2, r8, lsl #30
   196dc:	ldcle	0, cr13, [r4], {10}
   196e0:	msrne	SPSR_fc, #73400320	; 0x4600000
   196e4:	mulsle	pc, r8, r2	; <UNPREDICTABLE>
   196e8:			; <UNDEFINED> instruction: 0xf649dd05
   196ec:	bne	ff036574 <__assert_fail@plt+0xff032d3c>
   196f0:	andcs	fp, r1, r8, lsl pc
   196f4:			; <UNDEFINED> instruction: 0xf644bd08
   196f8:			; <UNDEFINED> instruction: 0xf6cf5342
   196fc:	addsmi	r7, r8, #1275068417	; 0x4c000001
   19700:	stmdacc	r0, {r1, r4, ip, lr, pc}
   19704:	andcs	fp, r1, r8, lsl pc
   19708:	vadd.f32	d27, d4, d8
   1970c:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d5, d3[3]
   19710:	addsmi	r3, r8, #402653185	; 0x18000001
   19714:	vhadd.s8	d29, d5, d8
   19718:			; <UNDEFINED> instruction: 0xf6c53342
   1971c:	addsmi	r0, r8, #402653185	; 0x18000001
   19720:	andcs	fp, r1, r4, lsl pc
   19724:	stclt	0, cr2, [r8, #-8]
   19728:	stclt	0, cr2, [r8, #-0]
   1972c:			; <UNDEFINED> instruction: 0x460db538
   19730:	blne	12f3f3c <__assert_fail@plt+0x12f0704>
   19734:	svceq	0x0064f111
   19738:			; <UNDEFINED> instruction: 0xf383fab3
   1973c:	cmpne	r3, #323584	; 0x4f000
   19740:	movwcs	fp, #3848	; 0xf08
   19744:	strmi	fp, [r4], -r3, asr #19
   19748:	blvs	c7c78 <__assert_fail@plt+0xc4440>
   1974c:	svceq	0x00db43cb
   19750:	andeq	pc, r4, #130	; 0x82
   19754:	orrseq	lr, r2, #77824	; 0x13000
   19758:	eorvs	sp, r5, #-2147483646	; 0x80000002
   1975c:	eorscc	fp, ip, r8, lsr sp
   19760:	ldc2l	0, cr15, [ip], {11}
   19764:	blle	ffe2376c <__assert_fail@plt+0xffe1ff34>
   19768:	ldmda	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1976c:	lfmlt	f6, 4, [r8, #-148]!	; 0xffffff6c
   19770:			; <UNDEFINED> instruction: 0xf7ea4608
   19774:			; <UNDEFINED> instruction: 0xe7f9e838
   19778:	stmda	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1977c:			; <UNDEFINED> instruction: 0x4604b538
   19780:			; <UNDEFINED> instruction: 0xf0136b03
   19784:	svclt	0x00180504
   19788:	tstle	r6, r0, lsl #10
   1978c:	strle	r0, [sl, #-1435]	; 0xfffffa65
   19790:			; <UNDEFINED> instruction: 0xf06f2201
   19794:			; <UNDEFINED> instruction: 0xf7ff0163
   19798:			; <UNDEFINED> instruction: 0xf104ffc9
   1979c:			; <UNDEFINED> instruction: 0xf7ff003c
   197a0:	qadd16mi	pc, r8, r1	; <UNPREDICTABLE>
   197a4:	stmibvs	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   197a8:	svc	0x00c4f7e9
   197ac:			; <UNDEFINED> instruction: 0xf1041e05
   197b0:	svclt	0x0018003c
   197b4:			; <UNDEFINED> instruction: 0xf7ff2501
   197b8:	strtmi	pc, [r8], -r5, lsl #30
   197bc:	svclt	0x0000bd38
   197c0:	mvnsmi	lr, sp, lsr #18
   197c4:	blvs	4eb048 <__assert_fail@plt+0x4e7810>
   197c8:	stmdavs	lr, {r0, r2, r3, r9, sl, lr}
   197cc:	ldmibvs	r1, {r1, r7, ip, sp, pc}
   197d0:	stmdaeq	r8, {r1, r8, ip, sp, lr, pc}^
   197d4:	stmiblt	r3, {r2, r4, r9, sl, lr}^
   197d8:	ldrle	r0, [r6, #-2035]	; 0xfffff80d
   197dc:	andcs	r4, r3, r2, asr #12
   197e0:	svc	0x00d2f7e9
   197e4:			; <UNDEFINED> instruction: 0xf7e9b300
   197e8:	stmdavs	r3, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   197ec:	blcs	ab008 <__assert_fail@plt+0xa77d0>
   197f0:	stmibvs	r1!, {r1, r2, r3, r5, r8, ip, lr, pc}
   197f4:	andcs	r4, r3, r2, asr #12
   197f8:	svc	0x00faf7e9
   197fc:	cmple	r0, r0, lsl #16
   19800:	andcs	r6, sp, r8, lsr #32
   19804:	pop	{r1, ip, sp, pc}
   19808:	vsra.u64	q12, q8, #58
   1980c:	b	15db114 <__assert_fail@plt+0x15d78dc>
   19810:	mvnle	r0, r6, lsl #6
   19814:	strbmi	r4, [r3], -sl, lsl #12
   19818:	vst1.8	{d20-d22}, [pc], r1
   1981c:	andls	r7, r0, r0, lsl #1
   19820:			; <UNDEFINED> instruction: 0xf7e92003
   19824:	stmiblt	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   19828:			; <UNDEFINED> instruction: 0xf4036da3
   1982c:			; <UNDEFINED> instruction: 0xf5b34370
   19830:	andsle	r4, r7, r0, lsl #31
   19834:	svcmi	0x0020f5b3
   19838:			; <UNDEFINED> instruction: 0xf5b3d03e
   1983c:	svclt	0x00144f00
   19840:	andcs	r2, r8, r3
   19844:	pop	{r1, ip, sp, pc}
   19848:			; <UNDEFINED> instruction: 0xf7e981f0
   1984c:	stmdavs	r3, {r3, r7, r9, sl, fp, sp, lr, pc}
   19850:	rsbcs	r4, r8, #64, 12	; 0x4000000
   19854:	eorvs	r2, r3, #0, 2
   19858:	cdp	7, 10, cr15, cr8, cr9, {7}
   1985c:	andlt	r2, r2, sl
   19860:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19864:	blcs	74ff8 <__assert_fail@plt+0x717c0>
   19868:	blvs	8cfcfc <__assert_fail@plt+0x8cc4c4>
   1986c:	vstmdble	r0!, {s4-s3}
   19870:	ldreq	r6, [r2], sl, lsr #16
   19874:	blcc	c95dc <__assert_fail@plt+0xc5da4>
   19878:	umlalscs	pc, r0, r4, r8	; <UNPREDICTABLE>
   1987c:	bcs	bb2710 <__assert_fail@plt+0xbaeed8>
   19880:			; <UNDEFINED> instruction: 0xf894d10b
   19884:	ldrhlt	r3, [r3, #-1]!
   19888:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   1988c:	cmnmi	pc, #35	; 0x23	; <UNPREDICTABLE>
   19890:	mvnseq	pc, #35	; 0x23
   19894:	svcpl	0x0038f5b3
   19898:	andcs	sp, r1, r5
   1989c:	pop	{r1, ip, sp, pc}
   198a0:	stmdavs	fp!, {r4, r5, r6, r7, r8, pc}
   198a4:	blvs	9137fc <__assert_fail@plt+0x90ffc4>
   198a8:	svclt	0x000c2b00
   198ac:	andcs	r2, r5, r1
   198b0:			; <UNDEFINED> instruction: 0xf04fe7c8
   198b4:			; <UNDEFINED> instruction: 0xe7df33ff
   198b8:	strb	r2, [r3, ip]
   198bc:			; <UNDEFINED> instruction: 0x4604b538
   198c0:	stmdavs	r0, {r0, r2, r3, fp, sp, lr}
   198c4:	orrvc	pc, r0, #20971520	; 0x1400000
   198c8:	addsmi	r4, r5, #436207616	; 0x1a000000
   198cc:	andvs	sp, sl, r8, lsl #16
   198d0:			; <UNDEFINED> instruction: 0xf7e94611
   198d4:	strmi	lr, [r5], -lr, lsl #26
   198d8:	andcs	fp, r1, r8, ror #2
   198dc:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
   198e0:	ldcl	7, cr15, [r6], #-932	; 0xfffffc5c
   198e4:	eorvs	r2, r5, r0, lsl #10
   198e8:	cdp	7, 3, cr15, cr8, cr9, {7}
   198ec:	strmi	r2, [r3], -r4, lsr #4
   198f0:	andsvs	r4, sl, r8, lsr #12
   198f4:	stmdavs	r0!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   198f8:	stcl	7, cr15, [sl], #-932	; 0xfffffc5c
   198fc:	eorvs	r4, r5, r8, lsr #12
   19900:	svclt	0x0000bd38
   19904:			; <UNDEFINED> instruction: 0xf4104a11
   19908:	ldrlt	r7, [r0, #-3969]!	; 0xfffff07f
   1990c:	addlt	r4, r3, sl, ror r4
   19910:	andsle	r4, r0, ip, lsl #12
   19914:	tstcs	r0, lr, lsl #26
   19918:	andscs	r4, pc, lr, lsl #22
   1991c:	ldrbtmi	r5, [fp], #-2389	; 0xfffff6ab
   19920:	strls	r4, [r0, #-2573]	; 0xfffff5f3
   19924:			; <UNDEFINED> instruction: 0xf7f5447a
   19928:	eorvs	pc, r0, r5, asr #29
   1992c:	svclt	0x00183800
   19930:	andlt	r2, r3, r1
   19934:	eorcs	fp, r0, r0, lsr sp
   19938:	ldc	7, cr15, [r6, #932]	; 0x3a4
   1993c:	stmdacs	r0, {r5, sp, lr}
   19940:			; <UNDEFINED> instruction: 0xf00bd0f7
   19944:	andcs	pc, r1, r9, lsr fp	; <UNPREDICTABLE>
   19948:	ldclt	0, cr11, [r0, #-12]!
   1994c:	andeq	r5, r2, r4, lsl #7
   19950:	andeq	r0, r0, ip, lsr #5
   19954:			; <UNDEFINED> instruction: 0xfffffb27
   19958:			; <UNDEFINED> instruction: 0xfffffb4d
   1995c:	vst1.64	{d0-d3}, [r3], fp
   19960:	ldrlt	r4, [r0], #-768	; 0xfffffd00
   19964:	vst1.8	{d20-d22}, [r3 :64], r4
   19968:	streq	r2, [fp, #516]	; 0x204
   1996c:	andsvs	pc, r0, #1107296256	; 0x42000000
   19970:	strtmi	sp, [r1], -r4, lsl #10
   19974:	blmi	157af0 <__assert_fail@plt+0x1542b8>
   19978:	cdplt	0, 6, cr15, cr6, cr12, {0}
   1997c:	ldrmi	r4, [r1], -r0, lsr #12
   19980:	blmi	157afc <__assert_fail@plt+0x1542c4>
   19984:	blt	ff3d7960 <__assert_fail@plt+0xff3d4128>
   19988:	svcmi	0x00f0e92d
   1998c:	ldmdbmi	r7, {r0, r3, r7, r9, sl, lr}^
   19990:	bmi	15eb1e8 <__assert_fail@plt+0x15e79b0>
   19994:	ldrbtmi	fp, [r9], #-157	; 0xffffff63
   19998:	strmi	r6, [r5], -r7, lsl #22
   1999c:	stmpl	sl, {r1, r2, r3, r4, r9, sl, lr}
   199a0:	andeq	pc, r4, r7
   199a4:	andsls	r6, fp, #1179648	; 0x120000
   199a8:	andeq	pc, r0, #79	; 0x4f
   199ac:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
   199b0:	andsle	r2, sp, lr, lsr #22
   199b4:	cmple	r1, r0, lsl #16
   199b8:	strmi	r2, [r2], r0, lsl #24
   199bc:	strtmi	fp, [r3], r8, lsr #31
   199c0:	ldreq	sp, [r8, r9, lsr #22]!
   199c4:	tstlt	r6, r2, lsr r4
   199c8:	blcs	bb7a9c <__assert_fail@plt+0xbb4264>
   199cc:	ldreq	sp, [r9, #94]!	; 0x5e
   199d0:	ldrbmi	sp, [r8], -sp, ror #8
   199d4:	cdp	7, 10, cr15, cr14, cr9, {7}
   199d8:	stccs	6, cr4, [r0], {5}
   199dc:			; <UNDEFINED> instruction: 0xf7e9da43
   199e0:			; <UNDEFINED> instruction: 0x4604edbe
   199e4:	stmdavs	r6!, {r3, r4, r6, r9, sl, lr}
   199e8:	cdp	7, 15, cr15, cr12, cr9, {7}
   199ec:	eors	r6, sl, r6, lsr #32
   199f0:	bcs	bb7bc0 <__assert_fail@plt+0xbb4388>
   199f4:	ldmvc	r2!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   199f8:	bicsle	r2, fp, r0, lsl #20
   199fc:			; <UNDEFINED> instruction: 0x2c00bb70
   19a00:	ldreq	sp, [fp, #2670]!	; 0xa6e
   19a04:			; <UNDEFINED> instruction: 0xf105d550
   19a08:			; <UNDEFINED> instruction: 0x4640083c
   19a0c:	blx	fe155a42 <__assert_fail@plt+0xfe15220a>
   19a10:	stmdacs	r0, {r1, r7, r9, sl, lr}
   19a14:	bvs	a4db20 <__assert_fail@plt+0xa4a2e8>
   19a18:			; <UNDEFINED> instruction: 0x46324639
   19a1c:			; <UNDEFINED> instruction: 0xff9ef7ff
   19a20:	bleq	560e8 <__assert_fail@plt+0x528b0>
   19a24:	blvs	c10788 <__assert_fail@plt+0xc0cf50>
   19a28:	strble	r0, [ip, #1976]	; 0x7b8
   19a2c:	ldrbmi	r4, [r9], -sl, ror #12
   19a30:			; <UNDEFINED> instruction: 0xf7e92003
   19a34:	bllt	c54c8c <__assert_fail@plt+0xc51454>
   19a38:	tstcs	r2, #3555328	; 0x364000
   19a3c:			; <UNDEFINED> instruction: 0x6700e9dd
   19a40:	svclt	0x000842bb
   19a44:			; <UNDEFINED> instruction: 0xd11a42b2
   19a48:	ldrdeq	lr, [sl, -r9]!
   19a4c:	tstcs	r8, #3620864	; 0x374000
   19a50:	svclt	0x00084299
   19a54:			; <UNDEFINED> instruction: 0xd1124290
   19a58:	ldr	r6, [r8, pc, lsr #22]!
   19a5c:	svceq	0x00ed43e5
   19a60:	ldrbcs	lr, [r7, #-2581]	; 0xfffff5eb
   19a64:	bmi	90df1c <__assert_fail@plt+0x90a6e4>
   19a68:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   19a6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19a70:	subsmi	r9, sl, fp, lsl fp
   19a74:			; <UNDEFINED> instruction: 0x4628d132
   19a78:	pop	{r0, r2, r3, r4, ip, sp, pc}
   19a7c:			; <UNDEFINED> instruction: 0xf7e98ff0
   19a80:	movwcs	lr, #11630	; 0x2d6e
   19a84:			; <UNDEFINED> instruction: 0xf04f6003
   19a88:			; <UNDEFINED> instruction: 0xe7a635ff
   19a8c:	blcs	bb7c60 <__assert_fail@plt+0xbb4428>
   19a90:	ldmvc	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
   19a94:	sbcle	r2, r9, r0, lsl #22
   19a98:			; <UNDEFINED> instruction: 0x4640e799
   19a9c:	blx	16d5ad2 <__assert_fail@plt+0x16d229a>
   19aa0:			; <UNDEFINED> instruction: 0xf1b06b2f
   19aa4:	ble	41c6ac <__assert_fail@plt+0x418e74>
   19aa8:	beq	95bec <__assert_fail@plt+0x923b4>
   19aac:			; <UNDEFINED> instruction: 0xf08ae7b3
   19ab0:	strtmi	r0, [r8], -r1, lsl #4
   19ab4:	strcs	r4, [r0, #-1625]	; 0xfffff9a7
   19ab8:			; <UNDEFINED> instruction: 0xf7ffb2d2
   19abc:			; <UNDEFINED> instruction: 0xe7d2fe37
   19ac0:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   19ac4:	cdp	7, 8, cr15, cr14, cr9, {7}
   19ac8:	ldreq	lr, [lr, sp, asr #15]!
   19acc:			; <UNDEFINED> instruction: 0xf04f465c
   19ad0:	strtle	r0, [fp], #2561	; 0xa01
   19ad4:			; <UNDEFINED> instruction: 0xf04fe77b
   19ad8:			; <UNDEFINED> instruction: 0xe7c435ff
   19adc:	bl	ffdd7a88 <__assert_fail@plt+0xffdd4250>
   19ae0:			; <UNDEFINED> instruction: 0x46a307ba
   19ae4:	beq	95c28 <__assert_fail@plt+0x923f0>
   19ae8:	strb	sp, [lr, -r0, lsr #9]!
   19aec:	strdeq	r5, [r2], -sl
   19af0:			; <UNDEFINED> instruction: 0x000002b4
   19af4:	andeq	r5, r2, r6, lsr #4
   19af8:	svcvc	0x0081f410
   19afc:	ldrbtmi	lr, [r8], sp, lsr #18
   19b00:	ldrmi	r4, [r5], -sl, lsl #13
   19b04:	andscs	sp, r8, r0, lsr #32
   19b08:	stc	7, cr15, [lr], #932	; 0x3a4
   19b0c:	movtlt	r4, #34433	; 0x8681
   19b10:			; <UNDEFINED> instruction: 0x6712e9d5
   19b14:	ldmib	r5, {r0, r9, sl, lr}^
   19b18:	tstvs	r5, sl, lsr #6
   19b1c:	ldrdeq	pc, [r0], -sl
   19b20:	strvs	lr, [r0, -r9, asr #19]
   19b24:	movwcs	lr, #10697	; 0x29c9
   19b28:			; <UNDEFINED> instruction: 0xff88f7f5
   19b2c:	strmi	r4, [r4], -r1, lsl #11
   19b30:			; <UNDEFINED> instruction: 0x4648d015
   19b34:	bl	1357ae0 <__assert_fail@plt+0x13542a8>
   19b38:	stmdbvs	r3!, {r2, r5, r7, r8, ip, sp, pc}
   19b3c:	andcs	r2, r2, #1
   19b40:	eorvs	r8, fp, sl, lsr #15
   19b44:			; <UNDEFINED> instruction: 0x86f8e8bd
   19b48:			; <UNDEFINED> instruction: 0xf1026808
   19b4c:			; <UNDEFINED> instruction: 0xf00b0148
   19b50:	msrlt	R8_usr, pc
   19b54:	eorvs	r2, sp, r2, lsl #6
   19b58:	pop	{r0, r1, r3, r5, r7, r8, r9, sl, pc}
   19b5c:	strdcs	r8, [r1], -r8	; <UNPREDICTABLE>
   19b60:			; <UNDEFINED> instruction: 0x86f8e8bd
   19b64:	strb	r2, [sp, r0]!
   19b68:			; <UNDEFINED> instruction: 0x460bb5f0
   19b6c:			; <UNDEFINED> instruction: 0xf4104c26
   19b70:	stmdbmi	r6!, {r0, r7, r8, r9, sl, fp, ip, sp, lr}
   19b74:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   19b78:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   19b7c:			; <UNDEFINED> instruction: 0xf04f9107
   19b80:	tstle	fp, r0, lsl #2
   19b84:	cmnlt	lr, r6, asr r8
   19b88:	stmdbcs	r0, {r0, r4, r5, r8, r9, fp, sp, lr}
   19b8c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, lr, pc}
   19b90:	ldrdeq	lr, [r4, -r3]
   19b94:	eorsle	r4, r4, r1, lsl #6
   19b98:	strmi	lr, [r0, #-2515]	; 0xfffff62d
   19b9c:	ldrdeq	lr, [sl, -r2]!
   19ba0:	svclt	0x0008428d
   19ba4:	andsle	r4, r9, r4, lsl #5
   19ba8:	blmi	62c414 <__assert_fail@plt+0x628bdc>
   19bac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19bb0:	blls	1f3c20 <__assert_fail@plt+0x1f03e8>
   19bb4:	qsuble	r4, sl, r2
   19bb8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   19bbc:			; <UNDEFINED> instruction: 0x6712e9d2
   19bc0:	ldmib	r2, {r0, r3, r5, r6, r9, sl, lr}^
   19bc4:	ldmdavs	r8, {r1, r3, r5, r8, sl, lr}
   19bc8:	strvs	lr, [r0, -sp, asr #19]
   19bcc:	strmi	lr, [r2, #-2509]	; 0xfffff633
   19bd0:			; <UNDEFINED> instruction: 0xff5cf7f5
   19bd4:			; <UNDEFINED> instruction: 0xf7e9b1a8
   19bd8:			; <UNDEFINED> instruction: 0xe7e5eafc
   19bdc:	ldrdeq	lr, [r2, -r3]
   19be0:	ldrmi	lr, [r2, #-2514]	; 0xfffff62e
   19be4:	svclt	0x000142a9
   19be8:	ldmib	r6, {r5, r7, r9, lr}^
   19bec:	ldmib	r6, {r1, r4, r8, sl, lr}^
   19bf0:	stmib	r3, {r1, r3, r5, r8}^
   19bf4:	svclt	0x00084502
   19bf8:	smlabteq	r0, r3, r9, lr
   19bfc:			; <UNDEFINED> instruction: 0xf7e9e7d4
   19c00:			; <UNDEFINED> instruction: 0xf7e9eb66
   19c04:	svclt	0x0000edea
   19c08:	andeq	r5, r2, sl, lsl r1
   19c0c:			; <UNDEFINED> instruction: 0x000002b4
   19c10:	andeq	r5, r2, r4, ror #1
   19c14:	svcmi	0x00f0e92d
   19c18:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   19c1c:			; <UNDEFINED> instruction: 0xf8d08b02
   19c20:			; <UNDEFINED> instruction: 0xf8df8000
   19c24:			; <UNDEFINED> instruction: 0xf8df269c
   19c28:	umullslt	r3, r1, ip, r6
   19c2c:			; <UNDEFINED> instruction: 0xf8d8447a
   19c30:	tstls	r8, ip
   19c34:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19c38:			; <UNDEFINED> instruction: 0xf04f930f
   19c3c:	andls	r0, sl, r0, lsl #6
   19c40:			; <UNDEFINED> instruction: 0xf0002800
   19c44:			; <UNDEFINED> instruction: 0xf7e98149
   19c48:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   19c4c:	vaddl.s8	<illegal reg q12.5>, d0, d14
   19c50:	bvs	ffcfa770 <__assert_fail@plt+0xffcf6f38>
   19c54:			; <UNDEFINED> instruction: 0xf0002b00
   19c58:	blvs	c3a628 <__assert_fail@plt+0xc36df0>
   19c5c:	mvnscc	pc, #79	; 0x4f
   19c60:	movwcs	r9, #4869	; 0x1305
   19c64:			; <UNDEFINED> instruction: 0xf8d8930d
   19c68:			; <UNDEFINED> instruction: 0xf8d8a028
   19c6c:			; <UNDEFINED> instruction: 0xf10a301c
   19c70:	andls	r3, r7, #-268435441	; 0xf000000f
   19c74:	blcs	bf0ee8 <__assert_fail@plt+0xbed6b0>
   19c78:			; <UNDEFINED> instruction: 0xf8cdbf1c
   19c7c:			; <UNDEFINED> instruction: 0xf10aa01c
   19c80:			; <UNDEFINED> instruction: 0xf0100a01
   19c84:	svclt	0x001d0004
   19c88:			; <UNDEFINED> instruction: 0x212f69b3
   19c8c:	cdp	8, 0, cr9, cr8, cr7, {0}
   19c90:	svclt	0x001e0a10
   19c94:	ldrpl	r1, [r9], #-2074	; 0xfffff7e6
   19c98:			; <UNDEFINED> instruction: 0xf8d81c53
   19c9c:	bvs	1ca9cd4 <__assert_fail@plt+0x1ca649c>
   19ca0:	mcr	15, 0, fp, cr8, cr8, {0}
   19ca4:			; <UNDEFINED> instruction: 0xf8d83a10
   19ca8:	bl	fe8a5d70 <__assert_fail@plt+0xfe8a2538>
   19cac:	mrrcne	11, 0, r0, sl, cr10
   19cb0:	sfmcs	f1, 1, [r0], {4}
   19cb4:	sbchi	pc, sl, #0
   19cb8:	mrrc	7, 14, pc, r0, cr9	; <UNPREDICTABLE>
   19cbc:			; <UNDEFINED> instruction: 0xf6412300
   19cc0:			; <UNDEFINED> instruction: 0xf6441294
   19cc4:	vmla.f<illegal width 8>	d21, d0, d2[0]
   19cc8:			; <UNDEFINED> instruction: 0xf6cf1202
   19ccc:			; <UNDEFINED> instruction: 0x461f7153
   19cd0:	movwls	r4, #38553	; 0x9699
   19cd4:	tstls	ip, fp, lsl #4
   19cd8:	movwls	r9, #4870	; 0x1306
   19cdc:	andhi	pc, r8, sp, asr #17
   19ce0:	strtmi	r9, [r0], -r3
   19ce4:	andcs	lr, r2, fp, lsl r0
   19ce8:	movwcs	r2, #256	; 0x100
   19cec:	stmib	r4, {r0, r1, r5, r7, r8, sl, sp, lr}^
   19cf0:	movwcs	r0, #286	; 0x11e
   19cf4:	blls	71f88 <__assert_fail@plt+0x6e750>
   19cf8:			; <UNDEFINED> instruction: 0xf0002b00
   19cfc:			; <UNDEFINED> instruction: 0xf8c980c5
   19d00:	vhadd.s8	d20, d2, d8
   19d04:	addsmi	r7, pc, #16, 6	; 0x40000000
   19d08:	blls	18de7c <__assert_fail@plt+0x18a644>
   19d0c:	addsmi	r3, pc, #262144	; 0x40000
   19d10:	andhi	pc, r6, #128	; 0x80
   19d14:	blls	ab7a0 <__assert_fail@plt+0xa7f68>
   19d18:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr}
   19d1c:	bls	10de94 <__assert_fail@plt+0x10a65c>
   19d20:	andsvs	r2, r3, r0, lsl #6
   19d24:	stcl	7, cr15, [r4], #932	; 0x3a4
   19d28:	stmdacs	r0, {r7, r9, sl, lr}
   19d2c:	orrhi	pc, pc, r0
   19d30:			; <UNDEFINED> instruction: 0x06986b33
   19d34:			; <UNDEFINED> instruction: 0xf898d404
   19d38:	blcs	ba5d8c <__assert_fail@plt+0xba2554>
   19d3c:	adchi	pc, r6, r0
   19d40:	tsteq	r3, r8, lsl #2	; <UNPREDICTABLE>
   19d44:	strmi	r9, [r8], -r0, lsl #2
   19d48:	bl	ffa57cf4 <__assert_fail@plt+0xffa544bc>
   19d4c:	strmi	r9, [r2], -r0, lsl #18
   19d50:	ldrtmi	r4, [r0], -r5, lsl #12
   19d54:	stc2	7, cr15, [r2], {255}	; 0xff
   19d58:	stmdacs	r0, {r2, r9, sl, lr}
   19d5c:	teqhi	sl, r0	; <UNPREDICTABLE>
   19d60:	rsble	r4, fp, #390070272	; 0x17400000
   19d64:	streq	lr, [sl, #-2837]	; 0xfffff4eb
   19d68:	addhi	pc, ip, #128	; 0x80
   19d6c:			; <UNDEFINED> instruction: 0xf1049b04
   19d70:	ldmdavs	r0!, {r4, r5, r7, r8}
   19d74:			; <UNDEFINED> instruction: 0x632362a5
   19d78:	movwcs	lr, #2520	; 0x9d8
   19d7c:	blvs	c31f04 <__assert_fail@plt+0xc2e6cc>
   19d80:			; <UNDEFINED> instruction: 0x232ae9c4
   19d84:	svclt	0x00580742
   19d88:	ldrbtle	r6, [r3], #-417	; 0xfffffe5f
   19d8c:			; <UNDEFINED> instruction: 0xb11b6af3
   19d90:	orrvs	pc, r0, #16, 8	; 0x10000000
   19d94:	addshi	pc, r6, r0
   19d98:	andseq	pc, r8, r0
   19d9c:	mulscs	r2, r8, r8
   19da0:			; <UNDEFINED> instruction: 0xf1022818
   19da4:	ldrshtle	r3, [ip], #-63	; 0xffffffc1
   19da8:	addsmi	r2, r3, #-1342177280	; 0xb0000000
   19dac:	ldmle	sl, {r1, r5, r7, r8, r9, sl, pc}
   19db0:	tstcs	r0, r2
   19db4:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
   19db8:			; <UNDEFINED> instruction: 0xf852447a
   19dbc:	strvs	r3, [r3, #35]!	; 0x23
   19dc0:	bvs	ffd93c1c <__assert_fail@plt+0xffd903e4>
   19dc4:			; <UNDEFINED> instruction: 0xf0002d00
   19dc8:	blls	ba18c <__assert_fail@plt+0xb6954>
   19dcc:	vmax.s8	d20, d18, d17
   19dd0:	ldmvs	r8, {r0, r4, r8, r9, sl, ip, sp, lr}^
   19dd4:			; <UNDEFINED> instruction: 0xd1a22800
   19dd8:	blls	1ab840 <__assert_fail@plt+0x1a8008>
   19ddc:			; <UNDEFINED> instruction: 0xf0002b00
   19de0:	ldmdavs	r3!, {r0, r1, r2, r3, r6, r8, pc}^
   19de4:	strhlt	r6, [fp, #-145]!	; 0xffffff6f
   19de8:			; <UNDEFINED> instruction: 0xf103699a
   19dec:	addmi	r0, r2, #176	; 0xb0
   19df0:	ldmibvs	r8, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   19df4:	svclt	0x001e61d9
   19df8:	ldmdane	r2, {r1, r4, r9, fp, ip}^
   19dfc:	ldmvs	fp, {r1, r3, r4, r7, r8, sp, lr}
   19e00:	mvnsle	r2, r0, lsl #22
   19e04:	blvs	700a10 <__assert_fail@plt+0x6fd1d8>
   19e08:	svclt	0x00a82b00
   19e0c:	ble	180a18 <__assert_fail@plt+0x17d1e0>
   19e10:			; <UNDEFINED> instruction: 0x4613e136
   19e14:	bcs	34a84 <__assert_fail@plt+0x3124c>
   19e18:	teqhi	r2, r0, asr #5	; <UNPREDICTABLE>
   19e1c:			; <UNDEFINED> instruction: 0xf103699a
   19e20:	addmi	r0, r2, #176	; 0xb0
   19e24:	ldmibvs	r8, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   19e28:	svclt	0x001e61d9
   19e2c:	ldmdane	r2, {r1, r4, r9, fp, ip}^
   19e30:	ldmvs	sl, {r1, r3, r4, r7, r8, sp, lr}
   19e34:	mvnle	r2, r0, lsl #20
   19e38:	ubfx	r6, fp, #16, #12
   19e3c:			; <UNDEFINED> instruction: 0xf1069b07
   19e40:			; <UNDEFINED> instruction: 0xf1060124
   19e44:			; <UNDEFINED> instruction: 0xf8d60018
   19e48:	ldcne	0, cr11, [sl], {24}
   19e4c:			; <UNDEFINED> instruction: 0xf7ff442a
   19e50:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   19e54:	adcshi	pc, lr, r0
   19e58:	ldrbmi	r6, [fp, #-2483]	; 0xfffff64d
   19e5c:	blvs	ccdf4c <__assert_fail@plt+0xcca714>
   19e60:	svclt	0x00440751
   19e64:	cfmvsr	mvf8, r4
   19e68:	bvs	1ce86b0 <__assert_fail@plt+0x1ce4e78>
   19e6c:	bl	fe8fde8c <__assert_fail@plt+0xfe8fa654>
   19e70:	ldrb	r0, [r7, -sl, lsl #22]!
   19e74:	blvs	18b4608 <__assert_fail@plt+0x18b0dd0>
   19e78:	beq	4556e0 <__assert_fail@plt+0x451ea8>
   19e7c:			; <UNDEFINED> instruction: 0x61a33201
   19e80:	ldmib	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19e84:			; <UNDEFINED> instruction: 0xe7816b30
   19e88:	ldr	r9, [sl, -r1, lsl #8]!
   19e8c:	mulscc	r4, r8, r8
   19e90:			; <UNDEFINED> instruction: 0xf43f2b00
   19e94:			; <UNDEFINED> instruction: 0xf8b8af40
   19e98:	blcs	ba5ef0 <__assert_fail@plt+0xba26b8>
   19e9c:	svcge	0x0050f47f
   19ea0:			; <UNDEFINED> instruction: 0xf012e739
   19ea4:			; <UNDEFINED> instruction: 0xf43f0ffb
   19ea8:	andcs	sl, fp, #508	; 0x1fc
   19eac:			; <UNDEFINED> instruction: 0x87a24293
   19eb0:	mulcs	r1, ip, pc	; <UNPREDICTABLE>
   19eb4:			; <UNDEFINED> instruction: 0xf67f2100
   19eb8:	movwcs	sl, #3965	; 0xf7d
   19ebc:	tstcs	r0, r1
   19ec0:	ldr	r6, [r4, -r3, lsr #11]
   19ec4:			; <UNDEFINED> instruction: 0xf1066a30
   19ec8:			; <UNDEFINED> instruction: 0x46220130
   19ecc:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   19ed0:	str	r8, [lr, -r0, lsr #15]
   19ed4:	strb	r9, [r8, r6, lsl #16]
   19ed8:			; <UNDEFINED> instruction: 0xf8d86b33
   19edc:	vst4.8	{d1-d4}, [r3 :64], r8
   19ee0:			; <UNDEFINED> instruction: 0xf5b27201
   19ee4:	svclt	0x000c7f00
   19ee8:			; <UNDEFINED> instruction: 0xf06f6a30
   19eec:			; <UNDEFINED> instruction: 0xf0130063
   19ef0:	andle	r0, r5, r0, lsl r2
   19ef4:	svclt	0x005807da
   19ef8:	andmi	pc, r0, #1325400064	; 0x4f000000
   19efc:	addshi	pc, r3, r0, lsl #2
   19f00:			; <UNDEFINED> instruction: 0xf00cab0e
   19f04:	andls	pc, r1, sp, asr #23
   19f08:	andeq	pc, ip, r8, asr #17
   19f0c:			; <UNDEFINED> instruction: 0xf0002800
   19f10:			; <UNDEFINED> instruction: 0xf8b88191
   19f14:	blcs	2e600c <__assert_fail@plt+0x2e27d4>
   19f18:	teqhi	fp, r0	; <UNPREDICTABLE>
   19f1c:	strbeq	r6, [r3, #2864]	; 0xb30
   19f20:	tsthi	sl, r0, lsl #2	; <UNPREDICTABLE>
   19f24:	vpmin.s8	q11, q12, q9
   19f28:	vsubw.s8	q11, q8, d16
   19f2c:	bcs	1ab38 <__assert_fail@plt+0x17300>
   19f30:			; <UNDEFINED> instruction: 0xf04fbf18
   19f34:	movwls	r3, #21503	; 0x53ff
   19f38:	blcs	c0b60 <__assert_fail@plt+0xbd328>
   19f3c:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   19f40:	stmdals	lr, {r0, r1, r4, r5, r8, r9, fp, sp, lr}
   19f44:	teqeq	r8, #3	; <UNPREDICTABLE>
   19f48:	rsbsle	r2, r3, r8, lsl fp
   19f4c:	strcs	r9, [r1], #-2824	; 0xfffff4f8
   19f50:	streq	pc, [r3, #-419]	; 0xfffffe5d
   19f54:			; <UNDEFINED> instruction: 0xf585fab5
   19f58:	blvs	cdc514 <__assert_fail@plt+0xcd8cdc>
   19f5c:			; <UNDEFINED> instruction: 0xf100059f
   19f60:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, pc}
   19f64:	smlawbhi	lr, r0, r2, pc	; <UNPREDICTABLE>
   19f68:	andle	r4, r4, r5, lsr #4
   19f6c:	b	ffdd7f18 <__assert_fail@plt+0xffdd46e0>
   19f70:			; <UNDEFINED> instruction: 0xf8c86803
   19f74:			; <UNDEFINED> instruction: 0xf8b83020
   19f78:			; <UNDEFINED> instruction: 0xf8d8303e
   19f7c:			; <UNDEFINED> instruction: 0xf043000c
   19f80:			; <UNDEFINED> instruction: 0xf8a80301
   19f84:			; <UNDEFINED> instruction: 0xf7e9303e
   19f88:	blvs	c55078 <__assert_fail@plt+0xc51840>
   19f8c:			; <UNDEFINED> instruction: 0xf8c82300
   19f90:	streq	r3, [r5, #12]
   19f94:	blls	3cf3a8 <__assert_fail@plt+0x3cbb70>
   19f98:	vqdmlsl.s<illegal width 8>	q1, d0, d0
   19f9c:	movwcs	r8, #301	; 0x12d
   19fa0:	andcc	pc, ip, r8, asr #17
   19fa4:	ldrb	r9, [lr], -sp, lsl #6
   19fa8:	stmdals	r2, {r1, r2, r3, r8, fp, ip, pc}
   19fac:	blx	757fb2 <__assert_fail@plt+0x75477a>
   19fb0:	msrne	SPSR_fc, #73400320	; 0x4600000
   19fb4:	mulle	r8, r8, r2
   19fb8:	addsmi	r9, r8, #11264	; 0x2c00
   19fbc:	blls	34dfd8 <__assert_fail@plt+0x34a7a0>
   19fc0:	mulle	r2, r8, r2
   19fc4:	movwls	r2, #37633	; 0x9301
   19fc8:			; <UNDEFINED> instruction: 0x46a1e6ff
   19fcc:	ldrvc	pc, [r1, -r2, asr #4]
   19fd0:	strt	r9, [r0], r9, lsl #10
   19fd4:	strtmi	r9, [r0], -r3, lsl #26
   19fd8:	ldrdhi	pc, [r8], -sp
   19fdc:			; <UNDEFINED> instruction: 0xf7e9682c
   19fe0:	stmdals	r1, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   19fe4:	blx	ff7d7fe8 <__assert_fail@plt+0xff7d47b0>
   19fe8:	ldrdeq	pc, [ip], -r8
   19fec:	stc	7, cr15, [r6], {233}	; 0xe9
   19ff0:	andcs	r6, r0, r3, lsr fp
   19ff4:			; <UNDEFINED> instruction: 0xf8c82207
   19ff8:	vst4.8	{d16-d19}, [r3], ip
   19ffc:			; <UNDEFINED> instruction: 0xf8a85300
   1a000:	andls	r2, r1, ip, lsr r0
   1a004:	eorvs	r6, ip, r3, lsr r3
   1a008:	blmi	febacad0 <__assert_fail@plt+0xfeba9298>
   1a00c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a010:	blls	3f4080 <__assert_fail@plt+0x3f0848>
   1a014:			; <UNDEFINED> instruction: 0xf040405a
   1a018:	stmdals	r1, {r4, r6, r8, pc}
   1a01c:	ldc	0, cr11, [sp], #68	; 0x44
   1a020:	pop	{r1, r8, r9, fp, pc}
   1a024:			; <UNDEFINED> instruction: 0xf8d88ff0
   1a028:	bcs	220f0 <__assert_fail@plt+0x1e8b8>
   1a02c:			; <UNDEFINED> instruction: 0xf44fbf18
   1a030:	strb	r4, [r5, -r0, lsl #4]!
   1a034:	ldrsbcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1a038:	orrle	r2, r7, r2, lsl #22
   1a03c:	strbmi	r4, [r0], -r1, lsl #12
   1a040:	blx	10d8046 <__assert_fail@plt+0x10d480e>
   1a044:			; <UNDEFINED> instruction: 0xf0402800
   1a048:	stmdals	lr, {r1, r2, r3, r5, r6, r7, pc}
   1a04c:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   1a050:	ldmdavs	fp, {r1, r8, r9, pc}
   1a054:	bls	2c6568 <__assert_fail@plt+0x2c2d30>
   1a058:	eorcc	pc, r0, r8, asr #17
   1a05c:	svclt	0x000c433a
   1a060:	movwcs	r2, #29444	; 0x7304
   1a064:	eorscc	pc, ip, r8, lsr #17
   1a068:	ldrdeq	pc, [ip], -r8
   1a06c:			; <UNDEFINED> instruction: 0xf7e9b120
   1a070:	movwcs	lr, #3014	; 0xbc6
   1a074:	andcc	pc, ip, r8, asr #17
   1a078:	blcs	40c98 <__assert_fail@plt+0x3d460>
   1a07c:	mrcge	4, 5, APSR_nzcv, cr1, cr15, {3}
   1a080:	smmlareq	fp, r3, fp, r6
   1a084:	bvs	1d0f4c0 <__assert_fail@plt+0x1d0bc88>
   1a088:	svclt	0x00182f00
   1a08c:	tstle	r4, r3, asr r5
   1a090:	bcc	4558f8 <__assert_fail@plt+0x4520c0>
   1a094:	vmla.f64	d3, d8, d1
   1a098:	vmov	r3, s16
   1a09c:	movwcs	r2, #2576	; 0xa10
   1a0a0:	blls	3760f4 <__assert_fail@plt+0x3728bc>
   1a0a4:	bcs	408d4 <__assert_fail@plt+0x3d09c>
   1a0a8:	movwcs	fp, #3864	; 0xf18
   1a0ac:	blls	246d40 <__assert_fail@plt+0x243508>
   1a0b0:	svclt	0x00182f00
   1a0b4:	svclt	0x00082b01
   1a0b8:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
   1a0bc:	blls	28e108 <__assert_fail@plt+0x28a8d0>
   1a0c0:	teqle	r0, r0, lsl #22
   1a0c4:	blcs	34c98 <__assert_fail@plt+0x31460>
   1a0c8:	svccs	0x0001bf18
   1a0cc:	stmdbls	r1, {r2, r3, r4, r7, ip, lr, pc}
   1a0d0:			; <UNDEFINED> instruction: 0x4630463a
   1a0d4:	blx	1580d8 <__assert_fail@plt+0x1548a0>
   1a0d8:	ldr	r9, [r5, r1]
   1a0dc:	andls	r4, r1, #24117248	; 0x1700000
   1a0e0:	blcs	3e90c <__assert_fail@plt+0x3b0d4>
   1a0e4:			; <UNDEFINED> instruction: 0x4630d15f
   1a0e8:	blx	12580ee <__assert_fail@plt+0x12548b6>
   1a0ec:	svclt	0x00183800
   1a0f0:	stmdacs	r0, {r0, sp}
   1a0f4:	addhi	pc, r5, r0, asr #32
   1a0f8:	mvnle	r2, r0, lsl #30
   1a0fc:	blcs	100d24 <__assert_fail@plt+0xfd4ec>
   1a100:			; <UNDEFINED> instruction: 0xf8b8d108
   1a104:	blcs	1261fc <__assert_fail@plt+0x1229c4>
   1a108:	blcs	209d70 <__assert_fail@plt+0x206538>
   1a10c:	movwcs	fp, #28444	; 0x6f1c
   1a110:	eorscc	pc, ip, r8, lsr #17
   1a114:	movwcs	r9, #2049	; 0x801
   1a118:			; <UNDEFINED> instruction: 0xf7ff9301
   1a11c:	ldrb	pc, [r3, -r3, asr #20]!	; <UNPREDICTABLE>
   1a120:	ldrdhi	pc, [r8], -sp
   1a124:	blmi	1ad3fcc <__assert_fail@plt+0x1ad0794>
   1a128:	stmdbls	r1, {r1, r3, r4, r5, r9, sl, lr}
   1a12c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   1a130:			; <UNDEFINED> instruction: 0xf7ff62f3
   1a134:	movwcs	pc, #2517	; 0x9d5	; <UNPREDICTABLE>
   1a138:	strdls	r6, [r1], -r3
   1a13c:	vabd.s8	q15, q4, q10
   1a140:	andcs	r6, r1, #160, 6	; 0x80000002
   1a144:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   1a148:	andls	r6, sp, #48, 22	; 0xc000
   1a14c:	str	r9, [sl, #773]	; 0x305
   1a150:	blvs	c22d58 <__assert_fail@plt+0xc1f520>
   1a154:	str	r9, [r6, #781]	; 0x30d
   1a158:	ldrteq	pc, [r8], #-262	; 0xfffffefa	; <UNPREDICTABLE>
   1a15c:	strtmi	r4, [r1], -r2, asr #12
   1a160:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   1a164:	teqeq	r0, r6, lsl #2	; <UNPREDICTABLE>
   1a168:	strbmi	r2, [r2], -r0, lsl #6
   1a16c:			; <UNDEFINED> instruction: 0xf7ff6a30
   1a170:	blvs	c58e14 <__assert_fail@plt+0xc555dc>
   1a174:	strtmi	r4, [r1], -r2, asr #12
   1a178:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   1a17c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1a180:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
   1a184:	stmib	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a188:			; <UNDEFINED> instruction: 0xf8cd230c
   1a18c:	andvs	r9, r3, r4
   1a190:	bvs	c53e80 <__assert_fail@plt+0xc50648>
   1a194:	teqeq	r0, r6, lsl #2	; <UNPREDICTABLE>
   1a198:	strbmi	r2, [r2], -r0, lsl #6
   1a19c:	blx	4581a2 <__assert_fail@plt+0x45496a>
   1a1a0:	eorseq	pc, ip, r8, lsr #17
   1a1a4:	blmi	1313ca4 <__assert_fail@plt+0x131046c>
   1a1a8:	rscscc	pc, pc, #79	; 0x4f
   1a1ac:	ldrdne	pc, [r4], -r8
   1a1b0:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   1a1b4:	blx	ffa581ba <__assert_fail@plt+0xffa54982>
   1a1b8:	svclt	0x00183800
   1a1bc:	stmdacs	r0, {r0, sp}
   1a1c0:	muls	lr, sl, r0
   1a1c4:	movwcs	r4, #1538	; 0x602
   1a1c8:	ldrtmi	r4, [r0], -r1, asr #12
   1a1cc:	blx	ff7581d2 <__assert_fail@plt+0xff75499a>
   1a1d0:			; <UNDEFINED> instruction: 0xf47f2800
   1a1d4:	movwcs	sl, #7881	; 0x1ec9
   1a1d8:	movwls	r6, #56112	; 0xdb30
   1a1dc:			; <UNDEFINED> instruction: 0xf8d8e543
   1a1e0:	strcs	r0, [r0], #-12
   1a1e4:	bl	2d8190 <__assert_fail@plt+0x2d4958>
   1a1e8:			; <UNDEFINED> instruction: 0xf8c89b08
   1a1ec:	blcs	ea224 <__assert_fail@plt+0xe69ec>
   1a1f0:	movwcs	sp, #52	; 0x34
   1a1f4:	str	r9, [r7, -r1, lsl #6]
   1a1f8:			; <UNDEFINED> instruction: 0xf7e94618
   1a1fc:	blvs	c54dd4 <__assert_fail@plt+0xc5159c>
   1a200:	blvs	d13d3c <__assert_fail@plt+0xd10504>
   1a204:	stmdals	r1, {r0, r1, r2, r9, sp}
   1a208:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
   1a20c:	eorscs	pc, ip, r8, lsr #17
   1a210:			; <UNDEFINED> instruction: 0xf7ff6333
   1a214:	strb	pc, [ip, r7, asr #19]!	; <UNPREDICTABLE>
   1a218:	vhsub.s8	d18, d0, d3
   1a21c:			; <UNDEFINED> instruction: 0xf7fe4106
   1a220:	strdls	pc, [lr], -pc	; <UNPREDICTABLE>
   1a224:	blls	253ca0 <__assert_fail@plt+0x250468>
   1a228:	orrsle	r2, r1, r3, lsl #22
   1a22c:	strcs	r9, [r0], #-2062	; 0xfffff7f2
   1a230:	ldr	r2, [r2], r1, lsl #10
   1a234:	blcs	100e5c <__assert_fail@plt+0xfd624>
   1a238:	movwcs	sp, #16859	; 0x41db
   1a23c:	eorscc	pc, ip, r8, lsr #17
   1a240:	stmib	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a244:			; <UNDEFINED> instruction: 0xf8c86803
   1a248:	ldrb	r3, [sp], r0, lsr #32
   1a24c:			; <UNDEFINED> instruction: 0xf0126b32
   1a250:	andle	r0, sp, r4, lsl #4
   1a254:	strls	r4, [r1], #-1575	; 0xfffff9d9
   1a258:	ldr	r9, [r9, -r9, lsl #8]
   1a25c:			; <UNDEFINED> instruction: 0xf8a82304
   1a260:			; <UNDEFINED> instruction: 0xf7e9303c
   1a264:	strls	lr, [r1], #-2428	; 0xfffff684
   1a268:			; <UNDEFINED> instruction: 0xf8c86803
   1a26c:	strb	r3, [fp], r0, lsr #32
   1a270:	stmdals	sl, {r0, r2, r3, r8, fp, ip, pc}
   1a274:	svclt	0x00182800
   1a278:	stmdbcs	r0, {r8, sp}
   1a27c:	svcge	0x002ef47f
   1a280:	ldr	r9, [fp, -r1, lsl #2]!
   1a284:	ldrdhi	pc, [r8], -sp
   1a288:			; <UNDEFINED> instruction: 0xf7e84620
   1a28c:	stmdals	r1, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1a290:			; <UNDEFINED> instruction: 0xf988f7ff
   1a294:	ldrdeq	pc, [ip], -r8
   1a298:	b	fec58244 <__assert_fail@plt+0xfec54a0c>
   1a29c:	andcs	r6, r0, #52224	; 0xcc00
   1a2a0:			; <UNDEFINED> instruction: 0xf8c82107
   1a2a4:	vst4.8	{d18-d21}, [r3], ip
   1a2a8:			; <UNDEFINED> instruction: 0xf8a85300
   1a2ac:	teqvs	r3, #60	; 0x3c
   1a2b0:	andls	r9, r1, #3072	; 0xc00
   1a2b4:	andsvs	r2, sl, r4, lsr #4
   1a2b8:			; <UNDEFINED> instruction: 0xf7e9e6a6
   1a2bc:	svclt	0x0000e808
   1a2c0:	andeq	r5, r2, r4, rrx
   1a2c4:			; <UNDEFINED> instruction: 0x000002b4
   1a2c8:	andeq	r2, r1, r4, lsl #29
   1a2cc:	andeq	r4, r2, r4, lsl #25
   1a2d0:			; <UNDEFINED> instruction: 0xfffff387
   1a2d4:	andeq	r2, r1, r6, lsl #21
   1a2d8:	svcmi	0x00f0e92d
   1a2dc:	ldrbtvs	pc, [pc], #-1057	; 1a2e4 <__assert_fail@plt+0x16aac>	; <UNPREDICTABLE>
   1a2e0:	blhi	d579c <__assert_fail@plt+0xd1f64>
   1a2e4:	streq	pc, [pc], #-36	; 1a2ec <__assert_fail@plt+0x16ab4>
   1a2e8:	stccs	0, cr11, [r0], {131}	; 0x83
   1a2ec:	msrhi	CPSR_fx, r0, asr #32
   1a2f0:	movwvc	pc, #5121	; 0x1401	; <UNPREDICTABLE>
   1a2f4:			; <UNDEFINED> instruction: 0xf5b3460d
   1a2f8:			; <UNDEFINED> instruction: 0xf0007f01
   1a2fc:			; <UNDEFINED> instruction: 0xf011810e
   1a300:			; <UNDEFINED> instruction: 0xf0000412
   1a304:	strmi	r8, [r6], -sl, lsl #2
   1a308:	rsbcs	r2, r0, r1, lsl #2
   1a30c:			; <UNDEFINED> instruction: 0xf7e84690
   1a310:			; <UNDEFINED> instruction: 0x4604eed6
   1a314:			; <UNDEFINED> instruction: 0xf0002800
   1a318:	sbfxeq	r8, r2, #1, #12
   1a31c:	rsbeq	pc, r3, #111	; 0x6f
   1a320:			; <UNDEFINED> instruction: 0xf425bf48
   1a324:			; <UNDEFINED> instruction: 0xf8c07300
   1a328:	svclt	0x0044802c
   1a32c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1a330:	ldmdavs	r3!, {r0, r1, r8, r9, sp, lr}
   1a334:	movwvs	fp, #24408	; 0x5f58
   1a338:	blcs	32b48 <__assert_fail@plt+0x2f310>
   1a33c:	rscshi	pc, pc, r0
   1a340:			; <UNDEFINED> instruction: 0x270046b1
   1a344:			; <UNDEFINED> instruction: 0xf7e94618
   1a348:			; <UNDEFINED> instruction: 0xf859e8ea
   1a34c:	addmi	r3, r7, #4, 30
   1a350:			; <UNDEFINED> instruction: 0x4607bf38
   1a354:	mvnsle	r2, r0, lsl #22
   1a358:			; <UNDEFINED> instruction: 0xf5b21c7a
   1a35c:	svclt	0x00385f80
   1a360:	addpl	pc, r0, #1325400064	; 0x4f000000
   1a364:	msreq	CPSR_s, r4, lsl #2
   1a368:	andseq	pc, r8, r4, lsl #2
   1a36c:	blx	fe9d8370 <__assert_fail@plt+0xfe9d4b38>
   1a370:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1a374:	sbchi	pc, r7, r0
   1a378:	ldrdlt	pc, [r0], -r6
   1a37c:	svceq	0x0000f1bb
   1a380:	sbcshi	pc, r5, r0
   1a384:	andcs	r4, r0, #2048000	; 0x1f4000
   1a388:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a38c:			; <UNDEFINED> instruction: 0xf8e6f7ff
   1a390:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1a394:	adcshi	pc, r4, r0
   1a398:	mvnscc	pc, #79	; 0x4f
   1a39c:	movwvs	r6, #14385	; 0x3831
   1a3a0:			; <UNDEFINED> instruction: 0xf1b86383
   1a3a4:	andle	r0, r2, r0, lsl #30
   1a3a8:			; <UNDEFINED> instruction: 0xf3c06b20
   1a3ac:	stmdbcs	r0, {r7, r9, fp, sp}
   1a3b0:	rschi	pc, r2, r0
   1a3b4:	strvs	pc, [r0, #-1157]	; 0xfffffb7b
   1a3b8:	eorseq	pc, r0, #4, 2
   1a3bc:	strbcs	pc, [r0, #965]	; 0x3c5	; <UNPREDICTABLE>
   1a3c0:			; <UNDEFINED> instruction: 0xf8cd2300
   1a3c4:	cdp	0, 0, cr11, cr8, cr0, {0}
   1a3c8:			; <UNDEFINED> instruction: 0x46c32a10
   1a3cc:	ssatmi	r4, #9, pc, lsl #12	; <UNPREDICTABLE>
   1a3d0:			; <UNDEFINED> instruction: 0x460d4699
   1a3d4:	ands	r9, r0, r1, lsl #6
   1a3d8:	andcs	r2, r2, #0, 6
   1a3dc:	tstcs	lr, #192, 18	; 0x300000
   1a3e0:	strhi	r2, [r3, fp, lsl #6]
   1a3e4:	svceq	0x0000f1bb
   1a3e8:	adcvs	sp, pc, ip, ror r0	; <UNPREDICTABLE>
   1a3ec:			; <UNDEFINED> instruction: 0xf856462f
   1a3f0:			; <UNDEFINED> instruction: 0xf1095f04
   1a3f4:	vstrcs.16	s0, [r0, #-2]	; <UNPREDICTABLE>
   1a3f8:			; <UNDEFINED> instruction: 0x4628d035
   1a3fc:	stm	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a400:	svclt	0x00942802
   1a404:			; <UNDEFINED> instruction: 0xf0082300
   1a408:	blcs	1b014 <__assert_fail@plt+0x177dc>
   1a40c:			; <UNDEFINED> instruction: 0x4602d15d
   1a410:	strtmi	r4, [r0], -r9, lsr #12
   1a414:			; <UNDEFINED> instruction: 0xf8a2f7ff
   1a418:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a41c:	andcs	sp, r0, #104	; 0x68
   1a420:	bls	33030 <__assert_fail@plt+0x2f7f8>
   1a424:	svclt	0x000c2f00
   1a428:			; <UNDEFINED> instruction: 0xf00a2300
   1a42c:			; <UNDEFINED> instruction: 0xf1000301
   1a430:			; <UNDEFINED> instruction: 0x618101b0
   1a434:	blcs	32544 <__assert_fail@plt+0x2ed0c>
   1a438:	strmi	sp, [r2], -lr, asr #3
   1a43c:	bne	455ca4 <__assert_fail@plt+0x45246c>
   1a440:			; <UNDEFINED> instruction: 0xf7ff6a20
   1a444:			; <UNDEFINED> instruction: 0x87a8f9bd
   1a448:	svceq	0x0000f1bb
   1a44c:			; <UNDEFINED> instruction: 0xf8c5d1cd
   1a450:	svccs	0x0000b008
   1a454:	strtmi	sp, [pc], -r8, asr #2
   1a458:			; <UNDEFINED> instruction: 0xf8569501
   1a45c:			; <UNDEFINED> instruction: 0xf1095f04
   1a460:	vstrcs.16	s0, [r0, #-2]	; <UNPREDICTABLE>
   1a464:	ldrbmi	sp, [r8], r9, asr #3
   1a468:	svceq	0x0000f1b8
   1a46c:			; <UNDEFINED> instruction: 0xf1b9bf18
   1a470:			; <UNDEFINED> instruction: 0xf8dd0f01
   1a474:	stmdble	r5, {ip, sp, pc}
   1a478:			; <UNDEFINED> instruction: 0x464a4639
   1a47c:			; <UNDEFINED> instruction: 0xf7ff4620
   1a480:	strmi	pc, [r7], -pc, lsr #16
   1a484:	andcs	r4, r0, #1015808	; 0xf8000
   1a488:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a48c:			; <UNDEFINED> instruction: 0xf866f7ff
   1a490:	cmnlt	r8, #32
   1a494:	movwcs	r2, #37377	; 0x9201
   1a498:			; <UNDEFINED> instruction: 0xf1046087
   1a49c:	movwvs	r0, #8504	; 0x2138
   1a4a0:	blvs	83c2b4 <__assert_fail@plt+0x838a7c>
   1a4a4:	blx	bd84a8 <__assert_fail@plt+0xbd4c70>
   1a4a8:	blvs	887130 <__assert_fail@plt+0x8838f8>
   1a4ac:	svcvc	0x0001f411
   1a4b0:			; <UNDEFINED> instruction: 0xf104d055
   1a4b4:			; <UNDEFINED> instruction: 0xf04f003c
   1a4b8:			; <UNDEFINED> instruction: 0xf00a31ff
   1a4bc:	strtmi	pc, [r0], -r1, lsr #28
   1a4c0:	ldc	0, cr11, [sp], #12
   1a4c4:	pop	{r1, r8, r9, fp, pc}
   1a4c8:	mcrne	15, 2, r8, cr2, cr0, {7}
   1a4cc:	stcpl	8, cr1, [sl], #684	; 0x2ac
   1a4d0:	orrsle	r2, ip, pc, lsr #20
   1a4d4:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   1a4d8:	orrsle	r2, r8, pc, lsr #20
   1a4dc:	stmdacs	r1, {r0, fp, ip, sp}
   1a4e0:			; <UNDEFINED> instruction: 0xe794d1f8
   1a4e4:	andlt	pc, r8, r0, asr #17
   1a4e8:	strls	r9, [r1, #-2817]	; 0xfffff4ff
   1a4ec:			; <UNDEFINED> instruction: 0xe77e609d
   1a4f0:	ldrdlt	pc, [r0], -sp
   1a4f4:			; <UNDEFINED> instruction: 0xf7ff4638
   1a4f8:			; <UNDEFINED> instruction: 0x4658f855
   1a4fc:	cdp	7, 6, cr15, cr8, cr8, {7}
   1a500:			; <UNDEFINED> instruction: 0xf7e869a0
   1a504:	strtmi	lr, [r0], -r6, ror #28
   1a508:			; <UNDEFINED> instruction: 0xf7e82400
   1a50c:	strtmi	lr, [r0], -r2, ror #28
   1a510:	ldc	0, cr11, [sp], #12
   1a514:	pop	{r1, r8, r9, fp, pc}
   1a518:			; <UNDEFINED> instruction: 0xf7e98ff0
   1a51c:	tstcs	r6, #32, 16	; 0x200000
   1a520:	strtmi	r6, [r0], -r3
   1a524:	ldc	0, cr11, [sp], #12
   1a528:	pop	{r1, r8, r9, fp, pc}
   1a52c:			; <UNDEFINED> instruction: 0xf1b88ff0
   1a530:	andsle	r0, r2, r0, lsl #30
   1a534:	ldrbmi	r6, [r9], -r0, lsr #22
   1a538:	bcs	fe057440 <__assert_fail@plt+0xfe053c08>
   1a53c:	vst1.8	{d30}, [pc :256], r7
   1a540:	str	r5, [pc, -r0, lsl #5]
   1a544:	stmda	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a548:	tstcs	r6, #0, 8
   1a54c:	strtmi	r6, [r0], -r3
   1a550:	ldc	0, cr11, [sp], #12
   1a554:	pop	{r1, r8, r9, fp, pc}
   1a558:	usub8mi	r8, pc, r0	; <UNPREDICTABLE>
   1a55c:	bmi	2943ac <__assert_fail@plt+0x290b74>
   1a560:	ldrbtmi	r6, [sl], #-2592	; 0xfffff5e0
   1a564:			; <UNDEFINED> instruction: 0xf9faf7ff
   1a568:	mvnvs	r2, r0, lsl #16
   1a56c:	blvs	90a46c <__assert_fail@plt+0x906c34>
   1a570:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1a574:	ldr	r6, [ip, r3, lsr #6]
   1a578:	str	r4, [r3, pc, lsl #12]
   1a57c:	andeq	r0, r1, lr, lsl #30
   1a580:	andeq	r0, r1, lr, lsl #28
   1a584:	andeq	pc, r0, r2, lsr #30
   1a588:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   1a58c:			; <UNDEFINED> instruction: 0xb1bb4605
   1a590:	bcs	35200 <__assert_fail@plt+0x319c8>
   1a594:	rsb	sp, r5, r6, lsl #20
   1a598:	cdp	7, 1, cr15, cr10, cr8, {7}
   1a59c:	strtmi	r6, [r3], -r2, lsr #22
   1a5a0:	blle	2a4da8 <__assert_fail@plt+0x2a1570>
   1a5a4:			; <UNDEFINED> instruction: 0x4618689c
   1a5a8:	mvnsle	r2, r0, lsl #24
   1a5ac:			; <UNDEFINED> instruction: 0xf7e8685c
   1a5b0:	blvs	8d5df8 <__assert_fail@plt+0x8d25c0>
   1a5b4:	bcs	2be48 <__assert_fail@plt+0x28610>
   1a5b8:			; <UNDEFINED> instruction: 0x4620daf4
   1a5bc:	cdp	7, 0, cr15, cr8, cr8, {7}
   1a5c0:	tstlt	r8, r8, ror #16
   1a5c4:			; <UNDEFINED> instruction: 0xffeef7fe
   1a5c8:			; <UNDEFINED> instruction: 0xf7e868a8
   1a5cc:	stmibvs	r8!, {r1, r9, sl, fp, sp, lr, pc}
   1a5d0:	ldcl	7, cr15, [lr, #928]!	; 0x3a0
   1a5d4:	ldreq	r6, [sl, #2859]	; 0xb2b
   1a5d8:	bvs	a4fa44 <__assert_fail@plt+0xa4c20c>
   1a5dc:	ble	9a45e4 <__assert_fail@plt+0x9a0dac>
   1a5e0:			; <UNDEFINED> instruction: 0xf1052400
   1a5e4:			; <UNDEFINED> instruction: 0xf7fe003c
   1a5e8:	blvs	1a5a5a4 <__assert_fail@plt+0x1a56d6c>
   1a5ec:			; <UNDEFINED> instruction: 0xf7f5b108
   1a5f0:	blvs	b18964 <__assert_fail@plt+0xb1512c>
   1a5f4:			; <UNDEFINED> instruction: 0xf4136ba8
   1a5f8:	eorle	r7, r0, r1, lsl #31
   1a5fc:			; <UNDEFINED> instruction: 0xf7f5b108
   1a600:			; <UNDEFINED> instruction: 0x4628f8d3
   1a604:	stcl	7, cr15, [r4, #928]!	; 0x3a0
   1a608:			; <UNDEFINED> instruction: 0x4620bb74
   1a60c:			; <UNDEFINED> instruction: 0x075bbd70
   1a610:	stmibvs	r8!, {r1, r2, r5, r6, r7, sl, ip, lr, pc}^
   1a614:	stm	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a618:	stmibvs	r8!, {r5, r7, r8, fp, ip, sp, pc}^
   1a61c:	stmia	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a620:	sbcsle	r2, sp, r0, lsl #16
   1a624:	svc	0x009af7e8
   1a628:	ldmdavs	r4!, {r1, r2, r9, sl, lr}
   1a62c:			; <UNDEFINED> instruction: 0xf7e9e7d9
   1a630:	stmdacs	r0, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
   1a634:			; <UNDEFINED> instruction: 0xf7e8d0d4
   1a638:	stmdavs	r4, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1a63c:			; <UNDEFINED> instruction: 0xf7e8e7d1
   1a640:	ldrb	lr, [lr, r8, asr #27]
   1a644:	svc	0x008af7e8
   1a648:	stmibvs	r8!, {r1, r2, r9, sl, lr}^
   1a64c:			; <UNDEFINED> instruction: 0xf7e96834
   1a650:	cdpne	8, 0, cr14, cr3, cr10, {6}
   1a654:	movwcs	fp, #7960	; 0x1f18
   1a658:	svclt	0x00182c00
   1a65c:	blcs	23264 <__assert_fail@plt+0x1fa2c>
   1a660:			; <UNDEFINED> instruction: 0xe7e2d0bf
   1a664:			; <UNDEFINED> instruction: 0xe7a8461c
   1a668:	svc	0x0078f7e8
   1a66c:			; <UNDEFINED> instruction: 0xf04f6004
   1a670:			; <UNDEFINED> instruction: 0xe7ca34ff
   1a674:	strdlt	fp, [r3], r0
   1a678:	stccs	8, cr6, [r0], {4}
   1a67c:	blvs	8e7e0 <__assert_fail@plt+0x8afa8>
   1a680:			; <UNDEFINED> instruction: 0xf4114605
   1a684:	cmple	r2, r0, lsl #6
   1a688:	strhcs	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   1a68c:			; <UNDEFINED> instruction: 0xf8a42003
   1a690:	bcs	5a798 <__assert_fail@plt+0x56f60>
   1a694:	tsthi	pc, r0	; <UNPREDICTABLE>
   1a698:	svchi	0x00a32a02
   1a69c:	blcs	8e7d0 <__assert_fail@plt+0x8af98>
   1a6a0:	rsbs	sp, lr, sp, lsl #2
   1a6a4:	eorvs	r4, ip, r0, lsr r6
   1a6a8:	ldc	7, cr15, [r2, #928]	; 0x3a0
   1a6ac:	vmlacs.f64	d6, d0, d22
   1a6b0:	addhi	pc, ip, r0
   1a6b4:	strhcc	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   1a6b8:			; <UNDEFINED> instruction: 0xf0402b04
   1a6bc:			; <UNDEFINED> instruction: 0x462680bd
   1a6c0:	stccs	8, cr6, [r0], {164}	; 0xa4
   1a6c4:	ldmdavs	r7!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1a6c8:	blcs	34abc <__assert_fail@plt+0x31284>
   1a6cc:	orrhi	pc, r8, r0, asr #32
   1a6d0:	eorvs	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
   1a6d4:	ldcl	7, cr15, [ip, #-928]!	; 0xfffffc60
   1a6d8:	movwcc	r6, #6971	; 0x1b3b
   1a6dc:	teqhi	sp, r0	; <UNPREDICTABLE>
   1a6e0:	blcs	2fe5d4 <__assert_fail@plt+0x2fad9c>
   1a6e4:	rscshi	pc, r5, r0
   1a6e8:			; <UNDEFINED> instruction: 0x21006abb
   1a6ec:	ldrbpl	r6, [r1], #2474	; 0x9aa
   1a6f0:	blcs	353e4 <__assert_fail@plt+0x31bac>
   1a6f4:	teqhi	sp, r0	; <UNPREDICTABLE>
   1a6f8:			; <UNDEFINED> instruction: 0x079e8ffb
   1a6fc:	mrshi	pc, (UNDEF: 18)	; <UNPREDICTABLE>
   1a700:			; <UNDEFINED> instruction: 0xf14007da
   1a704:	blvs	a3ad68 <__assert_fail@plt+0xa37530>
   1a708:	blcs	be5fc <__assert_fail@plt+0xbadc4>
   1a70c:	bvs	f0e740 <__assert_fail@plt+0xf0af08>
   1a710:			; <UNDEFINED> instruction: 0xf0402b00
   1a714:	movwcs	r8, #24875	; 0x612b
   1a718:	teqeq	r8, r5, lsl #2	; <UNPREDICTABLE>
   1a71c:			; <UNDEFINED> instruction: 0x87bb463a
   1a720:	blx	8d8724 <__assert_fail@plt+0x8d4eec>
   1a724:	streq	r6, [r3], #2856	; 0xb28
   1a728:	shsaxmi	fp, ip, r8
   1a72c:	strcs	sp, [r0], #-1280	; 0xfffffb00
   1a730:	andlt	r4, r3, r0, lsr #12
   1a734:			; <UNDEFINED> instruction: 0xf1a3bdf0
   1a738:	bcs	5af70 <__assert_fail@plt+0x57738>
   1a73c:	adchi	pc, pc, r0, asr #4
   1a740:			; <UNDEFINED> instruction: 0xd1bc2b01
   1a744:	strle	r0, [r7, #-1611]	; 0xfffff9b5
   1a748:			; <UNDEFINED> instruction: 0x6712e9d4
   1a74c:	movwcs	lr, #18901	; 0x49d5
   1a750:	svclt	0x0008429f
   1a754:			; <UNDEFINED> instruction: 0xd1264296
   1a758:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
   1a75c:	sbchi	pc, sl, r0
   1a760:			; <UNDEFINED> instruction: 0xf10004ce
   1a764:	stmibvs	r3!, {r6, r7, pc}
   1a768:	rscscc	pc, pc, #79	; 0x4f
   1a76c:	strtmi	r4, [r8], -r1, lsr #12
   1a770:			; <UNDEFINED> instruction: 0xf90af7ff
   1a774:			; <UNDEFINED> instruction: 0xf0002800
   1a778:			; <UNDEFINED> instruction: 0xf7e880d6
   1a77c:	svchi	0x00e3eef0
   1a780:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1a784:	strbhi	r6, [r3, r2, lsl #16]!
   1a788:	stmdavs	ip!, {r1, r5, r9, sp, lr}^
   1a78c:			; <UNDEFINED> instruction: 0xf0002c00
   1a790:	strtmi	r8, [r3], -fp, asr #1
   1a794:	ldmibvs	r2, {r1, r3, r4, r6, fp, sp, lr}
   1a798:	ldmvs	fp, {r1, r3, r4, r7, r8, sp, lr}
   1a79c:	mvnsle	r2, r0, lsl #22
   1a7a0:	bcs	152ab0 <__assert_fail@plt+0x14f278>
   1a7a4:	svchi	0x00e3d1ce
   1a7a8:			; <UNDEFINED> instruction: 0xf100079f
   1a7ac:	stmdavs	r8!, {r0, r4, r5, r8, pc}^
   1a7b0:			; <UNDEFINED> instruction: 0xf7feb118
   1a7b4:	movwcs	pc, #3831	; 0xef7	; <UNPREDICTABLE>
   1a7b8:	movwcs	r6, #24683	; 0x606b
   1a7bc:			; <UNDEFINED> instruction: 0xf1056b28
   1a7c0:			; <UNDEFINED> instruction: 0x46220138
   1a7c4:			; <UNDEFINED> instruction: 0xf7ff87a3
   1a7c8:	ldr	pc, [r1, pc, asr #19]!
   1a7cc:			; <UNDEFINED> instruction: 0xf7fe4628
   1a7d0:	blvs	b1a72c <__assert_fail@plt+0xb16ef4>
   1a7d4:			; <UNDEFINED> instruction: 0xf0402800
   1a7d8:			; <UNDEFINED> instruction: 0xf4138113
   1a7dc:	blvs	fea3a5e8 <__assert_fail@plt+0xfea36db0>
   1a7e0:	tsthi	r3, r0	; <UNPREDICTABLE>
   1a7e4:			; <UNDEFINED> instruction: 0xf7f4b108
   1a7e8:	blvs	191a76c <__assert_fail@plt+0x1916f34>
   1a7ec:	ldrteq	pc, [r0], r4, lsl #2	; <UNPREDICTABLE>
   1a7f0:	ldrtmi	r6, [r1], -r8, lsr #19
   1a7f4:	adcvs	r1, r3, #23040	; 0x5a00
   1a7f8:	stcl	7, cr15, [r2], #928	; 0x3a0
   1a7fc:			; <UNDEFINED> instruction: 0x212f4630
   1a800:	svc	0x0056f7e8
   1a804:	addmi	fp, r6, #112, 2
   1a808:	addshi	pc, r1, r0
   1a80c:	tstls	r1, r1, asr #24
   1a810:			; <UNDEFINED> instruction: 0xf7e84608
   1a814:	stmdbls	r1, {r2, r7, r9, sl, fp, sp, lr, pc}
   1a818:	ldrtmi	r4, [r0], -r7, lsl #12
   1a81c:			; <UNDEFINED> instruction: 0xf7e81c7a
   1a820:	cmnvs	r7, #208, 24	; 0xd000
   1a824:			; <UNDEFINED> instruction: 0xf10569ab
   1a828:	blvs	a1ad10 <__assert_fail@plt+0xa174d8>
   1a82c:	movwcc	lr, #27076	; 0x69c4
   1a830:			; <UNDEFINED> instruction: 0xf868f7ff
   1a834:	ands	r8, r6, r0, lsr #31
   1a838:			; <UNDEFINED> instruction: 0xf0002b02
   1a83c:	stmdavs	r1!, {r0, r2, r3, r5, r6, r7, pc}^
   1a840:	stmibvs	fp!, {r0, r1, r2, r3, r5, r9, sl, sp}
   1a844:	stmibvs	r9, {r1, r3, r7, r9, fp, sp, lr}^
   1a848:	stcpl	14, cr1, [r9], {80}	; 0x50
   1a84c:	svclt	0x001842b1
   1a850:			; <UNDEFINED> instruction: 0xf1044610
   1a854:	ldrpl	r0, [lr], #-432	; 0xfffffe50
   1a858:	blvs	18ab8c0 <__assert_fail@plt+0x18a8088>
   1a85c:	andcc	r3, r1, #1
   1a860:	stc	7, cr15, [lr], #928	; 0x3a0
   1a864:	stmdacs	fp, {r5, r7, r8, r9, sl, fp, pc}
   1a868:	eorle	r6, r7, ip, lsr #32
   1a86c:			; <UNDEFINED> instruction: 0xf47f2801
   1a870:	blvs	9065f4 <__assert_fail@plt+0x902dbc>
   1a874:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1a878:	stmib	r5, {r1, r4, r8, r9, sp}^
   1a87c:	blvs	a23494 <__assert_fail@plt+0xa1fc5c>
   1a880:	teqeq	r8, r5, lsl #2	; <UNPREDICTABLE>
   1a884:			; <UNDEFINED> instruction: 0xf7ff4622
   1a888:			; <UNDEFINED> instruction: 0x4605f937
   1a88c:			; <UNDEFINED> instruction: 0xf47f2800
   1a890:			; <UNDEFINED> instruction: 0xf7e8af4f
   1a894:	strtmi	lr, [ip], -r4, ror #28
   1a898:	andvs	r2, r3, ip, lsl #6
   1a89c:	bvs	a545c4 <__assert_fail@plt+0xa50d8c>
   1a8a0:	teqeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   1a8a4:	strtmi	r2, [r2], -r1, lsl #6
   1a8a8:			; <UNDEFINED> instruction: 0xff8af7fe
   1a8ac:	strhi	r2, [r0, r1, lsl #16]!
   1a8b0:	sbcshi	pc, r6, r0
   1a8b4:	eorvs	r2, ip, fp, lsl #16
   1a8b8:	svcge	0x003af47f
   1a8bc:	tstcs	lr, #212, 18	; 0x350000
   1a8c0:	svclt	0x00082b00
   1a8c4:	rsble	r2, r7, r2, lsl #20
   1a8c8:	svclt	0x00082b00
   1a8cc:			; <UNDEFINED> instruction: 0xf43f2a01
   1a8d0:			; <UNDEFINED> instruction: 0xf7e8af2f
   1a8d4:	bvs	a566e4 <__assert_fail@plt+0xa52eac>
   1a8d8:	teqeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   1a8dc:			; <UNDEFINED> instruction: 0xf7fe4622
   1a8e0:	strhi	pc, [r0, pc, ror #30]!
   1a8e4:	vld1.8	{d14}, [r1 :128], r4
   1a8e8:			; <UNDEFINED> instruction: 0x63295180
   1a8ec:	mrc2	7, 2, pc, cr10, cr14, {7}
   1a8f0:	rsbvs	r2, fp, r0, lsl #6
   1a8f4:	strtmi	r2, [r8], -r3, lsl #2
   1a8f8:			; <UNDEFINED> instruction: 0xf98cf7ff
   1a8fc:	bicslt	r6, r8, r8, rrx
   1a900:	ands	r4, r1, r4, lsl #12
   1a904:	bvs	1e355b8 <__assert_fail@plt+0x1e31d80>
   1a908:	strle	r0, [r8], #-1884	; 0xfffff8a4
   1a90c:			; <UNDEFINED> instruction: 0xf1400599
   1a910:	strmi	r8, [r1], -r1, lsr #1
   1a914:	strtmi	r2, [r8], -r1, lsl #4
   1a918:			; <UNDEFINED> instruction: 0xff08f7fe
   1a91c:			; <UNDEFINED> instruction: 0xf7e86a78
   1a920:	blvs	a566b0 <__assert_fail@plt+0xa52e78>
   1a924:	stmdavs	ip!, {r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   1a928:	rsbvs	r2, fp, r0, lsl #6
   1a92c:	ldmdavc	r3!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}^
   1a930:			; <UNDEFINED> instruction: 0xf43f2b00
   1a934:			; <UNDEFINED> instruction: 0xe769af77
   1a938:	streq	r6, [r1], #2856	; 0xb28
   1a93c:	mrcge	5, 7, APSR_nzcv, cr7, cr15, {1}
   1a940:			; <UNDEFINED> instruction: 0xb1236a23
   1a944:	blcs	13e7d8 <__assert_fail@plt+0x13afa0>
   1a948:	movwcs	fp, #32540	; 0x7f1c
   1a94c:			; <UNDEFINED> instruction: 0xf10587a3
   1a950:			; <UNDEFINED> instruction: 0x46220138
   1a954:			; <UNDEFINED> instruction: 0xf908f7ff
   1a958:	ldrtmi	lr, [r8], -sl, ror #13
   1a95c:	ldc	7, cr15, [r8], #-928	; 0xfffffc60
   1a960:	ldcl	7, cr15, [ip, #928]!	; 0x3a0
   1a964:	andvs	r2, r3, r0, lsl #6
   1a968:	strbt	r6, [r1], fp, lsr #32
   1a96c:	ldrhi	r2, [fp, r7, lsl #6]!
   1a970:			; <UNDEFINED> instruction: 0x4628e6d9
   1a974:			; <UNDEFINED> instruction: 0xff02f7fe
   1a978:			; <UNDEFINED> instruction: 0xf43f2800
   1a97c:			; <UNDEFINED> instruction: 0xf7e8aec4
   1a980:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1a984:	eorsvs	r6, fp, #40, 22	; 0xa000
   1a988:	andpl	pc, r0, r0, asr #8
   1a98c:			; <UNDEFINED> instruction: 0x63288fbb
   1a990:			; <UNDEFINED> instruction: 0xf47f2b02
   1a994:			; <UNDEFINED> instruction: 0xe6caaebc
   1a998:	bvs	a34b38 <__assert_fail@plt+0xa31300>
   1a99c:	stmdblt	fp!, {r0, r1, r4, r5, r7, r8, r9, fp, sp, lr}
   1a9a0:			; <UNDEFINED> instruction: 0xf0036b2b
   1a9a4:	blcs	61b60c <__assert_fail@plt+0x617dd4>
   1a9a8:	addhi	pc, r2, r0
   1a9ac:			; <UNDEFINED> instruction: 0xf1052300
   1a9b0:			; <UNDEFINED> instruction: 0x46220130
   1a9b4:			; <UNDEFINED> instruction: 0xff04f7fe
   1a9b8:			; <UNDEFINED> instruction: 0xf4036da3
   1a9bc:			; <UNDEFINED> instruction: 0xf5b34370
   1a9c0:	strhi	r4, [r0, r0, lsl #31]!
   1a9c4:	svcge	0x0052f47f
   1a9c8:	blcs	3565c <__assert_fail@plt+0x31e24>
   1a9cc:	blvs	fed0eb84 <__assert_fail@plt+0xfed0b34c>
   1a9d0:	fldmiaxne	pc, {d19-d18}	;@ Deprecated
   1a9d4:			; <UNDEFINED> instruction: 0x63b3bf98
   1a9d8:			; <UNDEFINED> instruction: 0xf43f2801
   1a9dc:	ssat	sl, #8, r0, asr #30
   1a9e0:			; <UNDEFINED> instruction: 0x21036abb
   1a9e4:	strtmi	r6, [r8], -sl, lsr #19
   1a9e8:	ldrbpl	r6, [r4], #47	; 0x2f
   1a9ec:			; <UNDEFINED> instruction: 0xf912f7ff
   1a9f0:	bllt	142c204 <__assert_fail@plt+0x14289cc>
   1a9f4:	ldreq	r6, [sl], #2859	; 0xb2b
   1a9f8:	mrcge	5, 4, APSR_nzcv, cr9, cr15, {1}
   1a9fc:			; <UNDEFINED> instruction: 0xe6676877
   1aa00:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
   1aa04:			; <UNDEFINED> instruction: 0x632b4634
   1aa08:			; <UNDEFINED> instruction: 0xf7e8e692
   1aa0c:	strbt	lr, [ip], r2, ror #23
   1aa10:			; <UNDEFINED> instruction: 0xf7e86a60
   1aa14:	strb	lr, [sl], r8, ror #29
   1aa18:			; <UNDEFINED> instruction: 0xf1056a28
   1aa1c:	movwcs	r0, #4400	; 0x1130
   1aa20:			; <UNDEFINED> instruction: 0xf7fe4622
   1aa24:	stmdacs	r1, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1aa28:	eorle	r8, sp, r0, lsr #15
   1aa2c:			; <UNDEFINED> instruction: 0xf8a42303
   1aa30:	str	r3, [r4, -r0, asr #32]
   1aa34:			; <UNDEFINED> instruction: 0xf04f4b30
   1aa38:	ldmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   1aa3c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   1aa40:			; <UNDEFINED> instruction: 0xffa2f7fe
   1aa44:	orrsle	r2, sl, r0, lsl #16
   1aa48:			; <UNDEFINED> instruction: 0x4630e65d
   1aa4c:			; <UNDEFINED> instruction: 0xf7e8461c
   1aa50:	ldrbt	lr, [r4], r0, asr #23
   1aa54:	cdp	7, 6, cr15, cr14, cr8, {7}
   1aa58:	teqle	r4, r0, lsl #16
   1aa5c:			; <UNDEFINED> instruction: 0xe75e6a78
   1aa60:	strbeq	r6, [sl, -r9, lsr #22]
   1aa64:	eorvs	fp, ip, r8, asr #30
   1aa68:	svcge	0x0003f53f
   1aa6c:	bvs	a2d300 <__assert_fail@plt+0xa29ac8>
   1aa70:			; <UNDEFINED> instruction: 0xf7fe447a
   1aa74:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1aa78:	blle	bb3400 <__assert_fail@plt+0xbafbc8>
   1aa7c:	svchi	0x00a08fe3
   1aa80:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1aa84:	strbt	r8, [lr], r3, ror #15
   1aa88:	strbeq	r6, [fp, -r9, lsr #22]
   1aa8c:	bmi	74fdcc <__assert_fail@plt+0x74c594>
   1aa90:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
   1aa94:			; <UNDEFINED> instruction: 0xff62f7fe
   1aa98:	rsbvs	r2, r0, #0, 16
   1aa9c:	svchi	0x00e3db25
   1aaa0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1aaa4:	strb	r8, [r1, r3, ror #15]
   1aaa8:			; <UNDEFINED> instruction: 0xf43f2801
   1aaac:	ldrt	sl, [pc], -r4, ror #29
   1aab0:	ldrtmi	r4, [r0], -r1, lsl #12
   1aab4:	mcr2	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   1aab8:	svclt	0x00082802
   1aabc:			; <UNDEFINED> instruction: 0xf43f8fa0
   1aac0:	bvs	a4661c <__assert_fail@plt+0xa42de4>
   1aac4:			; <UNDEFINED> instruction: 0xf7e8e772
   1aac8:	blvs	b15ff8 <__assert_fail@plt+0xb127c0>
   1aacc:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
   1aad0:	bvs	1e34ae0 <__assert_fail@plt+0x1e312a8>
   1aad4:			; <UNDEFINED> instruction: 0x632b623a
   1aad8:			; <UNDEFINED> instruction: 0xf7e8e721
   1aadc:	andcs	lr, r7, #64, 26	; 0x1000
   1aae0:	strhi	r6, [r2, r3, lsl #16]!
   1aae4:	eorvs	r6, ip, r3, lsr #4
   1aae8:			; <UNDEFINED> instruction: 0xf7e8e622
   1aaec:	andcs	lr, r7, #56, 26	; 0xe00
   1aaf0:	strhi	r6, [r2, r3, lsl #16]!
   1aaf4:	ldr	r6, [r9, r3, lsr #4]
   1aaf8:	strdeq	r2, [r1], -sl
   1aafc:	andeq	pc, r0, r4, lsl sl	; <UNPREDICTABLE>
   1ab00:	strdeq	pc, [r0], -r2
   1ab04:	stmdale	r3, {r2, r9, fp, sp}
   1ab08:			; <UNDEFINED> instruction: 0xf8a12000
   1ab0c:	ldrbmi	r2, [r0, -r0, asr #32]!
   1ab10:			; <UNDEFINED> instruction: 0xf7e8b508
   1ab14:	andscs	lr, r6, #36, 26	; 0x900
   1ab18:	andcs	r4, r1, r3, lsl #12
   1ab1c:	stclt	0, cr6, [r8, #-104]	; 0xffffff98
   1ab20:	mvnsmi	lr, sp, lsr #18
   1ab24:	strmi	r4, [r5], -ip, lsl #12
   1ab28:	ldc	7, cr15, [r8, #-928]	; 0xfffffc60
   1ab2c:			; <UNDEFINED> instruction: 0xf4344606
   1ab30:	svclt	0x001e5080
   1ab34:	andcs	r2, r0, r6, lsl r2
   1ab38:			; <UNDEFINED> instruction: 0xd12b6032
   1ab3c:	eorsvs	r6, r0, pc, lsr #16
   1ab40:			; <UNDEFINED> instruction: 0xf4136b2b
   1ab44:			; <UNDEFINED> instruction: 0xd1255300
   1ab48:	bcs	27ea38 <__assert_fail@plt+0x27b200>
   1ab4c:	ldmvs	r8!, {r3, r8, r9, sl, fp, ip, sp, pc}
   1ab50:	bcs	8ebd8 <__assert_fail@plt+0x8b3a0>
   1ab54:	stmdavs	r8!, {r5, r8, ip, lr, pc}^
   1ab58:			; <UNDEFINED> instruction: 0xf7feb108
   1ab5c:			; <UNDEFINED> instruction: 0xf5b4fd23
   1ab60:	svclt	0x00055f80
   1ab64:			; <UNDEFINED> instruction: 0xf04f6b2b
   1ab68:			; <UNDEFINED> instruction: 0xf04f0802
   1ab6c:	vst2.8	{d16-d17}, [r3], r1
   1ab70:	svclt	0x00085380
   1ab74:	blvs	ef3828 <__assert_fail@plt+0xeefff0>
   1ab78:	ldmibvs	fp!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
   1ab7c:	blcs	bf8bf0 <__assert_fail@plt+0xbf53b8>
   1ab80:	blvs	a8eb94 <__assert_fail@plt+0xa8b35c>
   1ab84:	streq	pc, [r4], #-17	; 0xffffffef
   1ab88:	strbmi	sp, [r1], -r9
   1ab8c:			; <UNDEFINED> instruction: 0xf7ff4628
   1ab90:	rsbvs	pc, r8, r1, asr #16
   1ab94:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1ab98:	pop	{r3, r4, r9, sl, lr}
   1ab9c:	bmi	53b364 <__assert_fail@plt+0x537b2c>
   1aba0:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
   1aba4:	mrc2	7, 6, pc, cr10, cr14, {7}
   1aba8:	svclt	0x00bc1e07
   1abac:	strtmi	r6, [r0], -ip, rrx
   1abb0:			; <UNDEFINED> instruction: 0x4641dbf0
   1abb4:			; <UNDEFINED> instruction: 0xf7ff4628
   1abb8:	blvs	b18c74 <__assert_fail@plt+0xb1543c>
   1abbc:	strvc	pc, [r0], #-1043	; 0xfffffbed
   1abc0:	tstle	r8, r8, rrx
   1abc4:			; <UNDEFINED> instruction: 0xf7e84638
   1abc8:	ldmdblt	r0, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   1abcc:			; <UNDEFINED> instruction: 0xf7e84638
   1abd0:	stmdavs	r8!, {r1, r3, r9, sl, fp, sp, lr, pc}^
   1abd4:			; <UNDEFINED> instruction: 0x4639e7de
   1abd8:	strtmi	r2, [r8], -r1, lsl #4
   1abdc:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
   1abe0:	ldmdavs	r5!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1abe4:			; <UNDEFINED> instruction: 0xf7e84638
   1abe8:			; <UNDEFINED> instruction: 0x4620edfe
   1abec:			; <UNDEFINED> instruction: 0xe7d16035
   1abf0:	andeq	pc, r0, r2, ror #17
   1abf4:			; <UNDEFINED> instruction: 0x460fb5f0
   1abf8:			; <UNDEFINED> instruction: 0x46164916
   1abfc:	addlt	r4, r3, r6, lsl sl
   1ac00:			; <UNDEFINED> instruction: 0x466c4479
   1ac04:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1ac08:			; <UNDEFINED> instruction: 0xf04f9201
   1ac0c:	mrslt	r0, R8_usr
   1ac10:	ldrtmi	r4, [r2], -r4, lsl #12
   1ac14:			; <UNDEFINED> instruction: 0x46204639
   1ac18:	bl	ffc58bc0 <__assert_fail@plt+0xffc55388>
   1ac1c:	svclt	0x00182e00
   1ac20:	svceq	0x0003f110
   1ac24:	stmdale	sl, {r0, r2, r9, sl, lr}
   1ac28:	blmi	2ed460 <__assert_fail@plt+0x2e9c28>
   1ac2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ac30:	blls	74ca0 <__assert_fail@plt+0x71468>
   1ac34:	qaddle	r4, sl, fp
   1ac38:	andlt	r4, r3, r8, lsr #12
   1ac3c:	strdcs	fp, [r0], -r0
   1ac40:	blx	11d6c70 <__assert_fail@plt+0x11d3438>
   1ac44:	mvnle	r2, r0, lsl #16
   1ac48:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
   1ac4c:	strb	r6, [fp, r3, lsr #32]!
   1ac50:	bl	f58bf8 <__assert_fail@plt+0xf553c0>
   1ac54:	muleq	r2, r0, r0
   1ac58:			; <UNDEFINED> instruction: 0x000002b4
   1ac5c:	andeq	r4, r2, r4, rrx
   1ac60:	mvnsmi	lr, sp, lsr #18
   1ac64:			; <UNDEFINED> instruction: 0xf7e84680
   1ac68:	movwcs	lr, #3162	; 0xc5a
   1ac6c:			; <UNDEFINED> instruction: 0xf8184644
   1ac70:	mrrcne	0, 0, r1, sl, cr3
   1ac74:			; <UNDEFINED> instruction: 0xf100295c
   1ac78:	andle	r0, r9, r1, lsl #10
   1ac7c:			; <UNDEFINED> instruction: 0xf8044295
   1ac80:	stmdble	r4!, {r0, r8, r9, fp, ip}
   1ac84:			; <UNDEFINED> instruction: 0xf8184613
   1ac88:	mrrcne	0, 0, r1, sl, cr3
   1ac8c:	mvnsle	r2, ip, asr r9
   1ac90:	adcmi	r1, r8, #24, 26	; 0x600
   1ac94:			; <UNDEFINED> instruction: 0xf818d2f2
   1ac98:	cdpcc	0, 3, cr6, cr0, cr2, {0}
   1ac9c:	svccs	0x0003b2f7
   1aca0:	strbmi	sp, [r3], #-2284	; 0xfffff714
   1aca4:	svccc	0x0030789f
   1aca8:	stc2	10, cr15, [r7], {95}	; 0x5f	; <UNPREDICTABLE>
   1acac:	svceq	0x0007f1bc
   1acb0:	ldmvc	fp, {r2, r5, r6, r7, fp, ip, lr, pc}^
   1acb4:	sbcslt	r3, fp, #48, 22	; 0xc000
   1acb8:	ldmle	pc, {r0, r1, r2, r8, r9, fp, sp}^	; <UNPREDICTABLE>
   1acbc:	strbeq	lr, [r6], r7, lsl #22
   1acc0:	bl	ec4d0 <__assert_fail@plt+0xe8c98>
   1acc4:	ldrmi	r0, [r3], -r6, asr #13
   1acc8:	blvs	98ce0 <__assert_fail@plt+0x954a8>
   1accc:	pop	{r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1acd0:	svclt	0x000081f0
   1acd4:			; <UNDEFINED> instruction: 0x4604b510
   1acd8:			; <UNDEFINED> instruction: 0xf7e86800
   1acdc:	stmdavs	r0!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
   1ace0:	b	1dd8c88 <__assert_fail@plt+0x1dd5450>
   1ace4:			; <UNDEFINED> instruction: 0xf7e868a0
   1ace8:			; <UNDEFINED> instruction: 0x7e23ea74
   1acec:	strle	r0, [r4], #-1883	; 0xfffff8a5
   1acf0:	pop	{r5, r9, sl, lr}
   1acf4:			; <UNDEFINED> instruction: 0xf7e84010
   1acf8:	stmiavs	r0!, {r0, r3, r5, r6, r9, fp, ip, sp, pc}^
   1acfc:	b	1a58ca4 <__assert_fail@plt+0x1a5546c>
   1ad00:	pop	{r5, r9, sl, lr}
   1ad04:			; <UNDEFINED> instruction: 0xf7e84010
   1ad08:	svclt	0x0000ba61
   1ad0c:	svcmi	0x00f0e92d
   1ad10:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1ad14:	blhi	d61d0 <__assert_fail@plt+0xd2998>
   1ad18:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1ad1c:			; <UNDEFINED> instruction: 0xf8df447a
   1ad20:			; <UNDEFINED> instruction: 0xf8df14b0
   1ad24:			; <UNDEFINED> instruction: 0xb08d04b0
   1ad28:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1ad2c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1ad30:			; <UNDEFINED> instruction: 0xf04f930b
   1ad34:	mrsls	r0, LR_svc
   1ad38:	stc	7, cr15, [r2, #-928]	; 0xfffffc60
   1ad3c:	stmdacs	r0, {r1, r8, fp, ip, pc}
   1ad40:	teqhi	lr, r0	; <UNPREDICTABLE>
   1ad44:	movwls	r2, #25344	; 0x6300
   1ad48:	blge	17f96c <__assert_fail@plt+0x17c134>
   1ad4c:			; <UNDEFINED> instruction: 0xf10d9302
   1ad50:			; <UNDEFINED> instruction: 0xf8df0a1c
   1ad54:			; <UNDEFINED> instruction: 0xf10d3484
   1ad58:			; <UNDEFINED> instruction: 0xf8df0918
   1ad5c:	strmi	fp, [r7], -r0, lsl #9
   1ad60:	vst3.16	{d20-d22}, [pc :256], fp
   1ad64:	ldrbtmi	r4, [fp], #639	; 0x27f
   1ad68:	andeq	pc, pc, #192, 4
   1ad6c:	bcc	fe456594 <__assert_fail@plt+0xfe452d5c>
   1ad70:	ldrtmi	r9, [fp], -r3, lsl #4
   1ad74:	ldrbmi	r2, [r1], -sl, lsl #4
   1ad78:			; <UNDEFINED> instruction: 0xf7e84648
   1ad7c:	andcc	lr, r1, ip, asr #19
   1ad80:	adchi	pc, r0, r0
   1ad84:	stmdals	r6, {r1, r3, r9, fp, sp, pc}
   1ad88:	blge	27f590 <__assert_fail@plt+0x27bd58>
   1ad8c:	ldrbmi	sl, [r9], -r8, lsl #20
   1ad90:	stc	7, cr15, [r4], {232}	; 0xe8
   1ad94:	stmdacs	r1, {r1, fp, ip, sp}
   1ad98:	bls	1d114c <__assert_fail@plt+0x1cd914>
   1ad9c:	blls	2a3224 <__assert_fail@plt+0x29f9ec>
   1ada0:	stmdaeq	r3, {r1, r8, r9, fp, sp, lr, pc}
   1ada4:			; <UNDEFINED> instruction: 0xf7e84640
   1ada8:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
   1adac:	strmi	sp, [r4], -r1, ror #1
   1adb0:			; <UNDEFINED> instruction: 0x21202500
   1adb4:	blpl	98dcc <__assert_fail@plt+0x95594>
   1adb8:			; <UNDEFINED> instruction: 0xf7e84620
   1adbc:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1adc0:	mrc	0, 0, sp, cr8, cr7, {6}
   1adc4:			; <UNDEFINED> instruction: 0xf8001a90
   1adc8:			; <UNDEFINED> instruction: 0xf7e85b01
   1adcc:	stmdacs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
   1add0:	stclne	0, cr13, [r3], {207}	; 0xcf
   1add4:	ldrmi	r2, [r8], -r0, lsr #2
   1add8:	bcc	456600 <__assert_fail@plt+0x452dc8>
   1addc:	bl	fe958d84 <__assert_fail@plt+0xfe95554c>
   1ade0:	sbcle	r2, r6, r0, lsl #16
   1ade4:			; <UNDEFINED> instruction: 0x21204606
   1ade8:	blpl	98e08 <__assert_fail@plt+0x955d0>
   1adec:			; <UNDEFINED> instruction: 0xf7e84630
   1adf0:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   1adf4:	strhvc	sp, [r5], -sp	; <UNPREDICTABLE>
   1adf8:			; <UNDEFINED> instruction: 0xf7ff4630
   1adfc:	qasxmi	pc, r0, r1	; <UNPREDICTABLE>
   1ae00:			; <UNDEFINED> instruction: 0xff2ef7ff
   1ae04:			; <UNDEFINED> instruction: 0xf7ff4640
   1ae08:	cdp	15, 1, cr15, cr8, cr11, {1}
   1ae0c:			; <UNDEFINED> instruction: 0xf7ff0a10
   1ae10:	eorcs	pc, r0, r7, lsr #30
   1ae14:			; <UNDEFINED> instruction: 0xf9d8f7fd
   1ae18:	ldrtmi	r4, [r0], -r5, lsl #12
   1ae1c:	blx	fe858e18 <__assert_fail@plt+0xfe8555e0>
   1ae20:	strtmi	r4, [r0], -r3, lsl #12
   1ae24:			; <UNDEFINED> instruction: 0xf7fd602b
   1ae28:			; <UNDEFINED> instruction: 0x4603fa9b
   1ae2c:	rsbvs	r4, fp, r0, asr #12
   1ae30:	blx	fe5d8e2c <__assert_fail@plt+0xfe5d55f4>
   1ae34:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   1ae38:	adcvs	r0, fp, r0, lsl sl
   1ae3c:	blx	fe458e38 <__assert_fail@plt+0xfe455600>
   1ae40:			; <UNDEFINED> instruction: 0xf8dd9e09
   1ae44:	andcs	lr, r0, #32
   1ae48:	mulsgt	r8, r5, r8
   1ae4c:	rscsvc	pc, r0, #217055232	; 0xcf00000
   1ae50:	rscslt	r9, r1, #3072	; 0xc00
   1ae54:	stceq	0, cr15, [r4], {76}	; 0x4c
   1ae58:	andsgt	pc, r8, r5, lsl #17
   1ae5c:			; <UNDEFINED> instruction: 0x2c0eea03
   1ae60:	andcc	lr, r6, #8192	; 0x2000
   1ae64:	tsteq	ip, r1, asr #20
   1ae68:	cmnvs	pc, #771751936	; 0x2e000000	; <UNPREDICTABLE>
   1ae6c:	ldmibmi	ip, {r1, r3, r8, r9, lr}^
   1ae70:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
   1ae74:	tstpl	r6, #274432	; 0x43000
   1ae78:	stmib	r5, {r0, r3, r4, r5, r6, sl, lr}^
   1ae7c:	rscvs	r2, r8, r4, lsl #6
   1ae80:			; <UNDEFINED> instruction: 0xf7e84604
   1ae84:	teqlt	r0, r0, ror #18
   1ae88:			; <UNDEFINED> instruction: 0x462049d6
   1ae8c:			; <UNDEFINED> instruction: 0xf7e84479
   1ae90:	stmdacs	r0, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
   1ae94:	andcs	sp, r1, r8, lsr r1
   1ae98:	teqcs	sl, lr, lsr #16
   1ae9c:	vcgt.f32	d23, d0, d27
   1aea0:	ldrtmi	r0, [r0], -r0, lsl #6
   1aea4:			; <UNDEFINED> instruction: 0xf7e8762b
   1aea8:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
   1aeac:	andcs	sp, r1, fp, ror r0
   1aeb0:	vcgt.f32	d23, d0, d27
   1aeb4:	strtvc	r0, [fp], -r1, asr #6
   1aeb8:	andsvs	r9, sp, r2, lsl #22
   1aebc:	tsteq	ip, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   1aec0:	ldrb	r9, [r6, -r2, lsl #6]
   1aec4:			; <UNDEFINED> instruction: 0xf7e89806
   1aec8:	ldrtmi	lr, [r8], -r4, lsl #19
   1aecc:	ldmib	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aed0:			; <UNDEFINED> instruction: 0xf0402800
   1aed4:	ldrtmi	r8, [r8], -r7, asr #2
   1aed8:	bl	fecd8e80 <__assert_fail@plt+0xfecd5648>
   1aedc:			; <UNDEFINED> instruction: 0xf0003001
   1aee0:	bls	bb370 <__assert_fail@plt+0xb7b38>
   1aee4:	andsvs	r2, r3, r0, lsl #6
   1aee8:	bmi	ff002704 <__assert_fail@plt+0xfeffeecc>
   1aeec:	ldrbtmi	r4, [sl], #-2999	; 0xfffff449
   1aef0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aef4:	subsmi	r9, sl, fp, lsl #22
   1aef8:	msrhi	SPSR_s, r0, asr #32
   1aefc:	andlt	r4, sp, r0, lsr r6
   1af00:	blhi	d61fc <__assert_fail@plt+0xd29c4>
   1af04:	svchi	0x00f0e8bd
   1af08:			; <UNDEFINED> instruction: 0x462049b8
   1af0c:			; <UNDEFINED> instruction: 0xf7e84479
   1af10:	stmdacs	r0, {r1, r3, r4, r8, fp, sp, lr, pc}
   1af14:	ldmibmi	r6!, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}
   1af18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1af1c:	ldmdb	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af20:	adcsle	r2, r8, r0, lsl #16
   1af24:			; <UNDEFINED> instruction: 0x462049b3
   1af28:			; <UNDEFINED> instruction: 0xf7e84479
   1af2c:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
   1af30:	ldmibmi	r1!, {r0, r4, r5, r7, ip, lr, pc}
   1af34:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1af38:	stmdb	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af3c:	adcle	r2, sl, r0, lsl #16
   1af40:	strtmi	r4, [r0], -lr, lsr #19
   1af44:			; <UNDEFINED> instruction: 0xf7e84479
   1af48:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   1af4c:	stmibmi	ip!, {r0, r1, r5, r7, ip, lr, pc}
   1af50:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1af54:	ldm	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1af58:	addsle	r2, ip, r0, lsl #16
   1af5c:	strtmi	r4, [r0], -r9, lsr #19
   1af60:			; <UNDEFINED> instruction: 0xf7e84479
   1af64:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr, pc}
   1af68:	stmibmi	r7!, {r0, r2, r4, r7, ip, lr, pc}
   1af6c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1af70:	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1af74:	addle	r2, lr, r0, lsl #16
   1af78:	strtmi	r4, [r0], -r4, lsr #19
   1af7c:			; <UNDEFINED> instruction: 0xf7e84479
   1af80:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
   1af84:	stmibmi	r2!, {r0, r1, r2, r7, ip, lr, pc}
   1af88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1af8c:	ldm	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1af90:	addle	r2, r0, r0, lsl #16
   1af94:			; <UNDEFINED> instruction: 0x4620499f
   1af98:			; <UNDEFINED> instruction: 0xf7e84479
   1af9c:	blx	fec552f4 <__assert_fail@plt+0xfec51abc>
   1afa0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1afa4:	ldmdavc	r3!, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1afa8:			; <UNDEFINED> instruction: 0xf0002b2f
   1afac:	ldmmi	sl, {r1, r2, r4, r5, r6, r7, pc}
   1afb0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1afb4:	stmia	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1afb8:			; <UNDEFINED> instruction: 0xf080fab0
   1afbc:	ldrb	r0, [r7, -r0, asr #18]!
   1afc0:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
   1afc4:	bl	ff558f6c <__assert_fail@plt+0xff555734>
   1afc8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1afcc:	blge	18f208 <__assert_fail@plt+0x18b9d0>
   1afd0:			; <UNDEFINED> instruction: 0xf8df4630
   1afd4:	ldrmi	r9, [fp], ip, asr #4
   1afd8:	b	8d8f80 <__assert_fail@plt+0x8d5748>
   1afdc:	subhi	pc, r4, #14614528	; 0xdf0000
   1afe0:			; <UNDEFINED> instruction: 0xf8df44f9
   1afe4:	ldrbtmi	sl, [r8], #580	; 0x244
   1afe8:			; <UNDEFINED> instruction: 0x460544fa
   1afec:			; <UNDEFINED> instruction: 0xf0002800
   1aff0:			; <UNDEFINED> instruction: 0x46498092
   1aff4:	stmib	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aff8:	eorcs	r4, r0, r7, lsl #12
   1affc:			; <UNDEFINED> instruction: 0xf8e4f7fd
   1b000:	stmdavs	r8!, {r2, r9, sl, lr}
   1b004:			; <UNDEFINED> instruction: 0xf9acf7fd
   1b008:	stmdavs	r8!, {r0, r1, r9, sl, lr}^
   1b00c:			; <UNDEFINED> instruction: 0xf7fd6023
   1b010:	strmi	pc, [r3], -r7, lsr #19
   1b014:	rsbvs	r6, r3, r8, lsr #17
   1b018:	adcvs	r2, r3, r0, lsl #6
   1b01c:			; <UNDEFINED> instruction: 0xf9a0f7fd
   1b020:	strbmi	r7, [r1], -r3, lsr #28
   1b024:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1b028:	rscvs	r7, r0, r3, lsr #12
   1b02c:			; <UNDEFINED> instruction: 0xf7e84605
   1b030:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
   1b034:	ldrbmi	sp, [r1], -lr, asr #32
   1b038:			; <UNDEFINED> instruction: 0xf7e84628
   1b03c:	stmdacs	r0, {r2, r7, fp, sp, lr, pc}
   1b040:	ldmdbmi	sl!, {r3, r6, ip, lr, pc}^
   1b044:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b048:	ldmda	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b04c:	suble	r2, r1, r0, lsl #16
   1b050:			; <UNDEFINED> instruction: 0x46284977
   1b054:			; <UNDEFINED> instruction: 0xf7e84479
   1b058:	stmdacs	r0, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
   1b05c:	ldmdbmi	r5!, {r1, r3, r4, r5, ip, lr, pc}^
   1b060:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b064:	stmda	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b068:	ldmdbmi	r3!, {r5, r7, r8, r9, ip, sp, pc}^
   1b06c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b070:	stmda	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b074:	ldmdbmi	r1!, {r4, r5, r6, r8, r9, ip, sp, pc}^
   1b078:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b07c:	stmda	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b080:	stmdbmi	pc!, {r6, r8, r9, ip, sp, pc}^	; <UNPREDICTABLE>
   1b084:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b088:	ldmda	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b08c:	stmdbmi	sp!, {r4, r8, r9, ip, sp, pc}^
   1b090:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b094:	ldmda	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b098:	stmdbmi	fp!, {r5, r6, r7, r8, ip, sp, pc}^
   1b09c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b0a0:	ldmda	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b0a4:	stmdbmi	r9!, {r4, r5, r7, r8, ip, sp, pc}^
   1b0a8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b0ac:	stmda	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b0b0:	stmdbmi	r7!, {r7, r8, ip, sp, pc}^
   1b0b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b0b8:	stmda	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b0bc:	stmdbmi	r5!, {r4, r6, r8, ip, sp, pc}^
   1b0c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b0c4:	ldmda	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b0c8:	movweq	lr, #2647	; 0xa57
   1b0cc:	andcs	fp, r1, #12, 30	; 0x30
   1b0d0:	and	r2, r0, r0, lsl #4
   1b0d4:	stmdavs	r7!, {r0, r9, sp}
   1b0d8:	mcrvc	1, 1, r2, cr3, cr10, {1}
   1b0dc:	vmin.u32	d20, d2, d24
   1b0e0:	strtvc	r0, [r3], -r0, lsl #6
   1b0e4:	b	85908c <__assert_fail@plt+0x855854>
   1b0e8:	andcs	fp, r1, r0, lsl #7
   1b0ec:			; <UNDEFINED> instruction: 0xf04f7e21
   1b0f0:			; <UNDEFINED> instruction: 0xf04f32ff
   1b0f4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1b0f8:	vcgt.u32	d18, d0, d4
   1b0fc:	ldrtmi	r0, [r0], -r1, asr #2
   1b100:			; <UNDEFINED> instruction: 0xf8cb7621
   1b104:			; <UNDEFINED> instruction: 0xf1044000
   1b108:			; <UNDEFINED> instruction: 0xf7e80b1c
   1b10c:	strmi	lr, [r5], -sl, lsl #19
   1b110:			; <UNDEFINED> instruction: 0xf47f2800
   1b114:	ldrtmi	sl, [r0], -lr, ror #30
   1b118:	andlt	pc, r8, sp, asr #17
   1b11c:	b	fe9590c4 <__assert_fail@plt+0xfe95588c>
   1b120:			; <UNDEFINED> instruction: 0xf47f2800
   1b124:			; <UNDEFINED> instruction: 0xf7e8aede
   1b128:	stmdavs	r6, {r1, r3, r4, r9, fp, sp, lr, pc}
   1b12c:	bls	ac948 <__assert_fail@plt+0xa9110>
   1b130:	andsvs	r2, r3, r0, lsl #6
   1b134:	teqlt	r4, r5, lsl #24
   1b138:	stmibvs	r4!, {r5, r9, sl, lr}^
   1b13c:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   1b140:	cfstrscs	mvf9, [r0], {5}
   1b144:	strdvs	sp, [lr], -r8	; <UNPREDICTABLE>
   1b148:	strb	r2, [lr], r0, lsl #12
   1b14c:	blcs	bf9240 <__assert_fail@plt+0xbf5a08>
   1b150:	stmdami	r1, {r0, r4, ip, lr, pc}^
   1b154:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   1b158:	svc	0x00f4f7e7
   1b15c:			; <UNDEFINED> instruction: 0xf080fab0
   1b160:	strb	r0, [r3, r0, asr #18]
   1b164:	ldmib	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b168:	ldrtmi	r4, [r8], -r5, lsl #12
   1b16c:			; <UNDEFINED> instruction: 0xf7e8682e
   1b170:	eorvs	lr, lr, r8, ror #20
   1b174:	ldmdavc	fp!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1b178:	mvnle	r2, pc, lsr #22
   1b17c:			; <UNDEFINED> instruction: 0x46284937
   1b180:			; <UNDEFINED> instruction: 0xf7e74479
   1b184:	stmdacs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1b188:	ldmdbmi	r5!, {r0, r1, r2, r3, r5, r7, ip, lr, pc}
   1b18c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b190:	svc	0x00d8f7e7
   1b194:	adcle	r2, r8, r0, lsl #16
   1b198:	ldmdavc	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1b19c:			; <UNDEFINED> instruction: 0xf47f2b2f
   1b1a0:	ldmdbmi	r0!, {r1, r2, r8, r9, sl, fp, sp, pc}
   1b1a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b1a8:	svc	0x00ccf7e7
   1b1ac:			; <UNDEFINED> instruction: 0xf43f2800
   1b1b0:	pushmi	{r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
   1b1b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b1b8:	svc	0x00c4f7e7
   1b1bc:			; <UNDEFINED> instruction: 0xf43f2800
   1b1c0:			; <UNDEFINED> instruction: 0xe6f4ae76
   1b1c4:	stm	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b1c8:	andeq	r3, r2, r4, ror pc
   1b1cc:			; <UNDEFINED> instruction: 0x000002b4
   1b1d0:	andeq	r2, r1, r6, lsr #32
   1b1d4:	andeq	r1, r1, r0, asr #30
   1b1d8:	andeq	r1, r1, r8, lsr pc
   1b1dc:	andeq	r1, r1, lr, lsl pc
   1b1e0:	andeq	r1, r1, r4, lsr #28
   1b1e4:	andeq	r1, r1, r8, lsl lr
   1b1e8:	andeq	r3, r2, r2, lsr #27
   1b1ec:	andeq	r1, r1, r0, lsr #27
   1b1f0:	muleq	r1, sl, sp
   1b1f4:	muleq	r1, r4, sp
   1b1f8:	andeq	r1, r1, lr, lsl #27
   1b1fc:	andeq	r1, r1, r8, lsl #27
   1b200:	andeq	r1, r1, r2, lsl #27
   1b204:	andeq	r1, r1, r0, lsl #27
   1b208:	andeq	r1, r1, sl, ror sp
   1b20c:	andeq	r1, r1, r4, ror sp
   1b210:	andeq	lr, r0, sl, lsr #21
   1b214:	andeq	r1, r1, r0, ror #26
   1b218:	andeq	r1, r1, lr, asr sp
   1b21c:	andeq	r1, r1, r6, asr sp
   1b220:	andeq	r1, r1, r4, asr #26
   1b224:			; <UNDEFINED> instruction: 0x00011cb6
   1b228:			; <UNDEFINED> instruction: 0x00011cbc
   1b22c:	andeq	r1, r1, r6, ror #24
   1b230:	andeq	r1, r1, r0, ror #24
   1b234:	andeq	r1, r1, sl, asr ip
   1b238:	andeq	r1, r1, r6, asr ip
   1b23c:	andeq	r1, r1, r2, asr ip
   1b240:	andeq	r1, r1, lr, asr #24
   1b244:	andeq	r1, r1, lr, asr #24
   1b248:	andeq	r1, r1, sl, asr #24
   1b24c:	andeq	r1, r1, r6, asr #24
   1b250:	andeq	lr, r0, lr, ror r9
   1b254:	andeq	r1, r1, r6, lsr ip
   1b258:			; <UNDEFINED> instruction: 0x00011bba
   1b25c:	andeq	r1, r1, r0, lsl #23
   1b260:	andeq	r1, r1, sl, ror fp
   1b264:	andeq	r1, r1, sl, asr fp
   1b268:	andeq	r1, r1, r2, asr fp
   1b26c:			; <UNDEFINED> instruction: 0xf381fab1
   1b270:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   1b274:	sadd16mi	fp, sl, r4
   1b278:	stmiblt	sl!, {r0, r9, sp}
   1b27c:	ldrtlt	r6, [r0], #-2115	; 0xfffff7bd
   1b280:	adcmi	r6, r3, #76, 16	; 0x4c0000
   1b284:	ldrmi	sp, [r0], -sl
   1b288:			; <UNDEFINED> instruction: 0x4770bc30
   1b28c:	stmvs	ip, {r0, r2, r7, fp, sp, lr}
   1b290:	eorpl	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1b294:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1b298:	mvnsle	r4, r5, lsr #5
   1b29c:	ldrble	r3, [r5, #2817]!	; 0xb01
   1b2a0:	ldrmi	r2, [r0], -r1, lsl #4
   1b2a4:			; <UNDEFINED> instruction: 0x4770bc30
   1b2a8:	ldrmi	r2, [r0], -r0, lsl #4
   1b2ac:	svclt	0x00004770
   1b2b0:	ldrbtlt	r6, [r0], #-2699	; 0xfffff575
   1b2b4:	blvs	fe32cad0 <__assert_fail@plt+0xfe329298>
   1b2b8:	svclt	0x00de429c
   1b2bc:	andcs	r2, r0, r2, lsl #6
   1b2c0:	ldfles	f7, [r8, #-172]	; 0xffffff54
   1b2c4:	stcvs	8, cr6, [lr, #-288]	; 0xfffffee0
   1b2c8:	cdpcs	12, 0, cr5, cr1, cr4, {6}
   1b2cc:	stcle	0, cr7, [r7, #-176]	; 0xffffff50
   1b2d0:	adcsmi	r6, r3, #3375104	; 0x338000
   1b2d4:	stmvs	lr, {r2, ip, lr, pc}
   1b2d8:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   1b2dc:	andsle	r3, r2, r1, lsl #12
   1b2e0:	andle	r2, sl, ip, asr ip
   1b2e4:	andsle	r2, sl, fp, asr ip
   1b2e8:	eorle	r2, pc, sp, asr ip	; <UNPREDICTABLE>
   1b2ec:	tstle	pc, lr, asr ip	; <UNPREDICTABLE>
   1b2f0:	tstcs	r9, #1
   1b2f4:	ldflte	f7, [r0], #-172	; 0xffffff54
   1b2f8:			; <UNDEFINED> instruction: 0x07d24770
   1b2fc:	blvs	2d0710 <__assert_fail@plt+0x2cced8>
   1b300:	addsmi	r3, r3, #67108864	; 0x4000000
   1b304:	movwcs	sp, #6951	; 0x1b27
   1b308:	ldrmi	r7, [r8], -fp, lsr #2
   1b30c:			; <UNDEFINED> instruction: 0x4770bc70
   1b310:	mvnsle	r2, sp, lsr #24
   1b314:	andcs	r2, r1, r6, lsl r3
   1b318:	ldflte	f7, [r0], #-172	; 0xffffff54
   1b31c:	blvs	26d0e4 <__assert_fail@plt+0x2698ac>
   1b320:	addmi	r1, ip, #92, 24	; 0x5c00
   1b324:	strmi	sp, [r3], #-2572	; 0xfffff5f4
   1b328:	blcs	eb949c <__assert_fail@plt+0xeb5c64>
   1b32c:	andsle	r7, sp, fp, lsr #32
   1b330:	andsle	r2, r7, sp, lsr fp
   1b334:	svclt	0x00022b2e
   1b338:	andcs	r2, r2, sl, lsl r3
   1b33c:	sbcsle	r7, sl, fp, lsr #2
   1b340:	subscs	r2, fp, #67108864	; 0x4000000
   1b344:			; <UNDEFINED> instruction: 0x712b4618
   1b348:	ldrb	r7, [r4, sl, lsr #32]
   1b34c:	andcs	r2, r1, r5, lsl r3
   1b350:	ldflte	f7, [r0], #-172	; 0xffffff54
   1b354:	addvs	r4, fp, #112, 14	; 0x1c00000
   1b358:	sfmpl	f2, 2, [r3], {1}
   1b35c:			; <UNDEFINED> instruction: 0x712a4610
   1b360:	strb	r7, [r8, fp, lsr #32]
   1b364:	andcs	r2, r2, ip, lsl r3
   1b368:	strb	r7, [r4, fp, lsr #2]
   1b36c:	strble	r0, [r7, #1875]!	; 0x753
   1b370:	andcs	r2, r2, lr, lsl r3
   1b374:	ldr	r7, [lr, fp, lsr #2]!
   1b378:	blcs	47abac <__assert_fail@plt+0x477374>
   1b37c:	stmdbvs	fp, {r1, r2, r8, ip, lr, pc}^
   1b380:	svclt	0x00024298
   1b384:			; <UNDEFINED> instruction: 0xf0437e8b
   1b388:	strvc	r0, [fp], r8, lsl #6
   1b38c:	ldrbmi	r2, [r0, -r0]!
   1b390:	svcmi	0x00f0e92d
   1b394:			; <UNDEFINED> instruction: 0xf8d94681
   1b398:	addlt	sl, fp, r4, asr r0
   1b39c:			; <UNDEFINED> instruction: 0xf04f4618
   1b3a0:	movwls	r0, #26636	; 0x680c
   1b3a4:			; <UNDEFINED> instruction: 0xf8da468b
   1b3a8:			; <UNDEFINED> instruction: 0x46173018
   1b3ac:	stmdacc	r0, {r3, r8, r9, fp, ip, sp, lr, pc}
   1b3b0:	ldrdne	pc, [r4], -r8
   1b3b4:			; <UNDEFINED> instruction: 0xdd7c2900
   1b3b8:	tstcs	r4, #20, 16	; 0x140000
   1b3bc:	strcs	r2, [r0], #-513	; 0xfffffdff
   1b3c0:	movwcc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   1b3c4:	blx	bffe8 <__assert_fail@plt+0xbc7b0>
   1b3c8:	movwls	pc, #13063	; 0x3307	; <UNPREDICTABLE>
   1b3cc:	addslt	r4, fp, #1811939331	; 0x6c000003
   1b3d0:	and	r9, r4, r4, lsl #6
   1b3d4:	eorle	r2, r6, r4, lsl #22
   1b3d8:	adcmi	r3, r1, #16777216	; 0x1000000
   1b3dc:			; <UNDEFINED> instruction: 0xf8d8dd69
   1b3e0:			; <UNDEFINED> instruction: 0xf8da3008
   1b3e4:			; <UNDEFINED> instruction: 0xf8532000
   1b3e8:	bl	af480 <__assert_fail@plt+0xabc48>
   1b3ec:	ldmdbvc	fp, {r0, r2, r6, r7, r8, r9}
   1b3f0:	andle	r2, ip, r8, lsl #22
   1b3f4:	mvnle	r2, r9, lsl #22
   1b3f8:	svceq	0x0002f01b
   1b3fc:			; <UNDEFINED> instruction: 0xf852d0ec
   1b400:	adcsmi	r3, fp, #53	; 0x35
   1b404:	andcs	sp, r0, r8, ror #3
   1b408:	pop	{r0, r1, r3, ip, sp, pc}
   1b40c:			; <UNDEFINED> instruction: 0xf01b8ff0
   1b410:	rscle	r0, r1, r1, lsl #30
   1b414:	eorscc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   1b418:	ldrhle	r4, [sp, #43]	; 0x2b
   1b41c:	rscscc	pc, pc, pc, asr #32
   1b420:	pop	{r0, r1, r3, ip, sp, pc}
   1b424:	blls	53f3ec <__assert_fail@plt+0x53bbb4>
   1b428:	sbcsle	r3, r5, r1, lsl #6
   1b42c:	stmib	sp, {r2, r3, r8, r9, sp}^
   1b430:	blx	fc45a <__assert_fail@plt+0xf8c22>
   1b434:			; <UNDEFINED> instruction: 0xf8ddf305
   1b438:	bls	1fb4a0 <__assert_fail@plt+0x1f7c68>
   1b43c:	ldrsbtvs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   1b440:			; <UNDEFINED> instruction: 0xf00b4416
   1b444:	movwls	r0, #8706	; 0x2202
   1b448:			; <UNDEFINED> instruction: 0xf8569205
   1b44c:			; <UNDEFINED> instruction: 0x463a3c14
   1b450:			; <UNDEFINED> instruction: 0x46484659
   1b454:			; <UNDEFINED> instruction: 0xd12042ab
   1b458:	stcle	15, cr2, [r4], {31}
   1b45c:	stccc	8, cr15, [r2], {54}	; 0x36
   1b460:	eormi	r9, r3, #768	; 0x300
   1b464:			; <UNDEFINED> instruction: 0xf8dad019
   1b468:	stcls	0, cr3, [r2], {20}
   1b46c:	ldmvs	fp, {r0, r1, r5, sl, lr}
   1b470:	ldrmi	r6, [r8, #2075]	; 0x81b
   1b474:	ldcls	0, cr13, [r4], {34}	; 0x22
   1b478:			; <UNDEFINED> instruction: 0xf7ff9400
   1b47c:	mcrrne	15, 8, pc, r3, cr9	; <UNPREDICTABLE>
   1b480:	ldmdblt	r0, {r2, r3, r6, r7, ip, lr, pc}
   1b484:	blcs	420a0 <__assert_fail@plt+0x3e868>
   1b488:	svccs	0x001fd1bd
   1b48c:			; <UNDEFINED> instruction: 0xf836bfdf
   1b490:	bls	12a4a0 <__assert_fail@plt+0x126c68>
   1b494:			; <UNDEFINED> instruction: 0xf8264013
   1b498:			; <UNDEFINED> instruction: 0xf8163c02
   1b49c:	ldrcc	r3, [r4], -r4, lsl #24
   1b4a0:	bicsle	r2, r2, r0, lsl #22
   1b4a4:	strhi	lr, [r8], #-2525	; 0xfffff623
   1b4a8:			; <UNDEFINED> instruction: 0xf8d83401
   1b4ac:	adcmi	r1, r1, #4
   1b4b0:	b	141270c <__assert_fail@plt+0x140eed4>
   1b4b4:	andlt	r0, fp, fp, rrx
   1b4b8:	svchi	0x00f0e8bd
   1b4bc:	andeq	pc, r0, fp, asr #6
   1b4c0:	pop	{r0, r1, r3, ip, sp, pc}
   1b4c4:	svclt	0x00008ff0
   1b4c8:			; <UNDEFINED> instruction: 0x2614b4f0
   1b4cc:	stcls	15, cr6, [r4], {69}	; 0x45
   1b4d0:	blx	1c30ee <__assert_fail@plt+0x1bf8b6>
   1b4d4:	stmvs	sp, {r0, r8, ip, lr}
   1b4d8:	lfmle	f4, 4, [r7], {165}	; 0xa5
   1b4dc:	adcmi	r6, r6, #13500416	; 0xce0000
   1b4e0:	blne	a9212c <__assert_fail@plt+0xa8e8f4>
   1b4e4:	blx	fec6bf84 <__assert_fail@plt+0xfec6874c>
   1b4e8:	b	1417af4 <__assert_fail@plt+0x14142bc>
   1b4ec:	andle	r1, r5, r1, asr r1
   1b4f0:	svclt	0x001842a5
   1b4f4:	andle	r2, r3, r0
   1b4f8:			; <UNDEFINED> instruction: 0x4770bcf0
   1b4fc:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   1b500:	ldcllt	7, cr9, [r0], #16
   1b504:	andcs	lr, r1, r4, asr #14
   1b508:			; <UNDEFINED> instruction: 0x4770bcf0
   1b50c:	rscscc	pc, pc, pc, asr #32
   1b510:	svclt	0x0000e7f2
   1b514:			; <UNDEFINED> instruction: 0x460eb570
   1b518:			; <UNDEFINED> instruction: 0x46044615
   1b51c:	stmdacs	r0, {r6, fp, sp, lr}
   1b520:	stmiavs	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1b524:	mvnsle	r2, r0, lsl #16
   1b528:	strtmi	r4, [r8], -r1, lsr #12
   1b52c:	stmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}^
   1b530:	cmplt	r3, r3, lsr #16
   1b534:	adcmi	r6, r0, #152, 16	; 0x980000
   1b538:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1b53c:	mvnle	r4, ip, lsl r6
   1b540:	strtmi	r4, [r8], -r1, lsr #12
   1b544:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   1b548:	ldcllt	0, cr13, [r0, #-968]!	; 0xfffffc38
   1b54c:			; <UNDEFINED> instruction: 0x4604b5f8
   1b550:			; <UNDEFINED> instruction: 0x460f4616
   1b554:			; <UNDEFINED> instruction: 0x46214630
   1b558:	ldmdblt	r8!, {r3, r4, r5, r7, r8, r9, sl, lr}
   1b55c:	teqlt	r3, r3, ror #16
   1b560:			; <UNDEFINED> instruction: 0x4621461c
   1b564:			; <UNDEFINED> instruction: 0x47b84630
   1b568:	rscsle	r2, r7, r0, lsl #16
   1b56c:	stmiavs	r5!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1b570:	svclt	0x0018429d
   1b574:	strtmi	r2, [r3], -r0, lsl #26
   1b578:	stmdavs	r5!, {r0, r3, r8, ip, lr, pc}
   1b57c:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   1b580:	stmiavs	r5!, {r2, r4, r5, r6, r7, ip, lr, pc}
   1b584:	svclt	0x0018429d
   1b588:	strtmi	r2, [r3], -r0, lsl #26
   1b58c:			; <UNDEFINED> instruction: 0x462bd0f5
   1b590:			; <UNDEFINED> instruction: 0xe7e6461c
   1b594:	ldrlt	r6, [r0, #-3331]!	; 0xfffff2fd
   1b598:	addlt	r2, r3, r1, lsl #22
   1b59c:	strmi	r4, [sp], -r4, lsl #12
   1b5a0:			; <UNDEFINED> instruction: 0xf1b1dd11
   1b5a4:	andsle	r4, ip, #128, 30	; 0x200
   1b5a8:	stmvs	r0, {r0, r3, r7}
   1b5ac:			; <UNDEFINED> instruction: 0xf7e79101
   1b5b0:	lsrslt	lr, r0, #29
   1b5b4:	adcvs	r6, r0, r3, ror #17
   1b5b8:	stmdbls	r1, {r0, r1, r3, r5, r8, ip, sp, pc}
   1b5bc:			; <UNDEFINED> instruction: 0xf7e74618
   1b5c0:			; <UNDEFINED> instruction: 0xb170ee98
   1b5c4:			; <UNDEFINED> instruction: 0xf89460e0
   1b5c8:	ldmdblt	fp, {r0, r1, r3, r6, ip, sp}
   1b5cc:	rsbvs	r2, r5, #0
   1b5d0:	ldclt	0, cr11, [r0, #-12]!
   1b5d4:	strtmi	r6, [r9], -r0, ror #16
   1b5d8:	cdp	7, 8, cr15, cr10, cr7, {7}
   1b5dc:	rsbvs	fp, r0, r8, lsl #2
   1b5e0:	strdcs	lr, [ip], -r4
   1b5e4:	ldclt	0, cr11, [r0, #-12]!
   1b5e8:			; <UNDEFINED> instruction: 0x460db538
   1b5ec:	movwne	lr, #2512	; 0x9d0
   1b5f0:	stmvs	r2, {r2, r9, sl, lr}
   1b5f4:	mulle	r5, r9, r2
   1b5f8:	mrrcne	0, 0, r2, r9, cr1
   1b5fc:			; <UNDEFINED> instruction: 0xf8426061
   1b600:	ldclt	0, cr5, [r8, #-140]!	; 0xffffff74
   1b604:	ldrmi	r3, [r0], -r1, lsl #6
   1b608:	ldrsbeq	r0, [sl], #-9
   1b60c:			; <UNDEFINED> instruction: 0xf7e76022
   1b610:			; <UNDEFINED> instruction: 0x4602ee70
   1b614:	rscsle	r2, r4, r0, lsl #16
   1b618:	adcvs	r6, r0, r3, ror #16
   1b61c:	svclt	0x0000e7ec
   1b620:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   1b624:	strmi	r4, [lr], -r4, lsl #12
   1b628:	ldmib	r0, {r0, r1, r6, r8, ip, sp, pc}^
   1b62c:	stmiblt	r1, {r0, ip}
   1b630:	andcs	r6, r1, r6
   1b634:	strmi	r6, [r3], #-2147	; 0xfffff79d
   1b638:	ldcllt	0, cr6, [r0, #-396]!	; 0xfffffe74
   1b63c:	andcs	r2, r4, r1, lsl #10
   1b640:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   1b644:	svc	0x0010f7e7
   1b648:	cmnlt	r8, #160	; 0xa0
   1b64c:	strtmi	r6, [r8], -r6
   1b650:	addmi	fp, fp, #112, 26	; 0x1c00
   1b654:	stmdavs	r3, {r0, r1, r3, r5, ip, lr, pc}
   1b658:	adcsmi	r4, r3, #13631488	; 0xd00000
   1b65c:	stmdbcs	r0, {r0, r4, r8, sl, fp, ip, lr, pc}
   1b660:	bl	52a88 <__assert_fail@plt+0x4f250>
   1b664:			; <UNDEFINED> instruction: 0xf8510181
   1b668:			; <UNDEFINED> instruction: 0xf8413c04
   1b66c:	addmi	r3, r1, #4, 18	; 0x10000
   1b670:	strcs	sp, [r0, #-505]	; 0xfffffe07
   1b674:	eorvs	pc, r5, r0, asr #16
   1b678:	stmdavs	r3!, {r0, sp}^
   1b67c:	rsbvs	r4, r3, r3, lsl #8
   1b680:			; <UNDEFINED> instruction: 0xf101bd70
   1b684:	blcc	6c48c <__assert_fail@plt+0x68c54>
   1b688:	eorcs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1b68c:	addsmi	r0, r6, #155	; 0x9b
   1b690:	movwcc	sp, #19184	; 0x4af0
   1b694:			; <UNDEFINED> instruction: 0xf8434403
   1b698:	stmdbcc	r1, {r2, r8, fp, sp}
   1b69c:	stccs	8, cr15, [r4], {83}	; 0x53
   1b6a0:	adcsmi	r4, r2, #13631488	; 0xd00000
   1b6a4:			; <UNDEFINED> instruction: 0xe7e5dcf7
   1b6a8:	eorvs	r6, r0, r0, rrx
   1b6ac:	subeq	fp, fp, r0, ror sp
   1b6b0:	eorvs	r0, r3, r9, asr #1
   1b6b4:	cdp	7, 1, cr15, cr12, cr7, {7}
   1b6b8:	adcsle	r2, lr, r0, lsl #16
   1b6bc:	adcvs	r6, r0, r1, ror #16
   1b6c0:	svclt	0x0000e7c9
   1b6c4:	mvnsmi	lr, #737280	; 0xb4000
   1b6c8:	stmvs	ip, {r3, r7, r9, sl, lr}
   1b6cc:			; <UNDEFINED> instruction: 0xf8484607
   1b6d0:			; <UNDEFINED> instruction: 0xf04f2b10
   1b6d4:	strmi	r0, [sp], -r0, lsl #18
   1b6d8:	adceq	r4, r0, r6, lsl r6
   1b6dc:	stmdbmi	r4, {r0, r6, r7, r8, fp, sp, lr, pc}
   1b6e0:	cdp	7, 12, cr15, cr2, cr7, {7}
   1b6e4:			; <UNDEFINED> instruction: 0xb1a861a8
   1b6e8:	stcle	12, cr2, [r3], {-0}
   1b6ec:	stmiavs	fp!, {r0, r2, r4, sp, lr, pc}
   1b6f0:	cfldr32le	mvfx4, [r2, #-300]	; 0xfffffed4
   1b6f4:	ldmdavs	fp!, {r0, r3, r5, r6, r7, fp, sp, lr}
   1b6f8:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
   1b6fc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1b700:	biceq	lr, r1, #3072	; 0xc00
   1b704:			; <UNDEFINED> instruction: 0x071b791b
   1b708:			; <UNDEFINED> instruction: 0x4640d4f1
   1b70c:			; <UNDEFINED> instruction: 0xff6cf7ff
   1b710:	mvnle	r2, r0, lsl #16
   1b714:	pop	{r2, r3, sp}
   1b718:	ldclvs	3, cr8, [fp], #-992	; 0xfffffc20
   1b71c:	bvs	f23f54 <__assert_fail@plt+0xf2071c>
   1b720:	blx	ab7a2 <__assert_fail@plt+0xa7f6a>
   1b724:	stmibne	r7!, {r1, r2, r9, sl, ip, sp, lr, pc}
   1b728:	ldmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   1b72c:			; <UNDEFINED> instruction: 0xf1031201
   1b730:	addsmi	r0, r9, #65536	; 0x10000
   1b734:			; <UNDEFINED> instruction: 0xf844dd06
   1b738:	andcs	r8, r0, r6
   1b73c:	eorpl	pc, r3, r2, asr #16
   1b740:	mvnshi	lr, #12386304	; 0xbd0000
   1b744:	biceq	lr, r8, pc, asr #20
   1b748:			; <UNDEFINED> instruction: 0xf7e74610
   1b74c:	b	1416e9c <__assert_fail@plt+0x1413664>
   1b750:	strmi	r0, [r2], -r8, asr #16
   1b754:	sbcsle	r2, sp, r0, lsl #16
   1b758:	stmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   1b75c:			; <UNDEFINED> instruction: 0xf1038001
   1b760:	strb	r0, [r8, r1, lsl #16]!
   1b764:			; <UNDEFINED> instruction: 0x4605b570
   1b768:	blvs	f6088 <__assert_fail@plt+0xf2850>
   1b76c:	addsmi	r6, lr, #196, 18	; 0x310000
   1b770:	ldrmi	fp, [lr], -r8, lsr #31
   1b774:	lfmle	f4, 4, [r4, #-664]	; 0xfffffd68
   1b778:	cdp	7, 10, cr15, cr6, cr7, {7}
   1b77c:	stmibvs	r9!, {r0, r1, r3, r5, fp, sp, lr}
   1b780:	strtmi	r6, [r3], #-3114	; 0xfffff3d6
   1b784:	ldmdblt	r2, {r0, r1, r3, r4, r6, sl, fp, ip, lr}^
   1b788:	stmdavs	sl!, {r0, fp, sp, lr}^
   1b78c:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1b790:	strcc	r5, [r1], #-1299	; 0xfffffaed
   1b794:	mvnsle	r4, r6, lsr #5
   1b798:	strvs	lr, [r7], -r5, asr #19
   1b79c:	ldclpl	13, cr11, [r3], {112}	; 0x70
   1b7a0:			; <UNDEFINED> instruction: 0x4626e7f2
   1b7a4:	strvs	lr, [r7], -r5, asr #19
   1b7a8:	svclt	0x0000bd70
   1b7ac:	blmi	136e0e4 <__assert_fail@plt+0x136a8ac>
   1b7b0:	push	{r1, r3, r4, r5, r6, sl, lr}
   1b7b4:			; <UNDEFINED> instruction: 0xb0974ff0
   1b7b8:			; <UNDEFINED> instruction: 0x460558d3
   1b7bc:	ldmdavs	fp, {r1, r6, r9, fp, sp, lr}
   1b7c0:			; <UNDEFINED> instruction: 0xf04f9315
   1b7c4:	blvs	dc3cc <__assert_fail@plt+0xd8b94>
   1b7c8:	addsmi	r6, sl, #196, 18	; 0x310000
   1b7cc:	ldrmi	fp, [sl], -r8, lsr #31
   1b7d0:	lfmle	f4, 4, [r6, #-648]!	; 0xfffffd78
   1b7d4:	beq	457bdc <__assert_fail@plt+0x4543a4>
   1b7d8:			; <UNDEFINED> instruction: 0xf10daf03
   1b7dc:			; <UNDEFINED> instruction: 0xf10d0908
   1b7e0:			; <UNDEFINED> instruction: 0x46900b14
   1b7e4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1b7e8:	muleq	r3, sl, r8
   1b7ec:	andeq	lr, r4, #168, 22	; 0x2a000
   1b7f0:	stm	r7, {r0, r1, r3, r5, sl, fp, sp, lr}
   1b7f4:	blcs	1b808 <__assert_fail@plt+0x17fd0>
   1b7f8:	stmibvs	fp!, {r0, r6, r8, ip, lr, pc}
   1b7fc:	strtmi	r6, [r3], #-2089	; 0xfffff7d7
   1b800:			; <UNDEFINED> instruction: 0x46534419
   1b804:			; <UNDEFINED> instruction: 0xf7ff4648
   1b808:			; <UNDEFINED> instruction: 0x1e43f9f5
   1b80c:	movwcc	r4, #13826	; 0x3602
   1b810:	stcne	8, cr13, [r3], {36}	; 0x24
   1b814:			; <UNDEFINED> instruction: 0xf8ddbf18
   1b818:	subsle	ip, r0, r8
   1b81c:	stmiavs	fp!, {r5, r7, fp, ip}
   1b820:	adceq	r1, r2, r1, ror #24
   1b824:			; <UNDEFINED> instruction: 0xf8434281
   1b828:	ble	9cb8c0 <__assert_fail@plt+0x9c8088>
   1b82c:	bl	e2c78 <__assert_fail@plt+0xdf440>
   1b830:	strmi	r0, [fp], #-640	; 0xfffffd80
   1b834:	blvs	159948 <__assert_fail@plt+0x156110>
   1b838:			; <UNDEFINED> instruction: 0xd1fb429a
   1b83c:	strmi	r4, [r0, #1540]!	; 0x604
   1b840:	bmi	a92b90 <__assert_fail@plt+0xa8f358>
   1b844:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   1b848:	strmi	lr, [r7], #-2501	; 0xfffff63b
   1b84c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b850:	subsmi	r9, sl, r5, lsl fp
   1b854:	andslt	sp, r7, r1, asr #2
   1b858:	svchi	0x00f0e8bd
   1b85c:	stmibvs	sl!, {r0, r1, r3, r5, fp, sp, lr}
   1b860:	cfstrsvs	mvf4, [r9], #-140	; 0xffffff74
   1b864:	andgt	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   1b868:	andgt	pc, r8, sp, asr #17
   1b86c:	ldm	r7, {r0, r7, r8, r9, fp, ip, sp, pc}
   1b870:	andcs	r0, r1, #3
   1b874:	andeq	lr, r3, sl, lsl #17
   1b878:			; <UNDEFINED> instruction: 0x460ce7d0
   1b87c:	stcvs	7, cr14, [r9, #-892]!	; 0xfffffc84
   1b880:	vldrle.16	s4, [sl, #-0]	; <UNPREDICTABLE>
   1b884:	ldfeqd	f7, [r3], {13}
   1b888:	strls	r2, [r1, -r0]
   1b88c:	stcvs	0, cr14, [fp], #-0
   1b890:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}
   1b894:	vmlaeq.f64	d14, d4, d7
   1b898:	strtmi	r6, [r1], #-2479	; 0xfffff651
   1b89c:	cfstrdpl	mvd4, [r9, #4]
   1b8a0:			; <UNDEFINED> instruction: 0xf80e5c59
   1b8a4:	andcc	r1, r1, r0
   1b8a8:			; <UNDEFINED> instruction: 0xf80c6d2b
   1b8ac:	addsmi	r1, r3, #1, 30
   1b8b0:	ldrmi	fp, [r3], -r8, lsr #31
   1b8b4:	sfmle	f4, 2, [sl], #524	; 0x20c
   1b8b8:	ldrbmi	r9, [r9], -r1, lsl #30
   1b8bc:	bvs	1ad5748 <__assert_fail@plt+0x1ad1f10>
   1b8c0:	addsmi	r6, sl, #44032	; 0xac00
   1b8c4:	ldm	r7, {r1, r3, r6, r7, r9, fp, ip, lr, pc}
   1b8c8:	stm	sl, {r0, r1}
   1b8cc:	ldr	r0, [r8, r3]!
   1b8d0:	andgt	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
   1b8d4:	andgt	pc, r8, sp, asr #17
   1b8d8:			; <UNDEFINED> instruction: 0xf7e7e7c9
   1b8dc:	svclt	0x0000ecf8
   1b8e0:	andeq	r3, r2, r0, ror #9
   1b8e4:			; <UNDEFINED> instruction: 0x000002b4
   1b8e8:	andeq	r3, r2, sl, asr #8
   1b8ec:	blmi	fffee4ec <__assert_fail@plt+0xfffeacb4>
   1b8f0:	bvs	106cae0 <__assert_fail@plt+0x10692a8>
   1b8f4:	svcmi	0x00f0e92d
   1b8f8:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
   1b8fc:	blvs	ad114 <__assert_fail@plt+0xa98dc>
   1b900:	tstls	r9, #1769472	; 0x1b0000
   1b904:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b908:	umaalcc	pc, sl, r0, r8	; <UNPREDICTABLE>
   1b90c:	stmibvs	r5, {r0, r4, r7, r9, lr}^
   1b910:	ldrmi	fp, [r1], -r8, lsr #31
   1b914:	ldmdblt	r3, {r1, r3, r7, r9, sl, lr}
   1b918:	blcs	3692c <__assert_fail@plt+0x330f4>
   1b91c:	bvs	9cfae4 <__assert_fail@plt+0x9cc2ac>
   1b920:	cfstr32le	mvfx4, [lr], {170}	; 0xaa
   1b924:	mvnvs	r2, r0
   1b928:	bmi	ffc741c8 <__assert_fail@plt+0xffc70990>
   1b92c:	ldrbtmi	r4, [sl], #-3055	; 0xfffff411
   1b930:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b934:	subsmi	r9, sl, r9, lsl fp
   1b938:	bichi	pc, sp, r0, asr #32
   1b93c:	pop	{r0, r1, r3, r4, ip, sp, pc}
   1b940:	bl	feabf908 <__assert_fail@plt+0xfeabc0d0>
   1b944:			; <UNDEFINED> instruction: 0xf1040305
   1b948:			; <UNDEFINED> instruction: 0x46980b10
   1b94c:	movwls	sl, #15111	; 0x3b07
   1b950:	movwls	sl, #19206	; 0x4b06
   1b954:	muleq	r3, fp, r8
   1b958:			; <UNDEFINED> instruction: 0x6c239a03
   1b95c:	andeq	lr, r3, r2, lsl #17
   1b960:			; <UNDEFINED> instruction: 0xf0402b00
   1b964:	stmibvs	r3!, {r0, r2, r4, r5, r6, r7, pc}
   1b968:	ldrtmi	r6, [r3], #-2087	; 0xfffff7d9
   1b96c:			; <UNDEFINED> instruction: 0x4642441f
   1b970:	stmdals	r4, {r0, r1, r3, r4, r6, r9, sl, lr}
   1b974:			; <UNDEFINED> instruction: 0xf7ff4639
   1b978:			; <UNDEFINED> instruction: 0x1e43f93d
   1b97c:	movwcc	r9, #17153	; 0x4301
   1b980:	vmax.s8	d4, d16, d0
   1b984:			; <UNDEFINED> instruction: 0xf8dd810e
   1b988:	strls	r9, [r0, #-24]	; 0xffffffe8
   1b98c:			; <UNDEFINED> instruction: 0xf7e74648
   1b990:	strmi	lr, [r1, #3856]	; 0xf10
   1b994:			; <UNDEFINED> instruction: 0xf0004603
   1b998:			; <UNDEFINED> instruction: 0xf10d80fb
   1b99c:	bls	dde34 <__assert_fail@plt+0xda5fc>
   1b9a0:	andls	r4, r2, r1, lsl #12
   1b9a4:			; <UNDEFINED> instruction: 0xf7e74648
   1b9a8:	blls	d6850 <__assert_fail@plt+0xd3018>
   1b9ac:	strmi	r4, [r2], -r0, lsl #11
   1b9b0:	msrhi	CPSR_fsx, r0, asr #32
   1b9b4:	strbmi	r6, [r9], -r0, ror #16
   1b9b8:	movwls	r4, #5698	; 0x1642
   1b9bc:			; <UNDEFINED> instruction: 0xf7e74428
   1b9c0:	blls	96aa0 <__assert_fail@plt+0x93268>
   1b9c4:	umaalcs	pc, ip, r4, r8	; <UNPREDICTABLE>
   1b9c8:			; <UNDEFINED> instruction: 0xf0402a00
   1b9cc:	bl	23be14 <__assert_fail@plt+0x2385dc>
   1b9d0:	stmdals	r0, {r1, r2, r8}
   1b9d4:	stmiavs	r2!, {r0, r8, sl, ip, sp}
   1b9d8:	strmi	r4, [r0], #1550	; 0x60e
   1b9dc:	b	13ecef8 <__assert_fail@plt+0x13e96c0>
   1b9e0:			; <UNDEFINED> instruction: 0xf8420180
   1b9e4:	ble	fe6e7a6c <__assert_fail@plt+0xfe6e4234>
   1b9e8:	bl	a2e1c <__assert_fail@plt+0x9f5e4>
   1b9ec:	ldrmi	r0, [r3], #-392	; 0xfffffe78
   1b9f0:	rscscc	pc, pc, #79	; 0x4f
   1b9f4:	blcs	159b08 <__assert_fail@plt+0x1562d0>
   1b9f8:			; <UNDEFINED> instruction: 0xd1fb4299
   1b9fc:	str	r4, [pc, r5, asr #12]
   1ba00:	umaalcc	pc, ip, r0, r8	; <UNPREDICTABLE>
   1ba04:	orrle	r2, sl, r0, lsl #22
   1ba08:	ble	182c444 <__assert_fail@plt+0x1828c0c>
   1ba0c:	bleq	457e14 <__assert_fail@plt+0x4545dc>
   1ba10:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1ba14:	tstls	r1, r7, lsl #22
   1ba18:	blge	1c0620 <__assert_fail@plt+0x1bcde8>
   1ba1c:	stmdavs	r6!, {r0, r2, r8, r9, ip, pc}
   1ba20:			; <UNDEFINED> instruction: 0xf8d446a9
   1ba24:	bl	1bba8c <__assert_fail@plt+0x1b8254>
   1ba28:			; <UNDEFINED> instruction: 0xf8130308
   1ba2c:			; <UNDEFINED> instruction: 0xf01aa005
   1ba30:	smlabble	r4, r0, pc, r0	; <UNPREDICTABLE>
   1ba34:			; <UNDEFINED> instruction: 0xf7e74658
   1ba38:	stmdacs	r0, {r3, r4, sl, fp, sp, lr, pc}
   1ba3c:	ldm	fp, {r0, r2, r4, r6, r8, ip, lr, pc}
   1ba40:	strtmi	r0, [r8], #3
   1ba44:	blls	8224c <__assert_fail@plt+0x7ea14>
   1ba48:	andeq	lr, r3, r2, lsl #17
   1ba4c:	tsteq	r8, r6, lsl #22
   1ba50:			; <UNDEFINED> instruction: 0x8014f8dd
   1ba54:	beq	1968e8 <__assert_fail@plt+0x1930b0>
   1ba58:			; <UNDEFINED> instruction: 0x4652465b
   1ba5c:			; <UNDEFINED> instruction: 0xf7ff4640
   1ba60:	bls	59d8c <__assert_fail@plt+0x56554>
   1ba64:	andshi	pc, r0, sp, asr #17
   1ba68:	cdpne	2, 4, cr9, cr3, cr3, {0}
   1ba6c:	ldcne	6, cr4, [r8, #-24]	; 0xffffffe8
   1ba70:	blls	1d1b9c <__assert_fail@plt+0x1ce364>
   1ba74:	movwls	r4, #9752	; 0x2618
   1ba78:	cdp	7, 9, cr15, cr10, cr7, {7}
   1ba7c:	addmi	r9, r3, #2048	; 0x800
   1ba80:	eorle	r4, r8, r0, lsl #13
   1ba84:	strmi	sl, [r1], -r9, lsl #22
   1ba88:	ldrmi	r9, [r8], -r0, lsl #20
   1ba8c:			; <UNDEFINED> instruction: 0xf7e79302
   1ba90:	addmi	lr, r6, #52, 22	; 0xd000
   1ba94:	blls	d0078 <__assert_fail@plt+0xcc840>
   1ba98:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}^
   1ba9c:	strtmi	r4, [r8], #-1561	; 0xfffff9e7
   1baa0:	bl	ff159a44 <__assert_fail@plt+0xff15620c>
   1baa4:	strcc	r6, [r1, #-2211]	; 0xfffff75d
   1baa8:	b	13ecbe8 <__assert_fail@plt+0x13e93b0>
   1baac:	adcsmi	r0, r5, #-1879048184	; 0x90000008
   1bab0:	eorhi	pc, r9, r3, asr #16
   1bab4:	vldrne	s26, [r1, #-32]	; 0xffffffe0
   1bab8:	addeq	lr, r6, #3072	; 0xc00
   1babc:			; <UNDEFINED> instruction: 0xf843440b
   1bac0:	addsmi	r7, sl, #4, 22	; 0x1000
   1bac4:			; <UNDEFINED> instruction: 0x4635d1fb
   1bac8:	addsmi	r9, sp, #1024	; 0x400
   1bacc:	andcs	sp, r0, r7, lsr #23
   1bad0:	eorvs	r6, r5, #1073741881	; 0x40000039
   1bad4:	stmibvs	r3!, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
   1bad8:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}^
   1badc:	stmdavs	r3!, {r0, r3, r5, r6, r7, fp, ip}
   1bae0:	ldrmi	r4, [r9], #-1064	; 0xfffffbd8
   1bae4:	bl	fe8d9a88 <__assert_fail@plt+0xfe8d6250>
   1bae8:			; <UNDEFINED> instruction: 0xf7e7e7dc
   1baec:	stmdavs	r3!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}^
   1baf0:			; <UNDEFINED> instruction: 0xf8526802
   1baf4:	ldrbpl	r2, [sl, #-42]	; 0xffffffd6
   1baf8:	movwcs	lr, #6612	; 0x19d4
   1bafc:			; <UNDEFINED> instruction: 0xf8435d52
   1bb00:	strcc	r2, [r1, #-37]	; 0xffffffdb
   1bb04:	movwcc	lr, #14304	; 0x37e0
   1bb08:	stmdavs	r3!, {r1, r4, ip, lr, pc}
   1bb0c:	stmibvs	r2!, {r0, r9, sl, ip, sp}
   1bb10:	stmdavs	r1!, {r0, r1, r3, r5, sl, lr}^
   1bb14:	strbpl	r5, [fp, #-3227]	; 0xfffff365
   1bb18:	streq	pc, [r1, #-261]	; 0xfffffefb
   1bb1c:			; <UNDEFINED> instruction: 0xf84268a2
   1bb20:	bicsle	r3, r1, r9, lsr #32
   1bb24:	ldm	r3, {r8, r9, fp, ip, pc}
   1bb28:	stm	fp, {r0, r1}
   1bb2c:	strb	r0, [fp, r3]
   1bb30:	blvs	8f64c0 <__assert_fail@plt+0x8f2c88>
   1bb34:	vrshr.s64	d20, d10, #64
   1bb38:	stmdavs	r3!, {r2, r3, r4, r5, r7, pc}
   1bb3c:	strtmi	r6, [fp], #-2465	; 0xfffff65f
   1bb40:	mrrcpl	8, 6, r6, fp, cr2
   1bb44:	strcc	r5, [r1, #-1363]	; 0xfffffaad
   1bb48:			; <UNDEFINED> instruction: 0xf84268a2
   1bb4c:	ldr	r3, [fp, r9, lsr #32]!
   1bb50:	bcs	36fe0 <__assert_fail@plt+0x337a8>
   1bb54:	ldrmi	sp, [r0, #3349]	; 0xd15
   1bb58:	strbmi	r6, [r1], -r0, lsr #19
   1bb5c:	ldrmi	fp, [r1], -r8, lsr #31
   1bb60:	ldrtmi	r6, [r0], #-2082	; 0xfffff7de
   1bb64:	bl	ad5a4 <__assert_fail@plt+0xa9d6c>
   1bb68:			; <UNDEFINED> instruction: 0xf10d0c00
   1bb6c:	strbtmi	r0, [r2], -r3, lsr #2
   1bb70:	blvc	99bc0 <__assert_fail@plt+0x96388>
   1bb74:	andeq	lr, ip, r2, lsr #23
   1bb78:	ldrbmi	r5, [r0, #-3551]!	; 0xfffff221
   1bb7c:	svcvc	0x0001f801
   1bb80:	svcge	0x0009dbf6
   1bb84:			; <UNDEFINED> instruction: 0x46d0e6f3
   1bb88:			; <UNDEFINED> instruction: 0xf8dd462e
   1bb8c:	strbt	sl, [r1], r4
   1bb90:	ldrtmi	r6, [r9], -r0, ror #16
   1bb94:	movwls	r4, #5698	; 0x1642
   1bb98:			; <UNDEFINED> instruction: 0xf7e74428
   1bb9c:	blls	968c4 <__assert_fail@plt+0x9308c>
   1bba0:	blls	957e8 <__assert_fail@plt+0x91fb0>
   1bba4:	tstle	r3, r3, lsl #6
   1bba8:	blvs	8f6538 <__assert_fail@plt+0x8f2d00>
   1bbac:	blle	a6c61c <__assert_fail@plt+0xa68de4>
   1bbb0:	stmibvs	r2!, {r0, r1, r5, fp, sp, lr}
   1bbb4:	ldrtmi	r6, [r3], #-3105	; 0xfffff3df
   1bbb8:	stmdbcs	r0, {r0, r1, r3, r4, r7, sl, fp, ip, lr}
   1bbbc:	addshi	pc, r1, r0, asr #32
   1bbc0:	adceq	r6, sl, r1, ror #16
   1bbc4:			; <UNDEFINED> instruction: 0xf894554b
   1bbc8:	stmdbcs	r0, {r2, r3, r6, ip}
   1bbcc:	addhi	pc, r5, r0, asr #32
   1bbd0:			; <UNDEFINED> instruction: 0xf1b868a1
   1bbd4:			; <UNDEFINED> instruction: 0xf1063fff
   1bbd8:			; <UNDEFINED> instruction: 0xf1050601
   1bbdc:	addpl	r0, fp, r1, lsl #10
   1bbe0:	blls	10b7f0 <__assert_fail@plt+0x107fb8>
   1bbe4:	ldrdeq	lr, [r0, -r3]
   1bbe8:	smlabteq	r0, fp, r9, lr
   1bbec:	stmiavs	r2!, {r3, r4, r7, r9, sl, sp, lr, pc}^
   1bbf0:	tsteq	r6, r8, lsl #22
   1bbf4:	addeq	lr, r5, #2048	; 0x800
   1bbf8:	blvs	159d08 <__assert_fail@plt+0x1564d0>
   1bbfc:	adcsmi	r3, r1, #1048576	; 0x100000
   1bc00:			; <UNDEFINED> instruction: 0xe6e6d1fa
   1bc04:	ldm	r3, {r0, r1, r8, r9, fp, ip, pc}
   1bc08:	stm	fp, {r0, r1}
   1bc0c:	str	r0, [r9], r3
   1bc10:	adcsle	r1, sp, r1, asr #24
   1bc14:	ldmdbne	r7, {r5, r6, r9, fp, sp, lr}^
   1bc18:	ldmle	r3!, {r0, r1, r2, r7, r9, lr}^
   1bc1c:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   1bc20:			; <UNDEFINED> instruction: 0xf894d04d
   1bc24:	ldmdblt	r1, {r2, r3, r6, ip}^
   1bc28:	stmiavs	r0!, {r0, r2, r4, r5, r8, ip, sp, pc}^
   1bc2c:			; <UNDEFINED> instruction: 0xf8403804
   1bc30:	tstcc	r1, r4, lsl #30
   1bc34:	mvnsle	r4, r9, lsr #5
   1bc38:			; <UNDEFINED> instruction: 0xf8842101
   1bc3c:	stmdavs	r0!, {r2, r3, r6, ip}^
   1bc40:	movwls	r4, #9801	; 0x2649
   1bc44:	andls	r4, r0, #40, 8	; 0x28000000
   1bc48:	b	ffc59bec <__assert_fail@plt+0xffc563b4>
   1bc4c:	ldmib	r4, {r9, fp, ip, pc}^
   1bc50:	blls	9fc60 <__assert_fail@plt+0x9c428>
   1bc54:	svclt	0x00882a01
   1bc58:	ldclcc	0, cr15, [pc], #316	; 1bd9c <__assert_fail@plt+0x18564>
   1bc5c:	eorcc	pc, r5, r1, asr #16
   1bc60:	movwcs	fp, #8072	; 0x1f88
   1bc64:	eorvs	pc, r5, r0, asr #16
   1bc68:	bl	4ba80 <__assert_fail@plt+0x48248>
   1bc6c:	bl	5be88 <__assert_fail@plt+0x58650>
   1bc70:	stmdble	fp, {r0, r2, r7, r8, sl}
   1bc74:	strbmi	r9, [r3, #-2305]	; 0xfffff6ff
   1bc78:	sasxmi	fp, r9, r8
   1bc7c:	addsmi	r3, r3, #67108864	; 0x4000000
   1bc80:			; <UNDEFINED> instruction: 0xf8404431
   1bc84:			; <UNDEFINED> instruction: 0xf8451f04
   1bc88:	mvnsle	ip, r4, lsl #30
   1bc8c:	bl	fe8b6a18 <__assert_fail@plt+0xfe8b31e0>
   1bc90:	blvs	8dc4b8 <__assert_fail@plt+0x8d8c80>
   1bc94:	ldrmi	r4, [r3], #-654	; 0xfffffd72
   1bc98:	ble	b492c <__assert_fail@plt+0xb10f4>
   1bc9c:	strmi	r6, [sl], #-2977	; 0xfffff45f
   1bca0:	bvs	18b4b30 <__assert_fail@plt+0x18b12f8>
   1bca4:	ldrtmi	r4, [sp], -r6, asr #8
   1bca8:	svclt	0x00a84293
   1bcac:			; <UNDEFINED> instruction: 0x469a4613
   1bcb0:	blls	55590 <__assert_fail@plt+0x51d58>
   1bcb4:	muleq	r3, r3, r8
   1bcb8:	andeq	lr, r3, fp, lsl #17
   1bcbc:	addeq	lr, r0, r7, lsl #14
   1bcc0:	movwls	r9, #514	; 0x202
   1bcc4:	bl	ff459c68 <__assert_fail@plt+0xff456430>
   1bcc8:	bls	c28d0 <__assert_fail@plt+0xbf098>
   1bccc:	stmdacs	r0, {r5, r6, r7, sp, lr}
   1bcd0:	andcs	sp, ip, r7, lsr #3
   1bcd4:			; <UNDEFINED> instruction: 0xf7e7e629
   1bcd8:	stmiavs	r1!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
   1bcdc:	eorvs	pc, r5, r1, asr #16
   1bce0:	stclpl	7, cr14, [fp], {118}	; 0x76
   1bce4:	svclt	0x0000e76c
   1bce8:	andeq	r3, r2, r0, lsr #7
   1bcec:			; <UNDEFINED> instruction: 0x000002b4
   1bcf0:	andeq	r3, r2, r2, ror #6
   1bcf4:			; <UNDEFINED> instruction: 0xf06fb5f8
   1bcf8:	bvs	10ec680 <__assert_fail@plt+0x10e8e48>
   1bcfc:	suble	r4, sl, #805306377	; 0x30000009
   1bd00:	subseq	r6, fp, r2, lsl #22
   1bd04:	addsmi	r4, r3, #4, 12	; 0x400000
   1bd08:	ldrmi	fp, [r3], -r8, lsr #31
   1bd0c:	svclt	0x00b84299
   1bd10:			; <UNDEFINED> instruction: 0xf7ff4619
   1bd14:			; <UNDEFINED> instruction: 0x4605fc3f
   1bd18:			; <UNDEFINED> instruction: 0x6e60b9b0
   1bd1c:	bvs	1888204 <__assert_fail@plt+0x18849cc>
   1bd20:	addeq	r3, r9, r1, lsl #2
   1bd24:	b	ff959cc8 <__assert_fail@plt+0xff956490>
   1bd28:	eorsle	r2, r4, r0, lsl #16
   1bd2c:			; <UNDEFINED> instruction: 0xf8946660
   1bd30:	stcvs	0, cr3, [r2, #-288]!	; 0xfffffee0
   1bd34:	bcs	88288 <__assert_fail@plt+0x84a50>
   1bd38:	stcle	6, cr4, [r8, #-128]!	; 0xffffff80
   1bd3c:	ldrhtmi	lr, [r8], #141	; 0x8d
   1bd40:			; <UNDEFINED> instruction: 0x461fe5d4
   1bd44:	strvc	lr, [r7, -r4, asr #19]
   1bd48:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1bd4c:			; <UNDEFINED> instruction: 0xdc192a01
   1bd50:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
   1bd54:	bvs	1a1013c <__assert_fail@plt+0x1a0c904>
   1bd58:	stmibvs	r3!, {r1, r5, r8, r9, fp, sp, lr}^
   1bd5c:	svclt	0x00a84297
   1bd60:	addsmi	r4, pc, #24117248	; 0x1700000
   1bd64:	strb	sp, [ip, r1, lsl #24]!
   1bd68:	stmdavs	r2!, {r0, r5, sl, fp, sp, lr}
   1bd6c:	ldrmi	r6, [sl], #-2470	; 0xfffff65a
   1bd70:	ldcpl	8, cr6, [r2, #384]	; 0x180
   1bd74:	strbpl	r5, [r2], #3210	; 0xc8a
   1bd78:	addsmi	r3, pc, #67108864	; 0x4000000
   1bd7c:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1bd80:	strb	r7, [r1, r7, lsl #14]!
   1bd84:			; <UNDEFINED> instruction: 0xf7ff4620
   1bd88:			; <UNDEFINED> instruction: 0x4628fd11
   1bd8c:			; <UNDEFINED> instruction: 0xf7ffbdf8
   1bd90:	strtmi	pc, [r8], -r9, ror #25
   1bd94:	strcs	fp, [ip, #-3576]	; 0xfffff208
   1bd98:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1bd9c:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
   1bda0:	cdpvs	2, 8, cr4, cr6, cr11, {4}
   1bda4:	strmi	r4, [sp], -r4, lsl #12
   1bda8:	blvs	d2de0 <__assert_fail@plt+0xcf5a8>
   1bdac:	ble	26c800 <__assert_fail@plt+0x268fc8>
   1bdb0:	strtmi	r1, [r0], -r9, ror #24
   1bdb4:			; <UNDEFINED> instruction: 0xff9ef7ff
   1bdb8:	adcmi	fp, lr, #24, 18	; 0x60000
   1bdbc:	andcs	fp, r0, r8, lsr #31
   1bdc0:	fldmdbxlt	r0!, {d29-d34}	;@ Deprecated
   1bdc4:	adcmi	r6, fp, #3719168	; 0x38c000
   1bdc8:	blvs	8d31ac <__assert_fail@plt+0x8cf974>
   1bdcc:	ble	ffd2c820 <__assert_fail@plt+0xffd28fe8>
   1bdd0:	strtmi	r1, [r0], -r9, ror #24
   1bdd4:			; <UNDEFINED> instruction: 0xff8ef7ff
   1bdd8:	rscle	r2, lr, r0, lsl #16
   1bddc:	mcrvs	7, 3, lr, cr0, cr1, {7}
   1bde0:	strcc	r1, [r1], -sl, lsr #23
   1bde4:	addseq	r2, r2, r0, lsl #2
   1bde8:	addeq	lr, r6, r0, lsl #22
   1bdec:	bl	ff7d9d90 <__assert_fail@plt+0xff7d6558>
   1bdf0:	strtvs	r2, [r5], r0
   1bdf4:	svclt	0x0000bd70
   1bdf8:			; <UNDEFINED> instruction: 0x4604b510
   1bdfc:			; <UNDEFINED> instruction: 0xf7e76800
   1be00:	stmdavs	r0!, {r3, r5, r6, r7, r8, fp, sp, lr, pc}^
   1be04:	stmib	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1be08:			; <UNDEFINED> instruction: 0xf7e768a0
   1be0c:	stmiavs	r0!, {r1, r5, r6, r7, r8, fp, sp, lr, pc}^
   1be10:	ldmib	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1be14:	pop	{r5, r9, sl, lr}
   1be18:			; <UNDEFINED> instruction: 0xf7e74010
   1be1c:	svclt	0x0000b9d7
   1be20:			; <UNDEFINED> instruction: 0xf0036843
   1be24:	vld2.<illegal width 64>	{d1-d4}, [r3 :256]
   1be28:	blcs	19cc1c <__assert_fail@plt+0x1993e4>
   1be2c:	blcs	10fe3c <__assert_fail@plt+0x10c604>
   1be30:	ldrbmi	sp, [r0, -r2]!
   1be34:	ldrb	r6, [pc, r0, lsl #16]
   1be38:			; <UNDEFINED> instruction: 0xf7e76800
   1be3c:	svclt	0x0000b9c7
   1be40:	andseq	pc, r4, r1, lsl #2
   1be44:			; <UNDEFINED> instruction: 0xf7ffb508
   1be48:	andcs	pc, r0, fp, ror #31
   1be4c:	svclt	0x0000bd08
   1be50:	svcmi	0x00f0e92d
   1be54:	ldmib	r0, {r0, r2, r7, ip, sp, pc}^
   1be58:	cdpge	12, 0, cr7, cr2, cr1, {0}
   1be5c:	ldrmi	r4, [ip, #1540]!	; 0x604
   1be60:	andeq	lr, r6, r6, lsl #17
   1be64:	mulpl	ip, sp, r8
   1be68:			; <UNDEFINED> instruction: 0xf8d0d239
   1be6c:	stmdbvs	r7, {r2, r3, pc}^
   1be70:	stccs	8, cr6, [r5, #-140]	; 0xffffff74
   1be74:	muleq	r3, r6, r8
   1be78:	biceq	lr, ip, #3072	; 0xc00
   1be7c:	stm	r3, {r1, r3, r9, sl, lr}
   1be80:	vhadd.u32	d16, d15, d3
   1be84:	subsvs	r2, sl, r1, lsl r2
   1be88:			; <UNDEFINED> instruction: 0xf1a5d023
   1be8c:	blx	fed5d2ac <__assert_fail@plt+0xfed59a74>
   1be90:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   1be94:			; <UNDEFINED> instruction: 0xf04f799a
   1be98:	vbit	<illegal reg q9.5>, <illegal reg q10.5>, <illegal reg q15.5>
   1be9c:	orrsvc	r1, sl, r4, lsl #4
   1bea0:	eorne	pc, ip, r8, asr #16
   1bea4:	stmiavs	r1!, {r2, r3, r9, sp}
   1bea8:	blx	a4ab2 <__assert_fail@plt+0xa127a>
   1beac:	ldmdane	r8!, {r0, r8, ip, sp, lr, pc}^
   1beb0:	subvs	r5, r3, fp, ror r0
   1beb4:	stmiavs	r1!, {r0, r1, r7, sp, lr}
   1beb8:	blx	b6542 <__assert_fail@plt+0xb2d0a>
   1bebc:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   1bec0:	subvs	r5, fp, r3, lsl #1
   1bec4:	stmiavs	r0!, {r0, r1, r3, r7, sp, lr}
   1bec8:	adcvs	r1, r3, r3, asr #24
   1becc:	pop	{r0, r2, ip, sp, pc}
   1bed0:	stclvs	15, cr8, [r5, #960]!	; 0x3c0
   1bed4:	svclt	0x00d42d01
   1bed8:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   1bedc:	vaba.s8	q15, <illegal reg q10.5>, q5
   1bee0:	vorr.i32	<illegal reg q10.5>, #5376	; 0x00001500
   1bee4:	bl	fecf0c40 <__assert_fail@plt+0xfeced408>
   1bee8:	b	13dfc0c <__assert_fail@plt+0x13dc3d4>
   1beec:	teqle	sp, #1163264	; 0x11c000
   1bef0:	teqeq	r9, r0, lsl #16
   1bef4:	ldmib	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bef8:	eorsle	r2, r7, r0, lsl #16
   1befc:	strdvs	r0, [r0], -r9	; <UNPREDICTABLE>
   1bf00:	smlattls	r1, r0, r8, r6
   1bf04:	ldmib	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bf08:	strmi	r9, [r0], r1, lsl #18
   1bf0c:			; <UNDEFINED> instruction: 0xf7e76920
   1bf10:			; <UNDEFINED> instruction: 0x2118e9f0
   1bf14:			; <UNDEFINED> instruction: 0xf107fb01
   1bf18:	strmi	r9, [r2], r1, lsl #2
   1bf1c:			; <UNDEFINED> instruction: 0xf7e76960
   1bf20:	stmdbls	r1, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
   1bf24:	stmibvs	r0!, {r0, r1, r2, r9, sl, lr}
   1bf28:	stmib	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bf2c:	svceq	0x0000f1ba
   1bf30:			; <UNDEFINED> instruction: 0xf1b8bf18
   1bf34:	strmi	r0, [r3], r0, lsl #30
   1bf38:	stmdacs	r0, {r2, r3, ip, lr, pc}
   1bf3c:	svccs	0x0000bf18
   1bf40:			; <UNDEFINED> instruction: 0xf8d4d008
   1bf44:	stmib	r4, {r3, lr, pc}^
   1bf48:	stmib	r4, {r0, r1, r9, fp, pc}^
   1bf4c:			; <UNDEFINED> instruction: 0xf8c47005
   1bf50:	str	r9, [sp, r4]
   1bf54:			; <UNDEFINED> instruction: 0xf7e74640
   1bf58:			; <UNDEFINED> instruction: 0x4650e93c
   1bf5c:	ldmdb	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bf60:			; <UNDEFINED> instruction: 0xf7e74638
   1bf64:			; <UNDEFINED> instruction: 0x4658e936
   1bf68:	ldmdb	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bf6c:	rscscc	pc, pc, pc, asr #32
   1bf70:	svclt	0x0000e7ac
   1bf74:	strdeq	fp, [pc], #88	; <UNPREDICTABLE>
   1bf78:	strmi	r6, [sp], -r3, lsl #16
   1bf7c:			; <UNDEFINED> instruction: 0x46064614
   1bf80:	ldm	r3, {r0, r1, r3, r4, r5, sl, lr}
   1bf84:			; <UNDEFINED> instruction: 0xf7ff0006
   1bf88:	mcrrne	15, 6, pc, r3, cr3	; <UNPREDICTABLE>
   1bf8c:	ldmdavs	r3!, {r0, r3, r4, ip, lr, pc}
   1bf90:	andeq	pc, r9, #196, 6	; 0x10000003
   1bf94:	biceq	lr, r0, r3, lsl #22
   1bf98:	stmdavs	ip, {r0, r1, r2, r3, r4, sl, lr}^
   1bf9c:	ldrcs	pc, [r1], #-866	; 0xfffffc9e
   1bfa0:	ldmdavs	fp!, {r2, r3, r6, sp, lr}^
   1bfa4:	ldrbtcs	pc, [pc], #1060	; 1bfac <__assert_fail@plt+0x18774>	; <UNPREDICTABLE>
   1bfa8:	vld2.8	{d6,d8}, [r4 :256], r6
   1bfac:	vmls.i<illegal width 8>	q11, <illegal reg q9.5>, d0[4]
   1bfb0:	tstmi	r3, #603979776	; 0x24000000
   1bfb4:	vst1.8	{d16-d19}, [r3 :64], fp
   1bfb8:			; <UNDEFINED> instruction: 0x43232380
   1bfbc:			; <UNDEFINED> instruction: 0xf846604b
   1bfc0:	ldcllt	0, cr5, [r8, #128]!	; 0x80
   1bfc4:	svcmi	0x00f0e92d
   1bfc8:	strmi	fp, [r5], -r5, lsl #1
   1bfcc:	svcls	0x000e4614
   1bfd0:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bfd4:	movwls	r4, #13963	; 0x368b
   1bfd8:	strtmi	r6, [r6], -fp, lsr #16
   1bfdc:	bl	f6588 <__assert_fail@plt+0xf2d50>
   1bfe0:			; <UNDEFINED> instruction: 0xf89c0ccb
   1bfe4:	bcs	123ffc <__assert_fail@plt+0x1207c4>
   1bfe8:	blx	2901e2 <__assert_fail@plt+0x28c9aa>
   1bfec:	bl	9a820 <__assert_fail@plt+0x96fe8>
   1bff0:	stmdavs	r2, {r1, r3}^
   1bff4:			; <UNDEFINED> instruction: 0xf0002a00
   1bff8:	blx	27c2ba <__assert_fail@plt+0x278a82>
   1bffc:	stmvs	r6, {r2, fp, ip, sp, lr, pc}
   1c000:	ldmdavs	r6!, {r0, r9, fp, sp}
   1c004:	andeq	lr, r8, r1, lsl #22
   1c008:	stmiavs	ip!, {r0, r1, r2, r6, ip, lr, pc}
   1c00c:	subvs	r2, r2, r0, lsl #4
   1c010:	addsmi	r1, r1, #1552	; 0x610
   1c014:	fstmiaxeq	r1, {d30}	;@ Deprecated
   1c018:	andcs	fp, r0, #212, 30	; 0x350
   1c01c:			; <UNDEFINED> instruction: 0xf89c2201
   1c020:	b	4d4040 <__assert_fail@plt+0x4d0808>
   1c024:			; <UNDEFINED> instruction: 0xd07d029e
   1c028:	bl	f64d8 <__assert_fail@plt+0xf2ca0>
   1c02c:	bl	fe8dcf44 <__assert_fail@plt+0xfe8d970c>
   1c030:	blcc	41cc68 <__assert_fail@plt+0x419430>
   1c034:	addeq	lr, r4, #2048	; 0x800
   1c038:	ldrmi	lr, [ip], #10
   1c03c:	stmdbcs	r0, {r0, r8, fp, ip, sp}
   1c040:	mul	r6, ip, r8
   1c044:	strcs	fp, [r0], #-4052	; 0xfffff02c
   1c048:	b	525054 <__assert_fail@plt+0x52181c>
   1c04c:	mlsle	r9, lr, r4, r0
   1c050:	stcmi	8, cr15, [r4, #-328]	; 0xfffffeb8
   1c054:	ldrhle	r4, [r0, #36]!	; 0x24
   1c058:	ldrdmi	pc, [r4], -ip
   1c05c:	strcs	pc, [r9], #-964	; 0xfffffc3c
   1c060:	mvnle	r4, r7, lsr #5
   1c064:	blx	ff75a068 <__assert_fail@plt+0xff756830>
   1c068:	stmdbvs	fp!, {r3, r4, r7, r8, ip, sp, pc}^
   1c06c:			; <UNDEFINED> instruction: 0x4628463a
   1c070:	ldmvs	fp, {r0, r1, r4, r6, sl, lr}
   1c074:	ldrdlt	pc, [r4], -r3
   1c078:			; <UNDEFINED> instruction: 0xf7ff4659
   1c07c:	mcrrne	15, 7, pc, r2, cr11	; <UNPREDICTABLE>
   1c080:	andle	r4, r6, r4, lsl #12
   1c084:	strtmi	r6, [r1], -r8, ror #18
   1c088:			; <UNDEFINED> instruction: 0xf7ff4440
   1c08c:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   1c090:	andcs	sp, ip, r2, lsr #3
   1c094:	pop	{r0, r2, ip, sp, pc}
   1c098:	blls	100060 <__assert_fail@plt+0xfc828>
   1c09c:			; <UNDEFINED> instruction: 0xf04f45a3
   1c0a0:	subvs	r0, r2, r0, lsl #4
   1c0a4:	movweq	lr, #15275	; 0x3bab
   1c0a8:			; <UNDEFINED> instruction: 0xf383fab3
   1c0ac:	cmpne	r3, #323584	; 0x4f000
   1c0b0:	movwcs	fp, #3848	; 0xf08
   1c0b4:	cmple	r5, r0, lsl #22
   1c0b8:	ldrdcc	pc, [r4], -ip
   1c0bc:			; <UNDEFINED> instruction: 0x46284631
   1c0c0:	movwcs	pc, #37827	; 0x93c3	; <UNPREDICTABLE>
   1c0c4:			; <UNDEFINED> instruction: 0x463a431f
   1c0c8:			; <UNDEFINED> instruction: 0xff54f7ff
   1c0cc:	strmi	r1, [r4], -r1, asr #24
   1c0d0:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
   1c0d4:	strbmi	r4, [r0], #-1569	; 0xfffff9df
   1c0d8:	blx	fe8da0dc <__assert_fail@plt+0xfe8d68a4>
   1c0dc:	sbcsle	r2, r8, r0, lsl #16
   1c0e0:			; <UNDEFINED> instruction: 0xe77946b3
   1c0e4:	b	13f6498 <__assert_fail@plt+0x13f2c60>
   1c0e8:	blx	25eb1e <__assert_fail@plt+0x25b2e6>
   1c0ec:	ldrtmi	pc, [sl], -r4, lsl #16	; <UNPREDICTABLE>
   1c0f0:	eorlt	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   1c0f4:	movwcs	r4, #1576	; 0x628
   1c0f8:	subvs	r4, fp, r1, asr #8
   1c0fc:			; <UNDEFINED> instruction: 0xf7ff4659
   1c100:			; <UNDEFINED> instruction: 0x4604ff39
   1c104:	sbcle	r1, r4, r0, ror #24
   1c108:	strtmi	r6, [r1], -fp, ror #17
   1c10c:			; <UNDEFINED> instruction: 0xf8536968
   1c110:	strbmi	r2, [r0], #-10
   1c114:	eorcs	pc, r6, r3, asr #16
   1c118:	blx	fe0da11c <__assert_fail@plt+0xfe0d68e4>
   1c11c:			; <UNDEFINED> instruction: 0xf47f2800
   1c120:	sbfx	sl, fp, #30, #23
   1c124:			; <UNDEFINED> instruction: 0x4631463a
   1c128:			; <UNDEFINED> instruction: 0xf7ff4628
   1c12c:	mcrrne	15, 2, pc, r3, cr3	; <UNPREDICTABLE>
   1c130:	adcle	r4, lr, r4, lsl #12
   1c134:	strtmi	r6, [r1], -r8, ror #18
   1c138:			; <UNDEFINED> instruction: 0xf7ff4440
   1c13c:	stmdacs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   1c140:	blls	1103e4 <__assert_fail@plt+0x10cbac>
   1c144:	ldrtmi	r4, [r1], -r2, lsr #12
   1c148:	strls	r4, [r0, -r8, lsr #12]
   1c14c:			; <UNDEFINED> instruction: 0xff3af7ff
   1c150:	addle	r2, sl, r0, lsl #16
   1c154:	stmiavs	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   1c158:			; <UNDEFINED> instruction: 0xf8534610
   1c15c:			; <UNDEFINED> instruction: 0xf843202b
   1c160:	ldr	r2, [r7, r4, lsr #32]
   1c164:			; <UNDEFINED> instruction: 0xf7ff4631
   1c168:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   1c16c:	mulcs	r0, r1, r0
   1c170:	svclt	0x0000e790
   1c174:			; <UNDEFINED> instruction: 0x4604b510
   1c178:			; <UNDEFINED> instruction: 0xf7e76980
   1c17c:	bvs	185622c <__assert_fail@plt+0x18529f4>
   1c180:	stmda	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c184:	vstmdbne	r2!, {s12-s174}
   1c188:	mulle	r5, r3, r2
   1c18c:			; <UNDEFINED> instruction: 0xf7e76898
   1c190:	bvs	fe856218 <__assert_fail@plt+0xfe8529e0>
   1c194:	ldmda	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c198:			; <UNDEFINED> instruction: 0xf7e768e0
   1c19c:	blvs	85620c <__assert_fail@plt+0x8529d4>
   1c1a0:	ldmda	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c1a4:			; <UNDEFINED> instruction: 0xf7e76ae0
   1c1a8:			; <UNDEFINED> instruction: 0x4620e814
   1c1ac:			; <UNDEFINED> instruction: 0x4010e8bd
   1c1b0:	stmdalt	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c1b4:			; <UNDEFINED> instruction: 0x4604b510
   1c1b8:			; <UNDEFINED> instruction: 0xf7e76880
   1c1bc:	stmiavs	r0!, {r1, r3, fp, sp, lr, pc}^
   1c1c0:	stmda	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c1c4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1c1c8:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   1c1cc:	pop	{r5, r6, fp, sp, lr}
   1c1d0:			; <UNDEFINED> instruction: 0xf7e64010
   1c1d4:	svclt	0x0000bffb
   1c1d8:	mvnsmi	lr, sp, lsr #18
   1c1dc:	stmdavs	r0, {r1, r2, r9, sl, lr}
   1c1e0:	ldmvs	r3!, {r5, r6, r8, ip, sp, pc}
   1c1e4:	strcs	fp, [r0], #-339	; 0xfffffead
   1c1e8:	ldmdavs	r0!, {sp, lr, pc}
   1c1ec:	sbceq	lr, r4, r0, lsl #22
   1c1f0:			; <UNDEFINED> instruction: 0xf7ff3401
   1c1f4:	ldmvs	r3!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   1c1f8:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
   1c1fc:	strcs	r6, [r0], #-2288	; 0xfffff710
   1c200:	svc	0x00e6f7e6
   1c204:			; <UNDEFINED> instruction: 0x462568b3
   1c208:	ldmibvs	r3!, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   1c20c:	ldmdbne	sl, {r0, r8, sl, ip, sp}
   1c210:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   1c214:	svc	0x00dcf7e6
   1c218:	ldmdbne	sl, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
   1c21c:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   1c220:	svc	0x00d6f7e6
   1c224:	ldmdbne	sl, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
   1c228:	tstlt	r3, ip, lsl #8
   1c22c:			; <UNDEFINED> instruction: 0xf7e66890
   1c230:	ldmvs	r3!, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1c234:	stmiale	r8!, {r0, r1, r3, r5, r7, r9, lr}^
   1c238:	smlsdxcs	r0, r0, r9, r6
   1c23c:	svc	0x00c8f7e6
   1c240:			; <UNDEFINED> instruction: 0xf7e669b0
   1c244:	ldmibvs	r0!, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   1c248:	svc	0x00c2f7e6
   1c24c:			; <UNDEFINED> instruction: 0xf7e66830
   1c250:	bvs	c58158 <__assert_fail@plt+0xc54920>
   1c254:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c258:	blx	2489a2 <__assert_fail@plt+0x24516a>
   1c25c:	stmiane	r5, {r0, r1, r2, r8, r9, ip, sp, lr, pc}^
   1c260:	blcs	32574 <__assert_fail@plt+0x2ed3c>
   1c264:	strcs	fp, [r0], #-4040	; 0xfffff038
   1c268:	stmiavs	fp!, {r3, r8, sl, fp, ip, lr, pc}
   1c26c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1c270:			; <UNDEFINED> instruction: 0xf7ff3401
   1c274:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1c278:	lfmle	f4, 2, [r6], #652	; 0x28c
   1c27c:	strcc	r6, [r1, -r8, lsr #17]
   1c280:	svc	0x00a6f7e6
   1c284:	adcsmi	r6, fp, #29440	; 0x7300
   1c288:	bvs	c50e94 <__assert_fail@plt+0xc4d65c>
   1c28c:	bvs	c56228 <__assert_fail@plt+0xc529f0>
   1c290:	svc	0x009ef7e6
   1c294:	blvs	ffc2eeb8 <__assert_fail@plt+0xffc2b680>
   1c298:	addsmi	r4, r8, #2063597568	; 0x7b000000
   1c29c:			; <UNDEFINED> instruction: 0xf7e6d001
   1c2a0:			; <UNDEFINED> instruction: 0xf8d6ef98
   1c2a4:			; <UNDEFINED> instruction: 0xf7e60084
   1c2a8:	shadd8mi	lr, r0, r4
   1c2ac:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1c2b0:	svclt	0x008cf7e6
   1c2b4:	andeq	r0, r1, ip, asr #23
   1c2b8:	push	{r0, r1, r6, r7, r8, r9, sl, fp, sp, lr}
   1c2bc:	blcs	2ca84 <__assert_fail@plt+0x2924c>
   1c2c0:	stcle	6, cr4, [r8, #-512]!	; 0xfffffe00
   1c2c4:			; <UNDEFINED> instruction: 0xf8d82700
   1c2c8:			; <UNDEFINED> instruction: 0xf8533084
   1c2cc:	ldmdbvs	r3!, {r0, r1, r2, r5, sp, lr}
   1c2d0:	vstrle	d2, [sp, #-0]
   1c2d4:	ldmdbvs	r3!, {sl, sp}^
   1c2d8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1c2dc:	stmdbvs	r8!, {r0, sl, ip, sp}
   1c2e0:	svc	0x0076f7e6
   1c2e4:			; <UNDEFINED> instruction: 0xf7e64628
   1c2e8:	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1c2ec:	lfmle	f4, 2, [r2], #652	; 0x28c
   1c2f0:			; <UNDEFINED> instruction: 0xf7e66970
   1c2f4:	ldmvs	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1c2f8:	ldmvs	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
   1c2fc:	svc	0x0068f7e6
   1c300:			; <UNDEFINED> instruction: 0xf7e668b0
   1c304:	ldrtmi	lr, [r0], -r6, ror #30
   1c308:			; <UNDEFINED> instruction: 0xf7e63701
   1c30c:			; <UNDEFINED> instruction: 0xf8d8ef62
   1c310:	adcsmi	r3, fp, #124	; 0x7c
   1c314:	movwcs	sp, #3287	; 0xcd7
   1c318:	rsbscc	pc, ip, r8, asr #17
   1c31c:	rsbcc	pc, ip, r8, asr #17
   1c320:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c324:	mcrrne	9, 12, r6, fp, cr2	; <UNPREDICTABLE>
   1c328:	ble	3acd7c <__assert_fail@plt+0x3a9544>
   1c32c:	bne	14b6540 <__assert_fail@plt+0x14b2d08>
   1c330:	bl	e433c <__assert_fail@plt+0xe0b04>
   1c334:	and	r0, r2, r1, lsl #3
   1c338:	addsmi	r3, r0, #1
   1c33c:			; <UNDEFINED> instruction: 0xf851d004
   1c340:	movwcc	r3, #7940	; 0x1f04
   1c344:			; <UNDEFINED> instruction: 0x4770d0f8
   1c348:	andcs	r4, r1, r0, ror r7
   1c34c:	svclt	0x0000e7fb
   1c350:	ldcle	8, cr2, [r8, #-0]
   1c354:	mcrne	4, 2, fp, cr4, cr0, {1}
   1c358:	andcs	r6, r0, sp, lsl #16
   1c35c:			; <UNDEFINED> instruction: 0xf855e005
   1c360:	addsmi	r1, r1, #35	; 0x23
   1c364:	mrrcne	15, 11, fp, r8, cr4
   1c368:	stmdane	r3!, {r2, r3, r4, r9, sl, lr}
   1c36c:	b	13ecd84 <__assert_fail@plt+0x13e954c>
   1c370:	ldmle	r4!, {r0, r1, r4, r6, r8, r9}^
   1c374:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1c378:	svclt	0x0008429a
   1c37c:	andle	r3, r0, r1
   1c380:	ldclt	0, cr2, [r0], #-0
   1c384:	andcs	r4, r0, r0, ror r7
   1c388:	svclt	0x00004770
   1c38c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1c390:			; <UNDEFINED> instruction: 0xf101b082
   1c394:	strmi	r0, [ip], -r8, lsl #20
   1c398:	strmi	r9, [r5], -sl, lsl #30
   1c39c:			; <UNDEFINED> instruction: 0xf04f4698
   1c3a0:	ldrbmi	r0, [r1], -ip, lsl #18
   1c3a4:	blx	27652e <__assert_fail@plt+0x272cf6>
   1c3a8:			; <UNDEFINED> instruction: 0xf7fff602
   1c3ac:			; <UNDEFINED> instruction: 0x4603ffd1
   1c3b0:			; <UNDEFINED> instruction: 0x46204611
   1c3b4:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   1c3b8:	fstmiaxeq	r2, {d30}	;@ Deprecated
   1c3bc:	mulgt	r4, ip, r8
   1c3c0:			; <UNDEFINED> instruction: 0xd10345bc
   1c3c4:	eorscc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1c3c8:	andsle	r4, r7, r3, asr #10
   1c3cc:			; <UNDEFINED> instruction: 0xf928f7ff
   1c3d0:	stmdbvs	fp!, {r3, r4, r6, r7, r8, ip, sp, pc}^
   1c3d4:	ldmdavs	sl, {r0, r1, r4, r5, sl, lr}^
   1c3d8:	bcs	c8b48 <__assert_fail@plt+0xc5310>
   1c3dc:	mulle	r1, fp, r8
   1c3e0:	bfi	r6, sl, #16, #15
   1c3e4:			; <UNDEFINED> instruction: 0x4621685a
   1c3e8:	strtmi	r4, [r8], -r3, asr #12
   1c3ec:			; <UNDEFINED> instruction: 0xf7ff9700
   1c3f0:	ldmdblt	r8, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1c3f4:	ldrmi	r6, [lr], #-2411	; 0xfffff695
   1c3f8:			; <UNDEFINED> instruction: 0xe7f168b3
   1c3fc:	tstle	r8, r9, lsl #30
   1c400:			; <UNDEFINED> instruction: 0x46204611
   1c404:			; <UNDEFINED> instruction: 0xf90cf7ff
   1c408:	andcs	fp, ip, r8, lsl r9
   1c40c:	pop	{r1, ip, sp, pc}
   1c410:	strdcs	r8, [r0], -r0
   1c414:	pop	{r1, ip, sp, pc}
   1c418:	svclt	0x000087f0
   1c41c:	addsmi	r6, sl, #196608	; 0x30000
   1c420:	stmdavs	fp, {r0, r3, r9, fp, ip, lr, pc}
   1c424:	orreq	lr, r2, #3072	; 0xc00
   1c428:	andcc	r6, r1, #5832704	; 0x590000
   1c42c:	blne	15a540 <__assert_fail@plt+0x156d08>
   1c430:	addmi	r6, sl, #65536	; 0x10000
   1c434:			; <UNDEFINED> instruction: 0x4770dbf8
   1c438:	blcs	13bc6c <__assert_fail@plt+0x138434>
   1c43c:	blcs	4904c0 <__assert_fail@plt+0x48cc88>
   1c440:	andcs	sp, r0, r1
   1c444:	stmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   1c448:	rscsle	r2, sl, r0, lsl #22
   1c44c:	bcs	47bcbc <__assert_fail@plt+0x478484>
   1c450:	ldmdavs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1c454:	subvs	r6, sl, fp, asr r9
   1c458:	andsvs	fp, r1, r2, lsl #2
   1c45c:	blcs	7f6988 <__assert_fail@plt+0x7f3150>
   1c460:	ldrdcs	pc, [r4], r0
   1c464:	eorne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1c468:	eorne	pc, r3, r2, asr #16
   1c46c:	stcvs	12, cr13, [r2, #-932]	; 0xfffffc5c
   1c470:	blx	6487c <__assert_fail@plt+0x61044>
   1c474:	b	8d9088 <__assert_fail@plt+0x8d5850>
   1c478:	strvs	r0, [r2, #-515]	; 0xfffffdfd
   1c47c:	ldrtlt	lr, [r0], #-2017	; 0xfffff81f
   1c480:	ldrdmi	pc, [r4], r0
   1c484:	stmdbvs	sp, {r2, r6, r8, ip, sp, pc}^
   1c488:	sfmvs	f2, 4, [r3, #-4]
   1c48c:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1c490:	tstmi	r3, #162	; 0xa2
   1c494:	strvs	r6, [r3, #-332]	; 0xfffffeb4
   1c498:	ldclt	0, cr2, [r0], #-0
   1c49c:	svclt	0x00004770
   1c4a0:	stmdavs	sl, {r0, r1, r3, r9, sl, fp, ip, sp, lr}^
   1c4a4:	svclt	0x00082b0b
   1c4a8:	andle	r6, r6, r1, lsl r1
   1c4ac:	tstle	r6, r0, lsl fp
   1c4b0:	ldmvs	r8, {r0, r1, r3, r7, fp, sp, lr}^
   1c4b4:	stmdbvs	sl, {r4, r8, sp, lr}
   1c4b8:	andcs	r6, r0, sl, lsl r1
   1c4bc:	tstlt	sl, r0, ror r7
   1c4c0:	tstvs	r3, fp, lsl #18
   1c4c4:	blcs	366f8 <__assert_fail@plt+0x32ec0>
   1c4c8:	stmdbvs	sl, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   1c4cc:	tstvs	sl, r0
   1c4d0:	svclt	0x00004770
   1c4d4:	svcmi	0x00f0e92d
   1c4d8:	cfmadd32	mvax0, mvfx4, mvfx7, mvfx4
   1c4dc:			; <UNDEFINED> instruction: 0x6ec03a90
   1c4e0:	addlt	r6, r7, r3, ror #26
   1c4e4:	strcs	r4, [r0, #-1682]	; 0xfffff96e
   1c4e8:	ldrcs	r9, [r4], -r4, lsl #2
   1c4ec:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   1c4f0:			; <UNDEFINED> instruction: 0xf8dd4601
   1c4f4:	movwls	r9, #20552	; 0x5048
   1c4f8:	svcvs	0x0062e007
   1c4fc:	andcs	pc, r3, #6144	; 0x1800
   1c500:	strbmi	r6, [r2, #-2130]	; 0xfffff7ae
   1c504:	mrrcne	15, 11, fp, sp, cr4
   1c508:	stmdbne	fp, {r0, r3, r4, r9, sl, lr}^
   1c50c:	b	13ecfb8 <__assert_fail@plt+0x13e9780>
   1c510:	ldclle	3, cr0, [r2], #396	; 0x18c
   1c514:	lfmle	f4, 2, [fp, #-672]	; 0xfffffd60
   1c518:	tstcs	r4, #392	; 0x188
   1c51c:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   1c520:	ldrmi	r6, [r8, #2139]	; 0x85b
   1c524:			; <UNDEFINED> instruction: 0xf04fbf18
   1c528:			; <UNDEFINED> instruction: 0x460135ff
   1c52c:	ldrcs	r2, [r4, -r0, lsl #12]
   1c530:	svcvs	0x0062e007
   1c534:	andcs	pc, r3, #7168	; 0x1c00
   1c538:	strbmi	r6, [sl, #-2130]	; 0xfffff7ae
   1c53c:	mrrcne	15, 11, fp, lr, cr4
   1c540:	stmibne	fp, {r0, r3, r4, r9, sl, lr}
   1c544:	b	13ed010 <__assert_fail@plt+0x13e97d8>
   1c548:	ldclle	3, cr0, [r2], #396	; 0x18c
   1c54c:	sfmle	f4, 2, [r2, #-704]	; 0xfffffd40
   1c550:	tstcs	r4, #392	; 0x188
   1c554:	movwcs	pc, #27395	; 0x6b03	; <UNPREDICTABLE>
   1c558:	ldrmi	r6, [r9, #2139]	; 0x85b
   1c55c:			; <UNDEFINED> instruction: 0xf04fbf18
   1c560:	blls	12a164 <__assert_fail@plt+0x12692c>
   1c564:	blcs	365d8 <__assert_fail@plt+0x32da0>
   1c568:			; <UNDEFINED> instruction: 0xf04fdd30
   1c56c:			; <UNDEFINED> instruction: 0xf8da0b00
   1c570:			; <UNDEFINED> instruction: 0xf04f1000
   1c574:	svcvs	0x00670c14
   1c578:	bls	16de00 <__assert_fail@plt+0x16a5c8>
   1c57c:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   1c580:	bcc	fe457de4 <__assert_fail@plt+0xfe4545ac>
   1c584:	blx	3365d6 <__assert_fail@plt+0x332d9e>
   1c588:			; <UNDEFINED> instruction: 0xf857fc01
   1c58c:			; <UNDEFINED> instruction: 0xf852700c
   1c590:	stmib	sp, {r0, r1, r2, r4, r5, sp}^
   1c594:	andls	r8, r3, #0, 10
   1c598:			; <UNDEFINED> instruction: 0xff96f7fe
   1c59c:	ldrdne	pc, [r0], -sl
   1c5a0:	blls	482db4 <__assert_fail@plt+0x47f57c>
   1c5a4:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   1c5a8:	strls	lr, [r0], -sp, asr #19
   1c5ac:	strtmi	r4, [r0], -r7, lsl #12
   1c5b0:			; <UNDEFINED> instruction: 0xff8af7fe
   1c5b4:	andle	r4, r3, r7, lsl #5
   1c5b8:	andlt	r2, r7, r1
   1c5bc:	svchi	0x00f0e8bd
   1c5c0:			; <UNDEFINED> instruction: 0xf10b9b04
   1c5c4:	ldmdavs	fp, {r0, r8, r9, fp}
   1c5c8:	blle	ff42dc3c <__assert_fail@plt+0xff42a404>
   1c5cc:	ldrb	r2, [r4, r0]!
   1c5d0:	ldrbcc	pc, [pc, #79]!	; 1c627 <__assert_fail@plt+0x18def>	; <UNPREDICTABLE>
   1c5d4:			; <UNDEFINED> instruction: 0xf04fe7a9
   1c5d8:			; <UNDEFINED> instruction: 0xe7c236ff
   1c5dc:	mvnsmi	lr, sp, lsr #18
   1c5e0:	rsble	r2, r1, r0, lsl #18
   1c5e4:	strmi	r6, [pc], -sl, asr #16
   1c5e8:	subsle	r2, sp, r0, lsl #20
   1c5ec:			; <UNDEFINED> instruction: 0x3600e9d0
   1c5f0:	bl	1ade08 <__assert_fail@plt+0x1aa5d0>
   1c5f4:	addmi	r0, fp, #-2147483632	; 0x80000010
   1c5f8:	vmlscs.f64	d13, d0, d23
   1c5fc:			; <UNDEFINED> instruction: 0xf1c2d072
   1c600:			; <UNDEFINED> instruction: 0xf1c60e00
   1c604:	b	79f60c <__assert_fail@plt+0x79bdd4>
   1c608:	bl	1a0240 <__assert_fail@plt+0x19ca08>
   1c60c:			; <UNDEFINED> instruction: 0xf1060842
   1c610:			; <UNDEFINED> instruction: 0xf10230ff
   1c614:	strle	r3, [r2, #-767]!	; 0xfffffd01
   1c618:	ldmvs	r9!, {r1, r2, r5, r7, fp, sp, lr}
   1c61c:	svclt	0x00bbe010
   1c620:	rscscc	pc, pc, #-2147483648	; 0x80000000
   1c624:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1c628:	rscscc	pc, pc, r0, lsl #2
   1c62c:	vmlseq.f32	s28, s4, s31
   1c630:			; <UNDEFINED> instruction: 0xf846bfb4
   1c634:	b	1be86dc <__assert_fail@plt+0x1be4ea4>
   1c638:	b	79f640 <__assert_fail@plt+0x79be08>
   1c63c:	strle	r0, [lr, #-3852]	; 0xfffff0f4
   1c640:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   1c644:	eorpl	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   1c648:			; <UNDEFINED> instruction: 0xd1e8429d
   1c64c:	stmdacc	r1, {r0, r9, fp, ip, sp}
   1c650:	vmlseq.f32	s28, s4, s31
   1c654:			; <UNDEFINED> instruction: 0x0c00ea6f
   1c658:	svceq	0x000cea1e
   1c65c:	bcs	51a24 <__assert_fail@plt+0x4e1ec>
   1c660:	andcc	sp, r1, #9216	; 0x2400
   1c664:	bl	fea368ec <__assert_fail@plt+0xfea330b4>
   1c668:	ldmvs	r9!, {r1, fp}
   1c66c:	bl	1c8bc <__assert_fail@plt+0x19084>
   1c670:			; <UNDEFINED> instruction: 0xf7e60088
   1c674:	ldmdavs	sl!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
   1c678:	bl	76804 <__assert_fail@plt+0x72fcc>
   1c67c:	cdpne	2, 5, cr0, cr6, cr2, {2}
   1c680:	andeq	lr, r8, #182272	; 0x2c800
   1c684:	stmiavs	r0!, {r4, ip, lr, pc}
   1c688:	ldrmi	r1, [r1], #-3659	; 0xfffff1b5
   1c68c:			; <UNDEFINED> instruction: 0xf8506061
   1c690:	ldmne	pc, {r1, r2, r5, lr}	; <UNPREDICTABLE>
   1c694:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1c698:	sfmle	f4, 4, [r9, #-560]	; 0xfffffdd0
   1c69c:			; <UNDEFINED> instruction: 0xf1063a01
   1c6a0:			; <UNDEFINED> instruction: 0xf84036ff
   1c6a4:	mvnsle	r4, r7, lsr #32
   1c6a8:	ldrtmi	r2, [r0], -r0, lsl #12
   1c6ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c6b0:			; <UNDEFINED> instruction: 0xf8403b01
   1c6b4:	strble	r1, [sl, #39]!	; 0x27
   1c6b8:	bl	1c908 <__assert_fail@plt+0x190d0>
   1c6bc:	strcs	r0, [r0], -r8, lsl #3
   1c6c0:	ldc	7, cr15, [r4, #920]!	; 0x398
   1c6c4:	pop	{r4, r5, r9, sl, lr}
   1c6c8:	ldrmi	r8, [sl], #-496	; 0xfffffe10
   1c6cc:	sbcseq	r6, r1, r0, lsl #17
   1c6d0:			; <UNDEFINED> instruction: 0xf7e60055
   1c6d4:	cmnlt	r8, lr, lsl #28
   1c6d8:	ldmdavs	sl!, {r1, r2, r5, r6, fp, sp, lr}^
   1c6dc:	eorvs	r6, r5, r0, lsr #1
   1c6e0:	orrle	r2, ip, r0, lsl #28
   1c6e4:	ldmdavs	sl!, {r1, r5, r6, sp, lr}^
   1c6e8:	ldmvs	r9!, {r5, r7, fp, sp, lr}
   1c6ec:			; <UNDEFINED> instruction: 0xf7e60092
   1c6f0:	bfi	lr, lr, (invalid: 27:26)
   1c6f4:	ldrb	r2, [r8, ip, lsl #12]
   1c6f8:	svcmi	0x00f0e92d
   1c6fc:	blx	1e6336 <__assert_fail@plt+0x1e2afe>
   1c700:	mrrcmi	7, 0, pc, lr, cr2	; <UNPREDICTABLE>
   1c704:	bmi	17ae150 <__assert_fail@plt+0x17aa918>
   1c708:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
   1c70c:	stmiapl	r2!, {r0, r1, r2, r3, r7, ip, sp, pc}
   1c710:			; <UNDEFINED> instruction: 0x460c443e
   1c714:	andls	r6, sp, #1179648	; 0x120000
   1c718:	andeq	pc, r0, #79	; 0x4f
   1c71c:	ldmdavs	r0!, {r2, ip, pc}^
   1c720:	movwcs	r9, #773	; 0x305
   1c724:	andls	r3, r7, r1
   1c728:	addeq	r9, r0, r8, lsl #6
   1c72c:	cdp	7, 9, cr15, cr12, cr6, {7}
   1c730:	stmdacs	r0, {r0, r3, ip, pc}
   1c734:	addshi	pc, sp, r0
   1c738:	b	13f67c0 <__assert_fail@plt+0x13f2f88>
   1c73c:	stmibvs	r2!, {r0, r3, r6, r7, r8, sl}
   1c740:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   1c744:	vmul.f<illegal width 8>	d17, d0, d1[0]
   1c748:	ldrtmi	r0, [sl], #-771	; 0xfffffcfd
   1c74c:	cdpcc	0, 15, cr15, cr15, cr15, {2}
   1c750:	ldrdgt	pc, [r4], -r1
   1c754:	and	pc, r4, r2, asr #17
   1c758:	movweq	lr, #14860	; 0x3a0c
   1c75c:	cmple	fp, r0, lsl #22
   1c760:	ldreq	r7, [fp, -fp, lsl #18]
   1c764:	stmdbvs	r0!, {r5, r6, r8, sl, ip, lr, pc}^
   1c768:	ldmdavs	sl, {r0, r1, r6, r7, r8, fp, ip}^
   1c76c:	vldrle	s5, [fp, #-0]
   1c770:			; <UNDEFINED> instruction: 0xf10d2200
   1c774:			; <UNDEFINED> instruction: 0x46150b1c
   1c778:	beq	3588bc <__assert_fail@plt+0x355084>
   1c77c:	ands	r9, r2, r3, lsl #4
   1c780:	vmlage.f16	s24, s20, s14	; <UNPREDICTABLE>
   1c784:	andeq	lr, r7, r6, lsl #17
   1c788:			; <UNDEFINED> instruction: 0x46584631
   1c78c:			; <UNDEFINED> instruction: 0xff26f7ff
   1c790:	stmibvs	r3!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   1c794:	ldmdavs	fp, {r0, r1, r6, sl, lr}^
   1c798:	stmdbvs	r0!, {r0, r1, r6, r8, r9, ip, sp, pc}^
   1c79c:	strcc	r1, [r1, #-2499]	; 0xfffff63d
   1c7a0:	adcmi	r6, sl, #5898240	; 0x5a0000
   1c7a4:	ldmvs	fp, {r0, r1, r4, r6, r8, sl, fp, ip, lr, pc}
   1c7a8:			; <UNDEFINED> instruction: 0xf85369a1
   1c7ac:	blx	2a484a <__assert_fail@plt+0x2a1012>
   1c7b0:	strbmi	pc, [r1], #-2050	; 0xfffff7fe	; <UNPREDICTABLE>
   1c7b4:	mrrcne	8, 4, r6, lr, cr11
   1c7b8:	movwcs	fp, #7940	; 0x1f04
   1c7bc:	rscle	r9, sp, r3, lsl #6
   1c7c0:	bicsle	r2, sp, r0, lsl #22
   1c7c4:	strtmi	sl, [r1], -sl, lsl #28
   1c7c8:			; <UNDEFINED> instruction: 0xf7ff4630
   1c7cc:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1c7d0:			; <UNDEFINED> instruction: 0x4603d0da
   1c7d4:	bmi	aaec88 <__assert_fail@plt+0xaab450>
   1c7d8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1c7dc:	bls	376828 <__assert_fail@plt+0x372ff0>
   1c7e0:	qdaddle	r4, r1, r8
   1c7e4:	andlt	r4, pc, r8, lsl r6	; <UNPREDICTABLE>
   1c7e8:	svchi	0x00f0e8bd
   1c7ec:	movwcs	r9, #6156	; 0x180c
   1c7f0:			; <UNDEFINED> instruction: 0xf7e69303
   1c7f4:	ldrb	lr, [r0, lr, ror #25]
   1c7f8:			; <UNDEFINED> instruction: 0xb1ab6873
   1c7fc:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
   1c800:	sbceq	lr, r3, r0, lsl #22
   1c804:	ldrbeq	r7, [sl, -r3, lsl #19]
   1c808:	vraddhn.i16	d29, q14, q13
   1c80c:	strbmi	r2, [fp], -r9, lsl #4
   1c810:	strbmi	r9, [r9], -r0, lsl #4
   1c814:	strtmi	r4, [r0], -sl, asr #12
   1c818:	blx	ff55a81e <__assert_fail@plt+0xff556fe6>
   1c81c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1c820:	stmdavs	r1!, {r3, r4, r6, r7, r8, ip, lr, pc}
   1c824:	ldr	r4, [fp, r9, lsr #8]
   1c828:	strbmi	sl, [r9], -r7, lsl #26
   1c82c:			; <UNDEFINED> instruction: 0xf7fe4628
   1c830:	ldrshlt	pc, [r0, #231]!	; 0xe7	; <UNPREDICTABLE>
   1c834:	ldm	r5, {r2, r5, r7, r8, fp, sp, lr}
   1c838:	strtmi	r0, [r7], #-7
   1c83c:	andeq	lr, r7, r7, lsl #17
   1c840:	ldm	r5, {r8, r9, sp}
   1c844:	stcls	0, cr0, [r4], {7}
   1c848:	andeq	lr, r7, r4, lsl #17
   1c84c:	stcge	7, cr14, [r7, #-776]	; 0xfffffcf8
   1c850:	strtmi	r4, [r8], -r9, asr #12
   1c854:	mcr2	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   1c858:	blls	188dc0 <__assert_fail@plt+0x185588>
   1c85c:			; <UNDEFINED> instruction: 0xf0839903
   1c860:	stmibvs	r4!, {r0, r8, r9}
   1c864:	bl	12d0d0 <__assert_fail@plt+0x129898>
   1c868:	rscle	r0, r4, r7, lsl #4
   1c86c:	subsvs	r2, r3, r0, lsl #6
   1c870:	movwcs	lr, #51174	; 0xc7e6
   1c874:			; <UNDEFINED> instruction: 0xf7e6e7ae
   1c878:	svclt	0x0000ed2a
   1c87c:	andeq	r2, r2, r8, lsl #11
   1c880:			; <UNDEFINED> instruction: 0x000002b4
   1c884:			; <UNDEFINED> instruction: 0x000224b8
   1c888:	svcmi	0x00f0e92d
   1c88c:	bmi	dee2e0 <__assert_fail@plt+0xdeaaa8>
   1c890:	blmi	dee110 <__assert_fail@plt+0xdea8d8>
   1c894:	stmdavs	ip, {r0, r1, r2, r7, ip, sp, pc}^
   1c898:	sxtab16mi	r4, r0, sl, ror #8
   1c89c:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   1c8a0:	adceq	r2, r0, r0, lsl #14
   1c8a4:	movwls	r6, #22555	; 0x581b
   1c8a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c8ac:	strls	r9, [r3, -r2, lsl #8]
   1c8b0:	ldcl	7, cr15, [sl, #920]	; 0x398
   1c8b4:	stmdacs	r0, {r2, ip, pc}
   1c8b8:	adcsmi	sp, ip, #84	; 0x54
   1c8bc:	beq	258cf8 <__assert_fail@plt+0x2554c0>
   1c8c0:			; <UNDEFINED> instruction: 0xf8d9dd30
   1c8c4:			; <UNDEFINED> instruction: 0xf8d83008
   1c8c8:			; <UNDEFINED> instruction: 0xf8531018
   1c8cc:	movwcs	r2, #49191	; 0xc027
   1c8d0:			; <UNDEFINED> instruction: 0x1c02fb03
   1c8d4:	ldrdne	pc, [r4], -ip
   1c8d8:			; <UNDEFINED> instruction: 0xdd2d2900
   1c8dc:	ldrdmi	pc, [r8], -ip
   1c8e0:			; <UNDEFINED> instruction: 0xf8d82000
   1c8e4:			; <UNDEFINED> instruction: 0xf1a45000
   1c8e8:	and	r0, r2, r4, lsl #28
   1c8ec:	addmi	r3, r1, #1
   1c8f0:			; <UNDEFINED> instruction: 0xf85ed022
   1c8f4:	bl	17050c <__assert_fail@plt+0x16ccd4>
   1c8f8:	ldmdbvc	fp, {r2, r6, r7, r8, r9}
   1c8fc:			; <UNDEFINED> instruction: 0xd1f5429e
   1c900:	eorscc	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   1c904:			; <UNDEFINED> instruction: 0xd1f1459b
   1c908:	andsle	r3, r5, r1, lsl #8
   1c90c:			; <UNDEFINED> instruction: 0x4651465b
   1c910:	strls	r4, [r0], -r0, asr #12
   1c914:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   1c918:			; <UNDEFINED> instruction: 0xf8d9b9a0
   1c91c:	strcc	r3, [r1, -r4]
   1c920:	sfmle	f4, 2, [lr], {187}	; 0xbb
   1c924:	ldrdeq	pc, [r8], -r9
   1c928:			; <UNDEFINED> instruction: 0xf7e62400
   1c92c:	ldm	sl, {r1, r4, r6, sl, fp, sp, lr, pc}
   1c930:	stm	r9, {r0, r1, r2}
   1c934:	and	r0, r9, r7
   1c938:	ldrbmi	r4, [r0], -r1, ror #12
   1c93c:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1c940:	rscle	r2, sl, r0, lsl #16
   1c944:	stmdals	r4, {r2, r9, sl, lr}
   1c948:	mcrr	7, 14, pc, r2, cr6	; <UNPREDICTABLE>
   1c94c:	blmi	22f178 <__assert_fail@plt+0x22b940>
   1c950:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c954:	blls	1769c4 <__assert_fail@plt+0x17318c>
   1c958:	qaddle	r4, sl, r5
   1c95c:	andlt	r4, r7, r0, lsr #12
   1c960:	svchi	0x00f0e8bd
   1c964:	ldrb	r2, [r1, ip, lsl #8]!
   1c968:	ldc	7, cr15, [r0], #920	; 0x398
   1c96c:	strdeq	r2, [r2], -r8
   1c970:			; <UNDEFINED> instruction: 0x000002b4
   1c974:	andeq	r2, r2, r0, asr #6
   1c978:	svcmi	0x00f8e92d
   1c97c:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}^
   1c980:	subsle	r2, r6, r0, lsl #18
   1c984:			; <UNDEFINED> instruction: 0x46936854
   1c988:	subsle	r2, r1, r0, lsl #24
   1c98c:	stmdbne	sp, {r0, r1, r6, fp, sp, lr}
   1c990:	strmi	r6, [r0], r6, lsl #16
   1c994:	stmvs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip}
   1c998:	sfmle	f4, 2, [r5], #-732	; 0xfffffd24
   1c99c:	ldrdge	pc, [r8], -r9
   1c9a0:			; <UNDEFINED> instruction: 0xf8db1e4f
   1c9a4:			; <UNDEFINED> instruction: 0xf1042008
   1c9a8:	ldrmi	r3, [r9], #-3327	; 0xfffff301
   1c9ac:	strtmi	r3, [r1], #-2817	; 0xfffff4ff
   1c9b0:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   1c9b4:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   1c9b8:	andle	r4, r7, ip, lsr #5
   1c9bc:			; <UNDEFINED> instruction: 0xf1bcda3c
   1c9c0:	ldrle	r0, [sl], #-3073	; 0xfffff3ff
   1c9c4:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   1c9c8:	mvnsle	r4, ip, lsr #5
   1c9cc:	blle	2675d4 <__assert_fail@plt+0x263d9c>
   1c9d0:	streq	lr, [r3, #2816]	; 0xb00
   1c9d4:	blcc	949e0 <__assert_fail@plt+0x911a8>
   1c9d8:			; <UNDEFINED> instruction: 0xf855d304
   1c9dc:	adcmi	r6, r6, #4, 18	; 0x10000
   1c9e0:	strdle	sp, [r2], -r9
   1c9e4:			; <UNDEFINED> instruction: 0xf8403901
   1c9e8:	svccc	0x00014021
   1c9ec:			; <UNDEFINED> instruction: 0xf1bcd405
   1c9f0:	strle	r0, [r2], #-3073	; 0xfffff3ff
   1c9f4:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   1c9f8:			; <UNDEFINED> instruction: 0xf8d8e7e4
   1c9fc:			; <UNDEFINED> instruction: 0xf8d93004
   1ca00:			; <UNDEFINED> instruction: 0xf8db4004
   1ca04:	subsmi	r2, sp, #4
   1ca08:	ldrmi	r4, [r4], #-1052	; 0xfffffbe4
   1ca0c:	bne	18a09c8 <__assert_fail@plt+0x189d190>
   1ca10:	bcs	2ba1c <__assert_fail@plt+0x281e4>
   1ca14:	strcs	fp, [r0, #-4052]	; 0xfffff02c
   1ca18:	streq	pc, [r1, #-5]
   1ca1c:	blcc	62c9c <__assert_fail@plt+0x5f464>
   1ca20:	andvs	pc, r4, r8, asr #17
   1ca24:	umullseq	fp, r2, r5, r9
   1ca28:	orreq	lr, r1, r0, lsl #22
   1ca2c:	bl	fffda9cc <__assert_fail@plt+0xfffd7194>
   1ca30:	strmi	r2, [r8], -r0, lsl #2
   1ca34:	svchi	0x00f8e8bd
   1ca38:	ldrble	r3, [lr], #3841	; 0xf01
   1ca3c:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   1ca40:	blcc	96930 <__assert_fail@plt+0x930f8>
   1ca44:	eorpl	pc, r7, r0, asr #16
   1ca48:	rscle	r1, ip, sp, asr ip
   1ca4c:	eorvs	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   1ca50:			; <UNDEFINED> instruction: 0xf850189f
   1ca54:	adcmi	r5, lr, #35	; 0x23
   1ca58:	bcc	9422c <__assert_fail@plt+0x909f4>
   1ca5c:	ldrbtcc	pc, [pc], #260	; 1ca64 <__assert_fail@plt+0x1922c>	; <UNPREDICTABLE>
   1ca60:	eorvs	pc, r7, r0, asr #16
   1ca64:			; <UNDEFINED> instruction: 0xe7dfd1f2
   1ca68:	adceq	r4, r9, r5, lsr r4
   1ca6c:	mcrr	7, 14, pc, r0, cr6	; <UNPREDICTABLE>
   1ca70:			; <UNDEFINED> instruction: 0xf8d9b150
   1ca74:			; <UNDEFINED> instruction: 0xf8db1004
   1ca78:			; <UNDEFINED> instruction: 0xf8d84004
   1ca7c:			; <UNDEFINED> instruction: 0xf8c83004
   1ca80:			; <UNDEFINED> instruction: 0xf8c80008
   1ca84:	str	r5, [r9, r0]
   1ca88:	ldrb	r2, [r2, ip, lsl #2]
   1ca8c:	mvnsmi	lr, sp, lsr #18
   1ca90:	stmdavs	lr, {r7, r9, sl, lr}
   1ca94:	cdpcs	0, 1, cr11, cr15, cr4, {4}
   1ca98:	cmneq	r5, r5, lsr #32
   1ca9c:	strcc	r6, [r1], -r4, lsl #16
   1caa0:	andvs	r1, lr, r8, lsr #26
   1caa4:	stmdbls	sl, {r0, r1, r2, r5, r6, r8, fp, ip}
   1caa8:	adcsvs	r3, sl, r0, lsl r5
   1caac:	rscsvs	r4, fp, r5, lsr #8
   1cab0:	stceq	0, cr15, [r0], {79}	; 0x4f
   1cab4:			; <UNDEFINED> instruction: 0xf8c74404
   1cab8:	stmdbgt	r3, {r2, lr, pc}
   1cabc:	mnfeqe	f7, f7
   1cac0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1cac4:	andeq	lr, r3, lr, lsl #17
   1cac8:			; <UNDEFINED> instruction: 0xf0217ba9
   1cacc:			; <UNDEFINED> instruction: 0x73a9010c
   1cad0:			; <UNDEFINED> instruction: 0xcc04e9c7
   1cad4:	tstlt	r2, lr, lsr r2
   1cad8:	tstlt	r3, r4, lsl r0
   1cadc:			; <UNDEFINED> instruction: 0x4620601c
   1cae0:	pop	{r2, ip, sp, pc}
   1cae4:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
   1cae8:	stmib	sp, {r0, r3, r4, r5, r6, ip, sp, lr}^
   1caec:	tstls	r1, r2, lsl #6
   1caf0:	ldc	7, cr15, [sl], #920	; 0x398
   1caf4:	stmdacs	r0, {r2, r9, sl, lr}
   1caf8:			; <UNDEFINED> instruction: 0xf8d8d0f1
   1cafc:	andcs	r7, r4, r0
   1cb00:	movwcs	lr, #10717	; 0x29dd
   1cb04:	stmdbls	r1, {r0, r9, sl, sp}
   1cb08:			; <UNDEFINED> instruction: 0xf8c82500
   1cb0c:	eorvs	r4, r7, r0
   1cb10:	svclt	0x0000e7c7
   1cb14:	blmi	a2f3b8 <__assert_fail@plt+0xa2bb80>
   1cb18:	push	{r1, r3, r4, r5, r6, sl, lr}
   1cb1c:	strdlt	r4, [r4], r0
   1cb20:			; <UNDEFINED> instruction: 0xf10158d3
   1cb24:	stmdavs	r5, {r3, r4, r5, r9, sl}
   1cb28:	strbeq	pc, [r0, -r1, lsl #2]	; <UNPREDICTABLE>
   1cb2c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1cb30:	movwls	r6, #14363	; 0x381b
   1cb34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cb38:	and	r4, r2, r4, lsl #12
   1cb3c:	stmdaeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   1cb40:	movwcs	r4, #1564	; 0x61c
   1cb44:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   1cb48:	tstls	r0, sl, lsl r6
   1cb4c:			; <UNDEFINED> instruction: 0x46394630
   1cb50:			; <UNDEFINED> instruction: 0xff9cf7ff
   1cb54:	andeq	pc, r0, r8, asr #17
   1cb58:	strdvs	fp, [r5], -r0
   1cb5c:	ldrdpl	pc, [r0], -r8
   1cb60:			; <UNDEFINED> instruction: 0xf0437eab
   1cb64:	strtvc	r0, [fp], r4, lsl #6
   1cb68:	blcs	36cfc <__assert_fail@plt+0x334c4>
   1cb6c:	stmiavs	r2!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   1cb70:	svclt	0x0018429a
   1cb74:	andle	r2, r9, r0, lsl #20
   1cb78:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
   1cb7c:			; <UNDEFINED> instruction: 0xe7e04614
   1cb80:	stmiavs	r2!, {r2, r4, r9, sl, lr}
   1cb84:	svclt	0x0018429a
   1cb88:	mvnsle	r2, r0, lsl #20
   1cb8c:	strtmi	r6, [r3], -r2, lsr #16
   1cb90:	bcs	36c4c <__assert_fail@plt+0x33414>
   1cb94:	stmdals	r2, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1cb98:	blmi	1ef3c0 <__assert_fail@plt+0x1ebb88>
   1cb9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cba0:	blls	f6c10 <__assert_fail@plt+0xf33d8>
   1cba4:	qaddle	r4, sl, r2
   1cba8:	pop	{r2, ip, sp, pc}
   1cbac:			; <UNDEFINED> instruction: 0xf7e681f0
   1cbb0:	svclt	0x0000eb8e
   1cbb4:	andeq	r2, r2, r8, ror r1
   1cbb8:			; <UNDEFINED> instruction: 0x000002b4
   1cbbc:	strdeq	r2, [r2], -r4
   1cbc0:	svcmi	0x00f0e92d
   1cbc4:	ldmdami	lr, {r7, r9, sl, lr}^
   1cbc8:	bmi	17ae424 <__assert_fail@plt+0x17aabec>
   1cbcc:	svcvc	0x000bb089
   1cbd0:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
   1cbd4:			; <UNDEFINED> instruction: 0xf0135882
   1cbd8:	stmdavs	ip!, {r4, r8, r9, sl}^
   1cbdc:	andls	r6, r7, #1179648	; 0x120000
   1cbe0:	andeq	pc, r0, #79	; 0x4f
   1cbe4:	addhi	pc, r3, r0
   1cbe8:	rsble	r2, r0, r0, lsl #24
   1cbec:	blcs	7f71a0 <__assert_fail@plt+0x7f3968>
   1cbf0:	stcvs	12, cr13, [sl, #-324]	; 0xfffffebc
   1cbf4:	vpmax.u8	d15, d3, d18
   1cbf8:	strble	r0, [ip, #-2011]	; 0xfffff825
   1cbfc:	ldmdbeq	r8!, {r0, r8, ip, sp, lr, pc}
   1cc00:	mrscc	r2, SPSR_irq
   1cc04:			; <UNDEFINED> instruction: 0xf10d461a
   1cc08:			; <UNDEFINED> instruction: 0x46480a14
   1cc0c:	andge	pc, r0, sp, asr #17
   1cc10:	tstls	r3, r8, lsl #12
   1cc14:			; <UNDEFINED> instruction: 0xf88d2709
   1cc18:			; <UNDEFINED> instruction: 0xf7ff6018
   1cc1c:	movwcs	pc, #3895	; 0xf37	; <UNPREDICTABLE>
   1cc20:	ldrmi	r9, [sl], -r3, lsl #18
   1cc24:	andge	pc, r0, sp, asr #17
   1cc28:	andsvc	pc, r8, sp, lsl #17
   1cc2c:	strbmi	r4, [r8], -r6, lsl #12
   1cc30:			; <UNDEFINED> instruction: 0xff2cf7ff
   1cc34:	strmi	r9, [r7], -r3, lsl #18
   1cc38:	ldrtmi	r4, [fp], -r2, lsr #12
   1cc3c:			; <UNDEFINED> instruction: 0xf8cd4648
   1cc40:	mrsls	sl, (UNDEF: 3)
   1cc44:			; <UNDEFINED> instruction: 0xf88d2410
   1cc48:			; <UNDEFINED> instruction: 0xf7ff4018
   1cc4c:	stmdbls	r3, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1cc50:	strbmi	r4, [r8], -r3, lsl #13
   1cc54:			; <UNDEFINED> instruction: 0x4632465b
   1cc58:	andge	pc, r0, sp, asr #17
   1cc5c:			; <UNDEFINED> instruction: 0xf88d2410
   1cc60:			; <UNDEFINED> instruction: 0xf7ff4018
   1cc64:			; <UNDEFINED> instruction: 0xf1bbff13
   1cc68:	svclt	0x00180f00
   1cc6c:	strmi	r2, [r4], -r0, lsl #16
   1cc70:	svccs	0x0000d05f
   1cc74:	mcrcs	15, 0, fp, cr0, cr8, {0}
   1cc78:	stmdbvs	sl!, {r0, r1, r3, r4, r6, ip, lr, pc}^
   1cc7c:	cmnvs	sl, fp, lsr #29
   1cc80:	biceq	pc, r0, #201326595	; 0xc000003
   1cc84:	mrcvc	1, 5, r6, cr10, cr2, {3}
   1cc88:	sbceq	pc, r3, #-1946157055	; 0x8c000001
   1cc8c:	mrcvc	6, 5, r7, cr2, cr10, {5}
   1cc90:	sbceq	pc, r3, #-1946157055	; 0x8c000001
   1cc94:	bmi	b3a764 <__assert_fail@plt+0xb36f2c>
   1cc98:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   1cc9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cca0:	subsmi	r9, sl, r7, lsl #22
   1cca4:	strtmi	sp, [r0], -sl, asr #2
   1cca8:	pop	{r0, r3, ip, sp, pc}
   1ccac:			; <UNDEFINED> instruction: 0xf1018ff0
   1ccb0:			; <UNDEFINED> instruction: 0x46230938
   1ccb4:	strtmi	r3, [r2], -r0, asr #2
   1ccb8:	beq	5590f4 <__assert_fail@plt+0x5558bc>
   1ccbc:			; <UNDEFINED> instruction: 0xf8cd4648
   1ccc0:	strcs	sl, [r8], -r0
   1ccc4:			; <UNDEFINED> instruction: 0xf88d9103
   1ccc8:			; <UNDEFINED> instruction: 0xf7ff6018
   1cccc:	stmdbls	r3, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1ccd0:	strtmi	r4, [r2], -r3, lsr #12
   1ccd4:	andge	pc, r0, sp, asr #17
   1ccd8:			; <UNDEFINED> instruction: 0xf88d2409
   1ccdc:			; <UNDEFINED> instruction: 0x46064018
   1cce0:			; <UNDEFINED> instruction: 0xf7ff4648
   1cce4:	stmdbls	r3, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1cce8:	strmi	r4, [r7], -r3, lsl #13
   1ccec:			; <UNDEFINED> instruction: 0xf101e7b1
   1ccf0:			; <UNDEFINED> instruction: 0x463b0938
   1ccf4:	ldrtmi	r3, [sl], -r0, asr #2
   1ccf8:	beq	559134 <__assert_fail@plt+0x5558fc>
   1ccfc:			; <UNDEFINED> instruction: 0xf8cd4648
   1cd00:	strcs	sl, [r8], -r0
   1cd04:			; <UNDEFINED> instruction: 0xf88d9103
   1cd08:			; <UNDEFINED> instruction: 0xf7ff6018
   1cd0c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1cd10:			; <UNDEFINED> instruction: 0x463a463b
   1cd14:	andge	pc, r0, sp, asr #17
   1cd18:			; <UNDEFINED> instruction: 0xf88d2709
   1cd1c:			; <UNDEFINED> instruction: 0x46067018
   1cd20:			; <UNDEFINED> instruction: 0xf7ff4648
   1cd24:	stmdbls	r3, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1cd28:	strmi	r4, [r3], r7, lsl #12
   1cd2c:	orrle	r2, r3, r0, lsl #24
   1cd30:	movwcs	lr, #51087	; 0xc78f
   1cd34:			; <UNDEFINED> instruction: 0xf8c82400
   1cd38:	str	r3, [ip, r0]!
   1cd3c:	b	ff1dacdc <__assert_fail@plt+0xff1d74a4>
   1cd40:	andeq	r2, r2, r0, asr #1
   1cd44:			; <UNDEFINED> instruction: 0x000002b4
   1cd48:	strdeq	r1, [r2], -r6
   1cd4c:			; <UNDEFINED> instruction: 0x460cb530
   1cd50:	addlt	r6, r3, sl, asr #16
   1cd54:			; <UNDEFINED> instruction: 0x46054919
   1cd58:	ldrbtmi	r4, [r9], #-2841	; 0xfffff4e7
   1cd5c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1cd60:			; <UNDEFINED> instruction: 0xf04f9301
   1cd64:	movwcs	r0, #768	; 0x300
   1cd68:	tstlt	r2, r0, lsl #6
   1cd6c:	blcs	47c5c0 <__assert_fail@plt+0x478d88>
   1cd70:	stmiavs	r2!, {r0, r1, r2, r3, ip, lr, pc}
   1cd74:	mrcvc	1, 0, fp, cr3, cr2, {0}
   1cd78:	andsle	r2, r3, r1, lsl fp
   1cd7c:	blmi	42f5c8 <__assert_fail@plt+0x42bd90>
   1cd80:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   1cd84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cd88:	subsmi	r9, sl, r1, lsl #22
   1cd8c:	andlt	sp, r3, r3, lsl r1
   1cd90:			; <UNDEFINED> instruction: 0x4601bd30
   1cd94:			; <UNDEFINED> instruction: 0xf7ff4668
   1cd98:	rsbvs	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
   1cd9c:	rscle	r2, r8, r0, lsl #16
   1cda0:	strb	r6, [r6, r4]!
   1cda4:	strbtmi	r4, [r8], -r9, lsr #12
   1cda8:			; <UNDEFINED> instruction: 0xff0af7ff
   1cdac:	stmdacs	r0, {r5, r7, sp, lr}
   1cdb0:	andvs	sp, r4, r4, ror #1
   1cdb4:			; <UNDEFINED> instruction: 0xf7e6e7e2
   1cdb8:	svclt	0x0000ea8a
   1cdbc:	andeq	r1, r2, r6, lsr pc
   1cdc0:			; <UNDEFINED> instruction: 0x000002b4
   1cdc4:	andeq	r1, r2, r0, lsl pc
   1cdc8:	ldrlt	r6, [r0, #-2123]!	; 0xfffff7b5
   1cdcc:	addlt	r2, r3, r0, lsl #22
   1cdd0:	subvs	r4, r3, r4, lsl #12
   1cdd4:	addseq	sp, sl, r0, lsl sp
   1cdd8:	andls	r6, r1, #3
   1cddc:	ldrmi	r4, [r0], -sp, lsl #12
   1cde0:	bl	10dad80 <__assert_fail@plt+0x10d7548>
   1cde4:	strmi	r9, [r3], -r1, lsl #20
   1cde8:	cmnlt	r0, r0, lsr #1
   1cdec:			; <UNDEFINED> instruction: 0xf7e668a9
   1cdf0:	andcs	lr, r0, lr, lsl sl
   1cdf4:	ldclt	0, cr11, [r0, #-12]!
   1cdf8:	andvs	r2, r3, r0, lsl #6
   1cdfc:	rsbvs	r4, r3, r8, lsl r6
   1ce00:	andlt	r6, r3, r3, lsr #1
   1ce04:	rsbvs	fp, r0, r0, lsr sp
   1ce08:	eorvs	r2, r3, ip
   1ce0c:	svclt	0x0000e7f2
   1ce10:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ce14:	addlt	r4, r2, r4, lsl #12
   1ce18:	cmplt	r9, r5, lsl r6
   1ce1c:	ldrdls	pc, [r4], -r1
   1ce20:	svclt	0x00182a00
   1ce24:	svceq	0x0000f1b9
   1ce28:			; <UNDEFINED> instruction: 0xf1b9dc0e
   1ce2c:	mcrrle	15, 0, r0, r3, cr0
   1ce30:	stmdavs	fp!, {r0, r2, r4, r8, ip, sp, pc}^
   1ce34:			; <UNDEFINED> instruction: 0xdc3e2b00
   1ce38:	stmib	r4, {r8, r9, sp}^
   1ce3c:	ldrmi	r3, [r8], -r0, lsl #6
   1ce40:	andlt	r6, r2, r3, lsr #1
   1ce44:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ce48:	ldrdge	pc, [r4], -r2
   1ce4c:	svceq	0x0000f1ba
   1ce50:	bl	294320 <__assert_fail@plt+0x290ae8>
   1ce54:	eorvs	r0, r0, sl
   1ce58:	addeq	r9, r0, r1, lsl #2
   1ce5c:	bl	15adfc <__assert_fail@plt+0x1575c4>
   1ce60:	adcvs	r9, r0, r1, lsl #18
   1ce64:	suble	r2, r3, r0, lsl #16
   1ce68:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ce6c:	stmvs	r9, {r1, r3, r5, r7, fp, sp, lr}
   1ce70:	stfeqd	f7, [r4], {160}	; 0xa0
   1ce74:	strbmi	r4, [r3], -r5, asr #12
   1ce78:	strmi	lr, [sl, #1]!
   1ce7c:			; <UNDEFINED> instruction: 0xf852dd2d
   1ce80:			; <UNDEFINED> instruction: 0xf1087025
   1ce84:			; <UNDEFINED> instruction: 0xf8510801
   1ce88:	adcsmi	r6, lr, #35	; 0x23
   1ce8c:			; <UNDEFINED> instruction: 0xf84cbfc4
   1ce90:	strcc	r7, [r1, #-40]	; 0xffffffd8
   1ce94:			; <UNDEFINED> instruction: 0xf103dc05
   1ce98:	svclt	0x00080301
   1ce9c:			; <UNDEFINED> instruction: 0xf84c3501
   1cea0:	ldrmi	r6, [r9, #40]	; 0x28
   1cea4:	strmi	sp, [sl, #3305]!	; 0xce9
   1cea8:	andcs	sp, r0, fp, lsl #24
   1ceac:	andhi	pc, r4, r4, asr #17
   1ceb0:	pop	{r1, ip, sp, pc}
   1ceb4:			; <UNDEFINED> instruction: 0x462987f0
   1ceb8:	andlt	r4, r2, r0, lsr #12
   1cebc:			; <UNDEFINED> instruction: 0x47f0e8bd
   1cec0:	bl	fead6cd0 <__assert_fail@plt+0xfead3498>
   1cec4:	bl	9f6e0 <__assert_fail@plt+0x9bea8>
   1cec8:	bl	1d4e4 <__assert_fail@plt+0x19cac>
   1cecc:	ldrbmi	r0, [r0], #136	; 0x88
   1ced0:	addeq	lr, sl, #323584	; 0x4f000
   1ced4:	stmib	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ced8:	bl	fea96e7c <__assert_fail@plt+0xfea93644>
   1cedc:	bl	5d6f0 <__assert_fail@plt+0x59eb8>
   1cee0:	bl	1d4f4 <__assert_fail@plt+0x19cbc>
   1cee4:	ldrmi	r0, [r0], #136	; 0x88
   1cee8:			; <UNDEFINED> instruction: 0xf7e60092
   1ceec:	ldrb	lr, [ip, r0, lsr #19]
   1cef0:	str	r2, [r6, ip]!
   1cef4:	svcmi	0x00f0e92d
   1cef8:	blhi	d83b4 <__assert_fail@plt+0xd4b7c>
   1cefc:	stccs	8, cr6, [r0], {84}	; 0x54
   1cf00:	svclt	0x0008b085
   1cf04:	andls	r4, r2, r3, lsl #12
   1cf08:	andsvs	fp, ip, r8, lsl #30
   1cf0c:	bl	110fe0 <__assert_fail@plt+0x10d7a8>
   1cf10:	ldrmi	r0, [r0], r4, lsl #14
   1cf14:	ldrmi	r4, [fp], r9, lsl #13
   1cf18:	ldmvs	r2, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   1cf1c:	streq	lr, [r4], #2818	; 0xb02
   1cf20:	blcc	15b070 <__assert_fail@plt+0x157838>
   1cf24:	ldrmi	r4, [pc], #-660	; 1cf2c <__assert_fail@plt+0x196f4>
   1cf28:			; <UNDEFINED> instruction: 0xf8d9d1fa
   1cf2c:	andcs	r1, ip, #68	; 0x44
   1cf30:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
   1cf34:	blx	ad022 <__assert_fail@plt+0xa97ea>
   1cf38:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   1cf3c:	andge	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   1cf40:	svceq	0x0000f1ba
   1cf44:	stmvs	lr, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   1cf48:	strbmi	r2, [r1], -r0, lsl #10
   1cf4c:	and	r3, r1, r4, lsl #28
   1cf50:	andsle	r4, r6, r5, asr r5
   1cf54:	svcmi	0x0004f856
   1cf58:	stmdavs	r3!, {r0, r8, sl, ip, sp}
   1cf5c:	ldrhle	r4, [r7, #43]!	; 0x2b
   1cf60:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   1cf64:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   1cf68:	mvnsle	r4, fp, asr r5
   1cf6c:			; <UNDEFINED> instruction: 0xf7fe6aa0
   1cf70:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   1cf74:	strtmi	sp, [r0], -ip, ror #1
   1cf78:	ldc	0, cr11, [sp], #20
   1cf7c:	pop	{r1, r8, r9, fp, pc}
   1cf80:			; <UNDEFINED> instruction: 0x46888ff0
   1cf84:	eorscs	r2, r8, r1, lsl #2
   1cf88:	ldm	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cf8c:	stmdacs	r0, {r2, r9, sl, lr}
   1cf90:	addhi	pc, r5, r0
   1cf94:	strbmi	r1, [r1], -r3, lsl #26
   1cf98:			; <UNDEFINED> instruction: 0x461d4618
   1cf9c:			; <UNDEFINED> instruction: 0xff14f7ff
   1cfa0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1cfa4:	addshi	pc, ip, r0, asr #32
   1cfa8:	ldrdcc	pc, [r4], -r8
   1cfac:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   1cfb0:	adcvs	r2, r5, #0, 22
   1cfb4:	andeq	pc, r3, #-1409286143	; 0xac000001
   1cfb8:	eorscs	pc, r4, r4, lsl #17
   1cfbc:			; <UNDEFINED> instruction: 0xf104dd64
   1cfc0:	strls	r0, [r3, -ip, lsl #4]
   1cfc4:	strtmi	r4, [pc], -r6, lsl #12
   1cfc8:	bcs	4587f0 <__assert_fail@plt+0x454fb8>
   1cfcc:	andeq	pc, r8, #4, 2
   1cfd0:	bcs	fe4587f8 <__assert_fail@plt+0xfe454fc0>
   1cfd4:	andeq	pc, r4, #11
   1cfd8:			; <UNDEFINED> instruction: 0xf8d89201
   1cfdc:			; <UNDEFINED> instruction: 0xf8d91008
   1cfe0:			; <UNDEFINED> instruction: 0xf8512000
   1cfe4:	bl	a1084 <__assert_fail@plt+0x9d84c>
   1cfe8:	ldmdavs	r5, {r0, r6, r7, r9}^
   1cfec:	vorr.i16	d23, #208	; 0x00d0
   1cff0:	stmdacs	r1, {r0, r3, r8, sl, sp}
   1cff4:	stccs	15, cr11, [r0, #-32]	; 0xffffffe0
   1cff8:	ldmibvc	r1, {r1, r6, ip, lr, pc}
   1cffc:			; <UNDEFINED> instruction: 0xf8942802
   1d000:	vmvn.i32	d18, #148	; 0x00000094
   1d004:	vaddw.u8	<illegal reg q8.5>, q1, d0
   1d008:	b	1324110 <__assert_fail@plt+0x13208d8>
   1d00c:	vrhadd.u32	d16, d1, d1
   1d010:			; <UNDEFINED> instruction: 0xf8841245
   1d014:	svclt	0x00022034
   1d018:			; <UNDEFINED> instruction: 0xf042b2d2
   1d01c:			; <UNDEFINED> instruction: 0xf8840210
   1d020:	andle	r2, r7, r4, lsr r0
   1d024:	svclt	0x00022804
   1d028:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   1d02c:	subeq	pc, r0, #66	; 0x42
   1d030:	eorscs	pc, r4, r4, lsl #17
   1d034:	bvs	fe8c9cd0 <__assert_fail@plt+0xfe8c6498>
   1d038:	mlasle	lr, r7, r2, r4
   1d03c:	ldrle	r0, [r6, #-2027]!	; 0xfffff815
   1d040:	svceq	0x0001f01b
   1d044:	streq	sp, [fp, sl]!
   1d048:	strbteq	sp, [r9], r8, lsl #8
   1d04c:			; <UNDEFINED> instruction: 0xf01bd502
   1d050:	andle	r0, r3, r2, lsl #30
   1d054:	strle	r0, [r7, #-1642]!	; 0xfffff996
   1d058:	bllt	b03c64 <__assert_fail@plt+0xb0042c>
   1d05c:	andeq	lr, sl, #186368	; 0x2d800
   1d060:	stmiavs	r1!, {r1, r3, sl, ip, lr, pc}
   1d064:	ble	1eda94 <__assert_fail@plt+0x1ea25c>
   1d068:	vnmls.f16	s6, s16, s2
   1d06c:	umlalvs	r0, r1, r0, sl
   1d070:	bne	4588d8 <__assert_fail@plt+0x4550a0>
   1d074:			; <UNDEFINED> instruction: 0xf9d2f7ff
   1d078:	ldrdcc	pc, [r4], -r8
   1d07c:	beq	994ac <__assert_fail@plt+0x95c74>
   1d080:	addsmi	r3, lr, #1048576	; 0x100000
   1d084:	svcls	0x0003dba9
   1d088:			; <UNDEFINED> instruction: 0x4648463a
   1d08c:			; <UNDEFINED> instruction: 0xf7fe4621
   1d090:	stmdacs	r0, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   1d094:	svcge	0x006ff43f
   1d098:			; <UNDEFINED> instruction: 0xf7ff4620
   1d09c:	bls	db250 <__assert_fail@plt+0xd7a18>
   1d0a0:	strcs	r2, [r0], #-780	; 0xfffffcf4
   1d0a4:			; <UNDEFINED> instruction: 0xe7666013
   1d0a8:	ldrdcc	pc, [r4], -r8
   1d0ac:	streq	lr, [r8, r8, ror #15]!
   1d0b0:			; <UNDEFINED> instruction: 0xf01bd5cb
   1d0b4:	sbcle	r0, r8, r1, lsl #30
   1d0b8:	ldrdcs	lr, [ip], -r0
   1d0bc:	ldmib	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d0c0:	stmdacs	r0, {r5, r7, r9, sp, lr}
   1d0c4:	strbmi	sp, [r1], -r8, ror #1
   1d0c8:	mrc2	7, 3, pc, cr14, cr15, {7}
   1d0cc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1d0d0:			; <UNDEFINED> instruction: 0xf894d1e5
   1d0d4:			; <UNDEFINED> instruction: 0xf0422034
   1d0d8:			; <UNDEFINED> instruction: 0xf8840280
   1d0dc:			; <UNDEFINED> instruction: 0xe7ad2034
   1d0e0:			; <UNDEFINED> instruction: 0xf7e64620
   1d0e4:			; <UNDEFINED> instruction: 0xe7dae876
   1d0e8:	svcmi	0x00f8e92d
   1d0ec:	ldmdavs	r6, {r0, r7, r9, sl, lr}^
   1d0f0:	svclt	0x00042e00
   1d0f4:	ldrtmi	r6, [r4], -r6
   1d0f8:	addhi	pc, r7, r0
   1d0fc:	pkhbtmi	r4, r8, r2, lsl #13
   1d100:	ldmvs	r3, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   1d104:	orreq	lr, r6, r3, lsl #22
   1d108:	blcs	15b25c <__assert_fail@plt+0x157a24>
   1d10c:	ldrmi	r4, [r6], #-665	; 0xfffffd67
   1d110:			; <UNDEFINED> instruction: 0xf8d8d1fa
   1d114:	movwcs	r2, #49220	; 0xc044
   1d118:	ldrdne	pc, [r0], -r8	; <UNPREDICTABLE>
   1d11c:	blx	ed1ee <__assert_fail@plt+0xe99b6>
   1d120:	stmiane	sl, {r1, r8, r9, ip, sp, lr, pc}^
   1d124:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1d128:	svceq	0x0000f1bb
   1d12c:	ldmvs	r7, {r4, r8, sl, fp, ip, lr, pc}
   1d130:	svccc	0x00042500
   1d134:	svcmi	0x0004f857
   1d138:	ldrbmi	r3, [r1], -r1, lsl #10
   1d13c:	stmdavs	r3!, {r5, r8, sl, fp, ip}
   1d140:			; <UNDEFINED> instruction: 0xd10342b3
   1d144:			; <UNDEFINED> instruction: 0xf892f7fe
   1d148:	cmple	lr, r0, lsl #16
   1d14c:	mvnsle	r4, sp, asr r5
   1d150:	eorscs	r2, r8, r1, lsl #2
   1d154:	svc	0x00b2f7e5
   1d158:	stmdacs	r0, {r2, r9, sl, lr}
   1d15c:	stcne	0, cr13, [r5, #-416]	; 0xfffffe60
   1d160:			; <UNDEFINED> instruction: 0x46284651
   1d164:	mrc2	7, 1, pc, cr0, cr15, {7}
   1d168:	cmple	lr, r0, lsl #16
   1d16c:	ldrdvc	pc, [r4], -sl
   1d170:	svccs	0x000062a5
   1d174:			; <UNDEFINED> instruction: 0xf8dadd43
   1d178:	vst4.8	{d17-d20}, [pc], r8
   1d17c:			; <UNDEFINED> instruction: 0xf8d84e7f
   1d180:	vaddl.s8	q14, d0, d0
   1d184:	bl	60998 <__assert_fail@plt+0x5d160>
   1d188:	ands	r0, r9, r7, lsl #15
   1d18c:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   1d190:			; <UNDEFINED> instruction: 0xf8932802
   1d194:	vaddl.u8	q13, d2, d6
   1d198:	vmls.f<illegal width 8>	<illegal reg q8.5>, q5, d0[0]
   1d19c:	b	11639a4 <__assert_fail@plt+0x116016c>
   1d1a0:	vrshl.u32	d16, d10, d5
   1d1a4:			; <UNDEFINED> instruction: 0xf8841245
   1d1a8:	eorsle	r2, r1, r4, lsr r0
   1d1ac:	teqle	r5, r4, lsl #16
   1d1b0:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   1d1b4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   1d1b8:	eorscc	pc, r4, r4, lsl #17
   1d1bc:	andsle	r4, lr, pc, lsl #5
   1d1c0:	blcc	15b30c <__assert_fail@plt+0x157ad4>
   1d1c4:	biceq	lr, r3, #12, 22	; 0x3000
   1d1c8:	stmdacs	r1, {r3, r4, r8, fp, ip, sp, lr}
   1d1cc:	ldmdavs	sl, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   1d1d0:	svceq	0x0002ea1e
   1d1d4:	ldmibvc	sl, {r1, r4, r5, r6, r7, ip, lr, pc}
   1d1d8:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   1d1dc:	andne	pc, r0, r2, asr #7
   1d1e0:	subne	pc, r0, #201326595	; 0xc000003
   1d1e4:	vcgt.u32	d20, d2, d2
   1d1e8:			; <UNDEFINED> instruction: 0xf8841345
   1d1ec:			; <UNDEFINED> instruction: 0xf8943034
   1d1f0:	addmi	r3, pc, #52	; 0x34
   1d1f4:	orreq	pc, r0, #67	; 0x43
   1d1f8:	eorscc	pc, r4, r4, lsl #17
   1d1fc:	ldrtmi	sp, [r2], -r0, ror #3
   1d200:	strtmi	r4, [r1], -r0, asr #12
   1d204:	blx	17db204 <__assert_fail@plt+0x17d79cc>
   1d208:			; <UNDEFINED> instruction: 0x4620b9b8
   1d20c:	svchi	0x00f8e8bd
   1d210:			; <UNDEFINED> instruction: 0xf043b2d3
   1d214:			; <UNDEFINED> instruction: 0xf8840310
   1d218:			; <UNDEFINED> instruction: 0xe7cf3034
   1d21c:	rscle	r2, r6, ip, lsl #16
   1d220:	b	7b7394 <__assert_fail@plt+0x7b3b5c>
   1d224:	sbcle	r0, r9, r3, lsl #30
   1d228:	strtmi	lr, [r0], -r1, ror #15
   1d22c:	svc	0x00d0f7e5
   1d230:	strcs	r2, [r0], #-780	; 0xfffffcf4
   1d234:	andcc	pc, r0, r9, asr #17
   1d238:	strtmi	lr, [r0], -r7, ror #15
   1d23c:			; <UNDEFINED> instruction: 0xff9af7fe
   1d240:	svclt	0x0000e7f6
   1d244:	ldrbmi	lr, [r0, sp, lsr #18]!
   1d248:	stcmi	6, cr4, [r1], #-512	; 0xfffffe00
   1d24c:	stmdami	r1!, {r1, r2, r3, r4, r9, sl, fp, ip}
   1d250:	ldrbtmi	fp, [ip], #-134	; 0xffffff7a
   1d254:	stmdavs	r0, {r5, fp, ip, lr}
   1d258:			; <UNDEFINED> instruction: 0xf04f9005
   1d25c:	stcle	0, cr0, [r8, #-0]
   1d260:			; <UNDEFINED> instruction: 0xf1a21f0c
   1d264:	svcge	0x00020a04
   1d268:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1d26c:	ands	r2, r6, r0, lsl #10
   1d270:	andcc	fp, r4, #-2147483612	; 0x80000024
   1d274:	ldrtmi	r3, [r8], -r4, lsl #2
   1d278:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   1d27c:	stmiblt	r8, {r0, ip, pc}^
   1d280:			; <UNDEFINED> instruction: 0x4641463a
   1d284:			; <UNDEFINED> instruction: 0xf7ff4648
   1d288:	strmi	pc, [r3], -pc, lsr #30
   1d28c:	eorvs	r9, r3, r4, lsl #16
   1d290:	svc	0x009ef7e5
   1d294:	stmdblt	r8!, {r0, fp, ip, pc}^
   1d298:	adcmi	r3, lr, #4194304	; 0x400000
   1d29c:			; <UNDEFINED> instruction: 0xf854d009
   1d2a0:			; <UNDEFINED> instruction: 0xf85a1f04
   1d2a4:	stmdbcs	r0, {r2, r8, r9, sl, fp, sp}
   1d2a8:	strcc	sp, [r1, #-482]	; 0xfffffe1e
   1d2ac:	adcmi	r6, lr, #34	; 0x22
   1d2b0:	strdcs	sp, [r0], -r5
   1d2b4:	blmi	1efadc <__assert_fail@plt+0x1ec2a4>
   1d2b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d2bc:	blls	17732c <__assert_fail@plt+0x173af4>
   1d2c0:	qaddle	r4, sl, r2
   1d2c4:	pop	{r1, r2, ip, sp, pc}
   1d2c8:			; <UNDEFINED> instruction: 0xf7e687f0
   1d2cc:	svclt	0x0000e800
   1d2d0:	andeq	r1, r2, lr, lsr sl
   1d2d4:			; <UNDEFINED> instruction: 0x000002b4
   1d2d8:	ldrdeq	r1, [r2], -r8
   1d2dc:	svcmi	0x00f0e92d
   1d2e0:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   1d2e4:	strmi	r8, [r7], -r2, lsl #22
   1d2e8:	ldrcs	r4, [r4, #-2683]	; 0xfffff585
   1d2ec:	andcs	r6, r0, r4, asr #29
   1d2f0:	bcc	fe458b18 <__assert_fail@plt+0xfe4552e0>
   1d2f4:	addlt	r4, fp, r9, ror fp
   1d2f8:	tstls	r0, sl, ror r4
   1d2fc:	ldmpl	r3, {r0, r5, r9, sl, lr}^
   1d300:	movwls	r6, #38939	; 0x981b
   1d304:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d308:	stmdane	fp, {r0, r3, sp, lr, pc}
   1d30c:	subsne	r6, fp, sl, ror pc
   1d310:	andcs	pc, r3, #5120	; 0x1400
   1d314:	addsmi	r6, r6, #5373952	; 0x520000
   1d318:	mrrcne	15, 12, fp, r8, cr12
   1d31c:	addmi	r4, r1, #26214400	; 0x1900000
   1d320:	addmi	sp, r4, #62208	; 0xf300
   1d324:	adcshi	pc, r0, r0, asr #6
   1d328:	svcvs	0x007c2314
   1d32c:			; <UNDEFINED> instruction: 0xf000fb03
   1d330:	ldmdavs	fp, {r0, r1, r5, fp, ip}^
   1d334:			; <UNDEFINED> instruction: 0xf040429e
   1d338:			; <UNDEFINED> instruction: 0xf10080a7
   1d33c:	movwls	r0, #13076	; 0x3314
   1d340:	ldrtmi	r9, [r2], r0, lsl #22
   1d344:	ldrsblt	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
   1d348:	stmdbeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   1d34c:	vmla.f64	d10, d8, d5
   1d350:	blls	ebb98 <__assert_fail@plt+0xe8360>
   1d354:	sub	r4, r6, ip, lsl r4
   1d358:	b	13f8d4c <__assert_fail@plt+0x13f5514>
   1d35c:			; <UNDEFINED> instruction: 0xf8db0885
   1d360:	bl	e1398 <__assert_fail@plt+0xddb60>
   1d364:	andls	r0, r1, r8
   1d368:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1d36c:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   1d370:	rsbsle	r2, fp, r0, lsl #28
   1d374:			; <UNDEFINED> instruction: 0xf10668b0
   1d378:	ldrmi	r0, [sl], -ip, lsl #2
   1d37c:			; <UNDEFINED> instruction: 0xf7fe9301
   1d380:	bllt	165d324 <__assert_fail@plt+0x1659aec>
   1d384:	vldmdbne	r1!, {s20-s25}
   1d388:	ldrmi	r9, [r0], -r2, lsl #4
   1d38c:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   1d390:	bls	c3f9c <__assert_fail@plt+0xc0764>
   1d394:			; <UNDEFINED> instruction: 0x46064619
   1d398:			; <UNDEFINED> instruction: 0x96054610
   1d39c:			; <UNDEFINED> instruction: 0xf940f7fe
   1d3a0:			; <UNDEFINED> instruction: 0xf0809b05
   1d3a4:	blcs	1d3b0 <__assert_fail@plt+0x19b78>
   1d3a8:			; <UNDEFINED> instruction: 0xf040bf18
   1d3ac:			; <UNDEFINED> instruction: 0xf0100001
   1d3b0:	ldrshle	r0, [fp, #-255]!	; 0xffffff01
   1d3b4:	vaddvs.f32	s19, s22, s4
   1d3b8:	movwls	r4, #5187	; 0x1443
   1d3bc:	mrc	6, 0, r4, cr8, cr9, {2}
   1d3c0:			; <UNDEFINED> instruction: 0xf7ff0a10
   1d3c4:	bls	9ce10 <__assert_fail@plt+0x995d8>
   1d3c8:	stmdals	r8, {r0, r1, r9, sl, lr}
   1d3cc:			; <UNDEFINED> instruction: 0xf7e56013
   1d3d0:	cdpvs	15, 7, cr14, cr11, cr0, {0}
   1d3d4:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1d3d8:	rsble	r2, r3, r0, lsl #22
   1d3dc:	stccc	8, cr15, [r4], {20}
   1d3e0:	blcs	2a438 <__assert_fail@plt+0x26c00>
   1d3e4:	blls	5152c <__assert_fail@plt+0x4dcf4>
   1d3e8:			; <UNDEFINED> instruction: 0xf8544649
   1d3ec:	ldmdavs	lr, {r2, r4, sl, fp, sp}^
   1d3f0:			; <UNDEFINED> instruction: 0xf7fe4630
   1d3f4:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d3f8:	ldmdb	r4, {r4, r5, r6, r7, ip, lr, pc}^
   1d3fc:	ldrbmi	r3, [r5], #-1283	; 0xfffffafd
   1d400:	strmi	r1, [sl, #2797]!	; 0xaed
   1d404:			; <UNDEFINED> instruction: 0xf8dbd1a8
   1d408:	strcs	r3, [ip, #-20]	; 0xffffffec
   1d40c:			; <UNDEFINED> instruction: 0x46494630
   1d410:	andcc	pc, r2, #5120	; 0x1400
   1d414:	ldmdavs	sl, {r0, r1, r4, r7, fp, sp, lr}
   1d418:			; <UNDEFINED> instruction: 0xff9af7fe
   1d41c:	bicsle	r2, sp, r0, lsl #16
   1d420:	andcs	r4, r4, r6, lsl #12
   1d424:	ldrmi	r2, [r0], r1, lsl #6
   1d428:	movwcc	lr, #27085	; 0x69cd
   1d42c:	ldmda	ip, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d430:	stmdacs	r0, {r3, ip, pc}
   1d434:			; <UNDEFINED> instruction: 0xf8c0d049
   1d438:	blls	5bd440 <__assert_fail@plt+0x5b9c08>
   1d43c:	vnmls.f16	s20, s16, s12
   1d440:			; <UNDEFINED> instruction: 0x46582a90
   1d444:	strls	r9, [r5], -r1, lsl #2
   1d448:	blx	7db44c <__assert_fail@plt+0x7d7c14>
   1d44c:	ldmib	sp, {r2, r9, sl, lr}^
   1d450:			; <UNDEFINED> instruction: 0xf7ff0100
   1d454:	strmi	pc, [r5], -r3, asr #17
   1d458:			; <UNDEFINED> instruction: 0xf7e59808
   1d45c:	stmdals	r5, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   1d460:	movweq	lr, #23108	; 0x5a44
   1d464:			; <UNDEFINED> instruction: 0xd1294303
   1d468:			; <UNDEFINED> instruction: 0xe7726f7c
   1d46c:	movwls	r2, #8196	; 0x2004
   1d470:	stmib	sp, {r0, r8, r9, sp}^
   1d474:			; <UNDEFINED> instruction: 0xf7e53306
   1d478:	strdls	lr, [r8], -r8
   1d47c:	blls	c9c04 <__assert_fail@plt+0xc63cc>
   1d480:	strls	sl, [r5], -r6, lsl #20
   1d484:	ldr	r6, [r9, r3]
   1d488:	bmi	565490 <__assert_fail@plt+0x561c58>
   1d48c:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   1d490:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d494:	subsmi	r9, sl, r9, lsl #22
   1d498:	andlt	sp, fp, fp, lsl r1
   1d49c:	blhi	d8798 <__assert_fail@plt+0xd4f60>
   1d4a0:	svchi	0x00f0e8bd
   1d4a4:	stmdacs	r0, {r0, r2, fp, ip, pc}
   1d4a8:			; <UNDEFINED> instruction: 0xe7eed098
   1d4ac:			; <UNDEFINED> instruction: 0xf7e59808
   1d4b0:	stmdals	r5, {r4, r7, r9, sl, fp, sp, lr, pc}
   1d4b4:	mvnle	r2, r0, lsl #16
   1d4b8:	strb	r2, [r6, ip]!
   1d4bc:	mvnle	r2, r0, lsl #16
   1d4c0:	svclt	0x00142c00
   1d4c4:	strtmi	r4, [r8], -r0, lsr #12
   1d4c8:	stmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1d4cc:	strtmi	r6, [lr], -r6, lsl #12
   1d4d0:			; <UNDEFINED> instruction: 0xf7e5e7b3
   1d4d4:	svclt	0x0000eefc
   1d4d8:	muleq	r2, r8, r9
   1d4dc:			; <UNDEFINED> instruction: 0x000002b4
   1d4e0:	andeq	r1, r2, r2, lsl #16
   1d4e4:	svcmi	0x00f0e92d
   1d4e8:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}
   1d4ec:			; <UNDEFINED> instruction: 0xf8d0b083
   1d4f0:	stmdbcs	r0, {r2, r4, r6, ip, sp, pc}
   1d4f4:	svclt	0x00c29301
   1d4f8:	ldrmi	r4, [r2], r0, lsl #13
   1d4fc:	cfstrsle	mvf2, [r2], {-0}
   1d500:	addmi	lr, ip, #45	; 0x2d
   1d504:			; <UNDEFINED> instruction: 0xf8dada2b
   1d508:			; <UNDEFINED> instruction: 0xf8db3000
   1d50c:			; <UNDEFINED> instruction: 0xf8536000
   1d510:	strcc	r5, [r1], #-36	; 0xffffffdc
   1d514:	strbeq	lr, [r5, r6, lsl #22]
   1d518:	svccs	0x0008793f
   1d51c:			; <UNDEFINED> instruction: 0xf856d1f1
   1d520:	ldmdacs	pc, {r0, r2, r4, r5}	; <UNPREDICTABLE>
   1d524:			; <UNDEFINED> instruction: 0xf8dbdced
   1d528:	sbcmi	r3, r3, r0, asr r0
   1d52c:	strble	r0, [r8, #2011]!	; 0x7db
   1d530:	tstvs	pc, #216, 18	; 0x360000
   1d534:	ldrdvc	pc, [r4], r8
   1d538:	mulsle	r6, lr, r2
   1d53c:	andcs	r2, r1, r8, lsl r1
   1d540:	ldc	7, cr15, [ip, #916]!	; 0x394
   1d544:			; <UNDEFINED> instruction: 0xf8471c73
   1d548:	cmnlt	r0, r6, lsr #32
   1d54c:	rsbscc	pc, ip, r8, asr #17
   1d550:	ldrdne	pc, [r0], -r9
   1d554:	addmi	r9, ip, #1024	; 0x400
   1d558:	andvs	r6, r3, r5, asr #32
   1d55c:	ldrdcs	sp, [r0], -r3
   1d560:	pop	{r0, r1, ip, sp, pc}
   1d564:	strdcs	r8, [ip], -r0
   1d568:			; <UNDEFINED> instruction: 0x4638e7fa
   1d56c:			; <UNDEFINED> instruction: 0xf7e500f1
   1d570:	rsbseq	lr, r3, r0, asr #29
   1d574:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1d578:			; <UNDEFINED> instruction: 0xf8d8d0f5
   1d57c:	stmib	r8, {r2, r3, r4, r5, r6, sp, lr}^
   1d580:	ldrb	r3, [fp, r0, lsr #32]
   1d584:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
   1d588:	blle	b6eda4 <__assert_fail@plt+0xb6b56c>
   1d58c:	addmi	r6, fp, #3072	; 0xc00
   1d590:	stcvs	0, cr13, [r3, #-240]	; 0xffffff10
   1d594:	vldrle	d2, [r2, #-4]
   1d598:	bl	f77ac <__assert_fail@plt+0xf3f74>
   1d59c:	and	r0, r1, r1, lsl #7
   1d5a0:	eorle	r1, r1, ip, asr #24
   1d5a4:	stmdbmi	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   1d5a8:			; <UNDEFINED> instruction: 0x1c623901
   1d5ac:			; <UNDEFINED> instruction: 0xf895d0f8
   1d5b0:	ldmiblt	fp, {r1, r2, r3, r6, ip, sp}^
   1d5b4:	svclt	0x00182c0a
   1d5b8:	andle	r2, lr, r0
   1d5bc:	stmdavs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   1d5c0:	mrrcpl	12, 4, r6, fp, cr0
   1d5c4:	andseq	pc, pc, #3
   1d5c8:			; <UNDEFINED> instruction: 0xf8501159
   1d5cc:	sbcsmi	r0, r0, r1, lsr #32
   1d5d0:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
   1d5d4:	blcs	2d1a3c <__assert_fail@plt+0x2ce204>
   1d5d8:			; <UNDEFINED> instruction: 0xf895d1f0
   1d5dc:	blcs	29718 <__assert_fail@plt+0x25ee0>
   1d5e0:	andcs	fp, r0, ip, lsl #30
   1d5e4:	ldclt	0, cr2, [r8, #-8]!
   1d5e8:	vldmdblt	r8!, {d6-<overflow reg d57>}
   1d5ec:			; <UNDEFINED> instruction: 0xf7e54620
   1d5f0:			; <UNDEFINED> instruction: 0xf1a4efbc
   1d5f4:	blx	fecde378 <__assert_fail@plt+0xfecdab40>
   1d5f8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1d5fc:	svclt	0x000c2800
   1d600:	andcs	r4, r1, r8, lsl r6
   1d604:	sbcsle	r2, r5, r0, lsl #16
   1d608:	ldclt	0, cr2, [r8, #-4]!
   1d60c:	svceq	0x0002f012
   1d610:	andcs	fp, r8, r4, lsl pc
   1d614:	ldclt	0, cr2, [r8, #-40]!	; 0xffffffd8
   1d618:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   1d61c:			; <UNDEFINED> instruction: 0x3c01790c
   1d620:	stccs	12, cr5, [r6], {155}	; 0x9b
   1d624:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1d628:	streq	pc, [r4, -r4]
   1d62c:	smladxeq	ip, r5, r7, r0
   1d630:	stmdavc	ip, {r1, r3}
   1d634:	mulle	ip, ip, r2
   1d638:	ldrmi	r2, [r8], -r0, lsl #6
   1d63c:			; <UNDEFINED> instruction: 0x061dbd38
   1d640:	blcs	2d2a30 <__assert_fail@plt+0x2cf1f8>
   1d644:	stmdblt	r3!, {r3, r4, r5, ip, lr, pc}
   1d648:			; <UNDEFINED> instruction: 0xf8d46d44
   1d64c:	strteq	r4, [r4], -r0, lsl #1
   1d650:	stmdavs	ip, {r0, r1, r4, r5, r6, r7, sl, ip, lr, pc}^
   1d654:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   1d658:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
   1d65c:			; <UNDEFINED> instruction: 0xb1b34023
   1d660:	stcvs	6, cr4, [r2, #68]	; 0x44
   1d664:			; <UNDEFINED> instruction: 0xff8ef7ff
   1d668:	smlabtcs	r9, r4, r3, pc	; <UNPREDICTABLE>
   1d66c:	andeq	pc, r4, #17
   1d670:	smladeq	fp, ip, r1, sp
   1d674:	strbeq	sp, [r5, r1, lsl #10]
   1d678:	pkhtbeq	sp, ip, lr, asr #9
   1d67c:			; <UNDEFINED> instruction: 0xf010d502
   1d680:	sbcsle	r0, r9, r2, lsl #4
   1d684:	svclt	0x0048060a
   1d688:	biceq	pc, r0, #192, 6
   1d68c:	movwcs	sp, #5333	; 0x14d5
   1d690:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   1d694:	cmpne	sp, ip, lsl #16
   1d698:	tsteq	pc, #3	; <UNPREDICTABLE>
   1d69c:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   1d6a0:	vpmax.u8	d15, d3, d20
   1d6a4:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   1d6a8:			; <UNDEFINED> instruction: 0xe7c6d1d3
   1d6ac:	movweq	pc, #4112	; 0x1010	; <UNPREDICTABLE>
   1d6b0:	streq	sp, [fp, -r3, asr #1]
   1d6b4:	ldr	sp, [pc, r1, ror #11]!
   1d6b8:			; <UNDEFINED> instruction: 0xf8d36d43
   1d6bc:			; <UNDEFINED> instruction: 0xf0133080
   1d6c0:	bicle	r0, r6, r0, asr #6
   1d6c4:	svclt	0x0000e7b9
   1d6c8:			; <UNDEFINED> instruction: 0x460eb5f8
   1d6cc:			; <UNDEFINED> instruction: 0x46194615
   1d6d0:	strmi	r6, [r4], -r2, lsl #27
   1d6d4:			; <UNDEFINED> instruction: 0xff56f7ff
   1d6d8:	stcle	14, cr2, [ip, #-0]
   1d6dc:			; <UNDEFINED> instruction: 0xf0006d63
   1d6e0:	stmdavs	sp!, {r3, sl, fp}
   1d6e4:	cdpeq	0, 0, cr15, cr2, cr0, {0}
   1d6e8:	streq	pc, [r1, -r0]
   1d6ec:	ldmdavs	r9, {sl, sp}
   1d6f0:			; <UNDEFINED> instruction: 0xf8553d04
   1d6f4:	bl	6130c <__assert_fail@plt+0x5dad4>
   1d6f8:	ldmdavs	r3, {r6, r7, r9}^
   1d6fc:	vorr.i16	d23, #178	; 0x00b2
   1d700:	bcs	a632c <__assert_fail@plt+0xa2af4>
   1d704:	cmnlt	r3, r4, lsl r1
   1d708:	strle	r0, [sp, #-1882]	; 0xfffff8a6
   1d70c:	ldreq	fp, [sl, -r7, lsl #3]
   1d710:	ldreq	sp, [sl], lr, lsl #8
   1d714:			; <UNDEFINED> instruction: 0xf1bed502
   1d718:	andle	r0, r9, r0, lsl #30
   1d71c:	strle	r0, [r2, #-1563]	; 0xfffff9e5
   1d720:	svceq	0x0000f1bc
   1d724:	ldcllt	0, cr13, [r8, #16]!
   1d728:	ldrble	r0, [r2, #1818]!	; 0x71a
   1d72c:	rscsle	r2, r0, r0, lsl #30
   1d730:	adcsmi	r3, r4, #16777216	; 0x1000000
   1d734:	ldrdcs	sp, [r0], -sp	; <UNPREDICTABLE>
   1d738:	svclt	0x0000bdf8
   1d73c:	svcmi	0x00f0e92d
   1d740:			; <UNDEFINED> instruction: 0xf8df4691
   1d744:	addlt	r2, r9, r8, asr r5
   1d748:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1d74c:	stmibvs	r5, {r2, r9, sl, lr}
   1d750:			; <UNDEFINED> instruction: 0x460e447a
   1d754:	addmi	r5, sp, #13828096	; 0xd30000
   1d758:	blne	138d6c0 <__assert_fail@plt+0x1389e88>
   1d75c:	movwls	r6, #30747	; 0x781b
   1d760:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d764:	stcvs	13, cr13, [r3, #-104]	; 0xffffff98
   1d768:	blvs	106f044 <__assert_fail@plt+0x106b80c>
   1d76c:	svclt	0x00c42b01
   1d770:	stmib	r0, {r9, sp}^
   1d774:	bvs	ff0a5f8c <__assert_fail@plt+0xff0a2754>
   1d778:	svceq	0x0001f019
   1d77c:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1d780:	andcs	fp, r4, r4, lsl pc
   1d784:			; <UNDEFINED> instruction: 0x63222006
   1d788:	mvnvs	r2, #0, 4
   1d78c:	stmib	r4, {r0, r5, r7, r8, r9, sp, lr}^
   1d790:	eorvs	r2, r2, #1610612736	; 0x60000000
   1d794:	subcs	pc, ip, r4, lsl #17
   1d798:	suble	r2, r7, r0, lsl #22
   1d79c:	suble	r2, r9, r0, lsl #26
   1d7a0:			; <UNDEFINED> instruction: 0xf8946a23
   1d7a4:	adcmi	r2, fp, #76	; 0x4c
   1d7a8:			; <UNDEFINED> instruction: 0x801cf8d4
   1d7ac:	addhi	pc, r7, r0, asr #6
   1d7b0:			; <UNDEFINED> instruction: 0xf0402a00
   1d7b4:			; <UNDEFINED> instruction: 0x464a80df
   1d7b8:	strtmi	r1, [r0], -r9, ror #28
   1d7bc:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1d7c0:	bl	fea38c54 <__assert_fail@plt+0xfea3541c>
   1d7c4:	blcs	5dfe0 <__assert_fail@plt+0x5a7a8>
   1d7c8:	ldcle	3, cr6, [r7], #-896	; 0xfffffc80
   1d7cc:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1d7d0:			; <UNDEFINED> instruction: 0xf0402b00
   1d7d4:	blvs	87db64 <__assert_fail@plt+0x87a32c>
   1d7d8:	mvnvs	r6, r0, lsr #23
   1d7dc:	fstmdbxvs	r2!, {d1-d36}	;@ Deprecated
   1d7e0:	bvs	9e44e8 <__assert_fail@plt+0x9e0cb0>
   1d7e4:	eorvs	r1, r7, #130048	; 0x1fc00
   1d7e8:	stmdavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}^
   1d7ec:	rsbvs	r4, r5, sp, lsl r4
   1d7f0:			; <UNDEFINED> instruction: 0x61a62a01
   1d7f4:	svclt	0x00d86321
   1d7f8:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1d7fc:	ldclle	3, cr6, [r9, #-640]	; 0xfffffd80
   1d800:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   1d804:	bllt	4ef08c <__assert_fail@plt+0x4eb854>
   1d808:			; <UNDEFINED> instruction: 0xffd0f7fd
   1d80c:	adcvs	r2, r0, #0
   1d810:	ldrcs	pc, [r0], #2271	; 0x8df
   1d814:	strcc	pc, [r8], #2271	; 0x8df
   1d818:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d81c:	blls	1f788c <__assert_fail@plt+0x1f4054>
   1d820:			; <UNDEFINED> instruction: 0xf040405a
   1d824:	andlt	r8, r9, r9, lsr r2
   1d828:	svchi	0x00f0e8bd
   1d82c:	rsbvs	r6, r3, r3, lsr #16
   1d830:			; <UNDEFINED> instruction: 0xd1b52d00
   1d834:	blvs	878cc4 <__assert_fail@plt+0x87548c>
   1d838:	ldrb	r6, [r9, r0, lsr #23]
   1d83c:	addseq	r6, r2, r0, lsr #17
   1d840:	orreq	lr, r5, r0, lsl #22
   1d844:	ldc	7, cr15, [ip], #916	; 0x394
   1d848:	blne	14b7fd8 <__assert_fail@plt+0x14b47a0>
   1d84c:			; <UNDEFINED> instruction: 0xf7fee7be
   1d850:	stmdacs	r0, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
   1d854:			; <UNDEFINED> instruction: 0xe7dbd0da
   1d858:	stcvs	8, cr6, [r7], #-140	; 0xffffff74
   1d85c:	beq	198470 <__assert_fail@plt+0x194c38>
   1d860:			; <UNDEFINED> instruction: 0xf81a448a
   1d864:	eorvs	ip, r0, #256	; 0x100
   1d868:			; <UNDEFINED> instruction: 0xf817b10f
   1d86c:	stclvs	0, cr12, [r0], #-48	; 0xffffffd0
   1d870:	cmnne	ip, pc, asr #20
   1d874:	tsteq	pc, #12	; <UNPREDICTABLE>
   1d878:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   1d87c:	vpmax.u8	d15, d3, d17
   1d880:	smuadeq	r1, r3, r0
   1d884:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   1d888:			; <UNDEFINED> instruction: 0xf1bcd108
   1d88c:	tstle	r5, sl, lsl #30
   1d890:	umaalcc	pc, sp, r4, r8	; <UNPREDICTABLE>
   1d894:	svclt	0x000c2b00
   1d898:	strcs	r2, [r2, -r0, lsl #14]
   1d89c:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1d8a0:	blvs	fe83852c <__assert_fail@plt+0xfe834cf4>
   1d8a4:	mvnvs	r1, #74752	; 0x12400
   1d8a8:	blcs	245b0 <__assert_fail@plt+0x20d78>
   1d8ac:			; <UNDEFINED> instruction: 0x61a6d09d
   1d8b0:	movvs	r6, #-2080374784	; 0x84000000
   1d8b4:			; <UNDEFINED> instruction: 0xf0402b00
   1d8b8:	mvnvs	r8, sp, lsl r1
   1d8bc:	bcs	5775c <__assert_fail@plt+0x53f24>
   1d8c0:	orrhi	pc, sl, r0, asr #32
   1d8c4:	andcs	r6, r0, r2, lsr #26
   1d8c8:	bcs	77f54 <__assert_fail@plt+0x7471c>
   1d8cc:	stflee	f6, [r3, #896]	; 0x380
   1d8d0:	umaaleq	pc, r9, r4, r8	; <UNPREDICTABLE>
   1d8d4:			; <UNDEFINED> instruction: 0xf0402800
   1d8d8:	bl	7dc24 <__assert_fail@plt+0x7a3ec>
   1d8dc:	ldrbmi	r0, [r6, #-2563]	; 0xfffff5fd
   1d8e0:	msrhi	(UNDEF: 57), r0
   1d8e4:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
   1d8e8:			; <UNDEFINED> instruction: 0xf10daa03
   1d8ec:	stmib	sp, {r3, r8, r9, fp}^
   1d8f0:	ldrmi	r5, [r5], -r0, lsl #16
   1d8f4:	ldm	r8, {r3, r4, r7, r9, sl, lr}
   1d8f8:	strbmi	r0, [r3], -r3
   1d8fc:	stm	r5, {r1, r5, r6, r7, r9, fp, sp, lr}
   1d900:	bl	fe89d914 <__assert_fail@plt+0xfe89a0dc>
   1d904:	stmdavs	r1!, {r1, r3, r8, r9, sl}
   1d908:			; <UNDEFINED> instruction: 0x463a4658
   1d90c:			; <UNDEFINED> instruction: 0xf7fd4451
   1d910:			; <UNDEFINED> instruction: 0x1e41f971
   1d914:	smlabbcc	r4, r4, r6, r4
   1d918:	svcls	0x0002bf98
   1d91c:	msrhi	(UNDEF: 104), r0
   1d920:	ldrbmi	r4, [r6, #-1250]	; 0xfffffb1e
   1d924:	ldclne	12, cr13, [fp], #-924	; 0xfffffc64
   1d928:	bleq	1d87d8 <__assert_fail@plt+0x1d4fa0>
   1d92c:	stmdapl	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1d930:	andslt	pc, ip, r4, asr #17
   1d934:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   1d938:	umaalcc	pc, lr, r4, r8	; <UNPREDICTABLE>
   1d93c:			; <UNDEFINED> instruction: 0xf0402b00
   1d940:	svccs	0x000a8179
   1d944:	movwcs	fp, #3864	; 0xf18
   1d948:			; <UNDEFINED> instruction: 0xf894d105
   1d94c:	blcs	29a88 <__assert_fail@plt+0x26250>
   1d950:	movwcs	fp, #3852	; 0xf0c
   1d954:	mvnvs	r2, #134217728	; 0x8000000
   1d958:	svceq	0x0000f1bb
   1d95c:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   1d960:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1d964:	blvs	fe8385f0 <__assert_fail@plt+0xfe834db8>
   1d968:	blne	1278df8 <__assert_fail@plt+0x12755c0>
   1d96c:			; <UNDEFINED> instruction: 0xf8c41b40
   1d970:	ldr	fp, [r9, -r0, lsr #32]!
   1d974:	strbmi	r6, [r3], -r7, ror #17
   1d978:	and	r2, r4, r0, lsl #4
   1d97c:	adcshi	pc, r7, r0, lsl #5
   1d980:	addsmi	r1, sl, #18944	; 0x4a00
   1d984:	ldmne	r1, {r1, r4, r9, fp, ip, lr, pc}^
   1d988:	bicsvc	lr, r1, r1, lsl #22
   1d98c:			; <UNDEFINED> instruction: 0xf8571049
   1d990:	adcmi	r0, r8, #33	; 0x21
   1d994:			; <UNDEFINED> instruction: 0x460bddf2
   1d998:	stmdavs	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1d99c:			; <UNDEFINED> instruction: 0xf7e51941
   1d9a0:	stmibvs	r2!, {r4, sl, fp, sp, lr, pc}^
   1d9a4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1d9a8:			; <UNDEFINED> instruction: 0xe7141b52
   1d9ac:	svclt	0x00b842a8
   1d9b0:	beq	99dbc <__assert_fail@plt+0x96584>
   1d9b4:	addshi	pc, fp, r0, lsl #5
   1d9b8:	strtmi	r4, [r0], -sl, asr #12
   1d9bc:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   1d9c0:	movweq	lr, #43941	; 0xaba5
   1d9c4:			; <UNDEFINED> instruction: 0xf383fab3
   1d9c8:	b	13eeee4 <__assert_fail@plt+0x13eb6ac>
   1d9cc:	svclt	0x00a81353
   1d9d0:	mvnvs	r2, #0, 6
   1d9d4:			; <UNDEFINED> instruction: 0xf0402b00
   1d9d8:	bvs	ff87dcfc <__assert_fail@plt+0xff87a4c4>
   1d9dc:	svceq	0x0000f1ba
   1d9e0:			; <UNDEFINED> instruction: 0xf04f6b60
   1d9e4:	bl	fe85e5ec <__assert_fail@plt+0xfe85adb4>
   1d9e8:			; <UNDEFINED> instruction: 0xf8840106
   1d9ec:	bl	fe829b24 <__assert_fail@plt+0xfe8262ec>
   1d9f0:	bl	5da10 <__assert_fail@plt+0x5a1d8>
   1d9f4:			; <UNDEFINED> instruction: 0x63230305
   1d9f8:	movweq	lr, #23296	; 0x5b00
   1d9fc:	svclt	0x00c863a3
   1da00:	orreq	lr, sl, #7168	; 0x1c00
   1da04:	and	sp, r6, r3, lsl #24
   1da08:	beq	9a0f8 <__assert_fail@plt+0x968c0>
   1da0c:			; <UNDEFINED> instruction: 0xf853d003
   1da10:	adcmi	r2, sl, #4, 26	; 0x100
   1da14:	strbmi	sp, [r2, #248]	; 0xf8
   1da18:	sbcshi	pc, r6, r0, lsl #5
   1da1c:	b	13f7cb0 <__assert_fail@plt+0x13f4478>
   1da20:	ldrtmi	r0, [ip], sl, lsl #5
   1da24:	and	r4, r5, r3, lsl r4
   1da28:	beq	99e58 <__assert_fail@plt+0x96620>
   1da2c:	rsbsle	r4, pc, r2, asr #11
   1da30:	addeq	lr, sl, #323584	; 0x4f000
   1da34:	blvc	15bb88 <__assert_fail@plt+0x158350>
   1da38:	rscsle	r3, r5, r1, lsl #14
   1da3c:	ldmpl	sl!, {r0, r1, r2, r5, r6, r9, sl, lr}
   1da40:	mvnvs	r1, r2, asr fp
   1da44:	andsle	r2, r4, r0, lsl #20
   1da48:	stmiavs	r1!, {r1, r3, r8, sl, fp, ip, lr, pc}
   1da4c:			; <UNDEFINED> instruction: 0xf04f2300
   1da50:	stmdbcc	r4, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   1da54:	svceq	0x0004f841
   1da58:	stmibvs	r2!, {r0, r8, r9, ip, sp}^
   1da5c:	lfmle	f4, 2, [r9], #616	; 0x268
   1da60:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}^
   1da64:	stc	7, cr15, [r2, #916]!	; 0x394
   1da68:	blvs	fe8386f4 <__assert_fail@plt+0xfe834ebc>
   1da6c:	blne	12781fc <__assert_fail@plt+0x12749c4>
   1da70:	eorvs	r1, r2, #64, 22	; 0x10000
   1da74:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1da78:	ldrt	r6, [r5], r2, lsr #26
   1da7c:	bl	fe977b20 <__assert_fail@plt+0xfe9742e8>
   1da80:	cdpne	12, 6, cr0, cr10, cr2, {0}
   1da84:	bleq	986a8 <__assert_fail@plt+0x94e70>
   1da88:	andeq	lr, ip, fp, lsl #22
   1da8c:	addmi	r4, r7, #1509949440	; 0x5a000000
   1da90:			; <UNDEFINED> instruction: 0x4607bf38
   1da94:			; <UNDEFINED> instruction: 0x46bc42ba
   1da98:	ldr	sp, [lr, -r3, lsl #4]
   1da9c:			; <UNDEFINED> instruction: 0xf63f4594
   1daa0:	sadd16mi	sl, r7, ip
   1daa4:			; <UNDEFINED> instruction: 0xf8124696
   1daa8:			; <UNDEFINED> instruction: 0xf0000901
   1daac:	stmcs	r0, {r6, r7}
   1dab0:	blvs	911e88 <__assert_fail@plt+0x90e650>
   1dab4:	ldrbmi	r6, [fp], #-3104	; 0xfffff3e0
   1dab8:	stmdbls	r0, {r8, r9, sl, ip, pc}
   1dabc:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, ip}
   1dac0:	sbcshi	pc, r1, r0, asr #32
   1dac4:			; <UNDEFINED> instruction: 0xf04fab03
   1dac8:	stmdage	r2, {r9, fp}
   1dacc:	andge	pc, ip, sp, asr #17
   1dad0:	andge	pc, r4, r3, asr #17
   1dad4:			; <UNDEFINED> instruction: 0xf7fd44ab
   1dad8:	blls	5bd14 <__assert_fail@plt+0x584dc>
   1dadc:	bleq	118990 <__assert_fail@plt+0x115158>
   1dae0:	movwle	r4, #5464	; 0x1558
   1dae4:	ldmdble	r2!, {r0, r6, r7, sl, fp, ip}
   1dae8:	bvs	8f8174 <__assert_fail@plt+0x8f493c>
   1daec:			; <UNDEFINED> instruction: 0x468ae6f5
   1daf0:	strb	r3, [r1, -r1, lsl #18]!
   1daf4:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   1daf8:	cmnle	r9, r0, lsl #22
   1dafc:	stmdacs	r0, {r5, sl, fp, sp, lr}
   1db00:	mcrge	4, 4, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   1db04:	stmibvs	r3!, {r1, r5, r6, r9, fp, sp, lr}^
   1db08:	svclt	0x00a84291
   1db0c:	addsmi	r4, r9, #17825792	; 0x1100000
   1db10:	adds	sp, lr, r2, lsl #24
   1db14:			; <UNDEFINED> instruction: 0x6c2069a6
   1db18:	strcs	lr, [r0, #-2516]	; 0xfffff62c
   1db1c:	cfldrspl	mvf4, [r2, #104]	; 0x68
   1db20:	strbtpl	r5, [sl], #3202	; 0xc82
   1db24:	addsmi	r3, r9, #67108864	; 0x4000000
   1db28:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1db2c:	strbt	r1, [sp], -r7, lsl #2
   1db30:	mvnvs	r2, r0, lsl #4
   1db34:	bl	fead79b0 <__assert_fail@plt+0xfead4178>
   1db38:			; <UNDEFINED> instruction: 0xf8c40b06
   1db3c:			; <UNDEFINED> instruction: 0xf108b01c
   1db40:			; <UNDEFINED> instruction: 0x464a31ff
   1db44:			; <UNDEFINED> instruction: 0xf7ff4620
   1db48:	mvnvs	pc, #1856	; 0x740
   1db4c:	svcls	0x0002e704
   1db50:	bleq	3189d8 <__assert_fail@plt+0x3151a0>
   1db54:	andsge	pc, r0, r4, asr #17
   1db58:			; <UNDEFINED> instruction: 0xf8c41c7a
   1db5c:			; <UNDEFINED> instruction: 0xf8c4b01c
   1db60:			; <UNDEFINED> instruction: 0xf47fa014
   1db64:	ldr	sl, [pc, r9, ror #29]!
   1db68:	eorcc	pc, sl, r7, asr r8	; <UNPREDICTABLE>
   1db6c:			; <UNDEFINED> instruction: 0xf47f42ab
   1db70:	stmiavs	r0!, {r2, r4, r5, r8, r9, sl, fp, sp, pc}
   1db74:	andeq	lr, r5, #168, 22	; 0x2a000
   1db78:	addseq	r0, r2, pc, lsr #1
   1db7c:			; <UNDEFINED> instruction: 0xf7e519c1
   1db80:	stmdavs	r0!, {r5, r8, r9, fp, sp, lr, pc}^
   1db84:	stmdbne	r1, {r1, r5, r6, r7, r8, fp, sp, lr}^
   1db88:			; <UNDEFINED> instruction: 0xf7e51b52
   1db8c:	ldmib	r4, {r1, r3, r4, r8, r9, fp, sp, lr, pc}^
   1db90:	blne	16ea3b4 <__assert_fail@plt+0x16e6b7c>
   1db94:	blcs	248e4 <__assert_fail@plt+0x210ac>
   1db98:	eorvs	r6, r2, #-1073741768	; 0xc0000038
   1db9c:	stmiavs	r1!, {r2, r3, r8, sl, fp, ip, lr, pc}^
   1dba0:	stmibne	r8, {r9, sp}^
   1dba4:			; <UNDEFINED> instruction: 0xf8503904
   1dba8:	andcc	r3, r1, #4, 22	; 0x1000
   1dbac:			; <UNDEFINED> instruction: 0xf8411b5b
   1dbb0:	stmibvs	r3!, {r2, r8, r9, sl, fp, ip, sp}^
   1dbb4:	lfmle	f4, 2, [r6], #588	; 0x24c
   1dbb8:	blvs	fe838844 <__assert_fail@plt+0xfe83500c>
   1dbbc:	blne	127904c <__assert_fail@plt+0x1275814>
   1dbc0:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1dbc4:	str	r1, [pc], -r0, asr #22
   1dbc8:	b	1411e98 <__assert_fail@plt+0x140e660>
   1dbcc:	ldr	r0, [r6, -sl, lsl #5]!
   1dbd0:			; <UNDEFINED> instruction: 0xf7fd4620
   1dbd4:	ldr	pc, [r9], -r7, asr #27
   1dbd8:	andcs	r6, r0, r1, ror #21
   1dbdc:	blne	fe27896c <__assert_fail@plt+0xfe275134>
   1dbe0:	subeq	pc, ip, r4, lsl #17
   1dbe4:	strtmi	r1, [r9], #-2962	; 0xfffff46e
   1dbe8:			; <UNDEFINED> instruction: 0x6321442a
   1dbec:	strbt	r6, [r9], -r2, lsr #7
   1dbf0:	svclt	0x00182f00
   1dbf4:	ldm	r5, {fp, sp}
   1dbf8:			; <UNDEFINED> instruction: 0xf04f0003
   1dbfc:	svclt	0x00160c01
   1dc00:	strcs	r6, [r0, -r2, lsr #16]
   1dc04:	andvc	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
   1dc08:	andeq	lr, r3, r8, lsl #17
   1dc0c:	stcle	6, cr14, [fp, #-544]	; 0xfffffde0
   1dc10:	movwcs	r6, #2210	; 0x8a2
   1dc14:	mvnscc	pc, pc, asr #32
   1dc18:			; <UNDEFINED> instruction: 0xf8423a04
   1dc1c:	movwcc	r1, #7940	; 0x1f04
   1dc20:	addsmi	r6, r8, #224, 18	; 0x380000
   1dc24:			; <UNDEFINED> instruction: 0x4683dcf9
   1dc28:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1dc2c:			; <UNDEFINED> instruction: 0xf8d4b99b
   1dc30:			; <UNDEFINED> instruction: 0xe697b01c
   1dc34:			; <UNDEFINED> instruction: 0xf7e54638
   1dc38:			; <UNDEFINED> instruction: 0xf1b7ec98
   1dc3c:	svclt	0x0018035f
   1dc40:	stmdacs	r0, {r0, r8, r9, sp}
   1dc44:	movwcs	fp, #3864	; 0xf18
   1dc48:			; <UNDEFINED> instruction: 0xf47f2b00
   1dc4c:	movwcs	sl, #7802	; 0x1e7a
   1dc50:	ldrmi	lr, [r9], -r1, lsl #13
   1dc54:	ldrbmi	lr, [sl], -r9, ror #14
   1dc58:	mvnscs	r6, r0, ror #16
   1dc5c:	stc	7, cr15, [r6], #916	; 0x394
   1dc60:			; <UNDEFINED> instruction: 0xb01cf8d4
   1dc64:	bcs	1d765c <__assert_fail@plt+0x1d3e24>
   1dc68:	stmdbge	r5, {r0, r1, r4, r9, sl, lr}
   1dc6c:	movwcs	fp, #28584	; 0x6fa8
   1dc70:	ldrmi	r2, [sl], r0, lsl #20
   1dc74:	svcge	0x0026f77f
   1dc78:			; <UNDEFINED> instruction: 0xf1039f00
   1dc7c:	strmi	r3, [ip], #3327	; 0xcff
   1dc80:	ldrbmi	r4, [r3], #-1595	; 0xfffff9c5
   1dc84:	stcge	8, cr15, [r1, #-76]	; 0xffffffb4
   1dc88:			; <UNDEFINED> instruction: 0xf810459e
   1dc8c:			; <UNDEFINED> instruction: 0xf80ca00a
   1dc90:	mvnsle	sl, r1, lsl #18
   1dc94:	ldr	r9, [r5, -r0, lsl #14]
   1dc98:	bl	65bc34 <__assert_fail@plt+0x6583fc>
   1dc9c:	andeq	r1, r2, r0, asr #10
   1dca0:			; <UNDEFINED> instruction: 0x000002b4
   1dca4:	andeq	r1, r2, r8, ror r4
   1dca8:	svcmi	0x00f0e92d
   1dcac:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   1dcb0:	tstcs	ip, r2, lsl #22
   1dcb4:	strcs	r6, [r0], #-2503	; 0xfffff639
   1dcb8:	pkhtbmi	r4, r0, r8, asr #28
   1dcbc:	blx	71226 <__assert_fail@plt+0x6d9ee>
   1dcc0:	addlt	r7, r9, r9, lsl #14
   1dcc4:	stmdage	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
   1dcc8:	andls	r9, r3, r4, lsl #8
   1dccc:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   1dcd0:			; <UNDEFINED> instruction: 0xf04f9507
   1dcd4:	subvs	r0, r4, r0, lsl #10
   1dcd8:	ldmdavs	lr!, {r1, r2, sl, ip, pc}^
   1dcdc:	adcmi	r9, r6, #536870912	; 0x20000000
   1dce0:	addshi	pc, r8, r0, asr #6
   1dce4:	bcc	fe45950c <__assert_fail@plt+0xfe455cd4>
   1dce8:	movwcc	r4, #34323	; 0x8613
   1dcec:	bleq	25a110 <__assert_fail@plt+0x2568d8>
   1dcf0:	mvfe	f1, f1
   1dcf4:	ands	r3, r8, r0, lsl sl
   1dcf8:	cmple	r0, r0, lsl #16
   1dcfc:	vnmls.f64	d9, d8, d2
   1dd00:	ldmdavs	r8, {r4, r9, fp, ip}^
   1dd04:	blx	95bd06 <__assert_fail@plt+0x9584ce>
   1dd08:	eorsle	r2, r8, r0, lsl #16
   1dd0c:			; <UNDEFINED> instruction: 0x201cf8d8
   1dd10:	vnmls.f64	d9, d8, d0
   1dd14:	stmdals	r3, {r4, r7, r9, fp, ip}
   1dd18:			; <UNDEFINED> instruction: 0xf7fe441a
   1dd1c:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   1dd20:	ldmdavs	lr!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}^
   1dd24:	adcmi	r3, r6, #16777216	; 0x1000000
   1dd28:	ldmvs	sl!, {r0, r4, r5, r8, sl, fp, ip, lr, pc}
   1dd2c:	eorpl	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   1dd30:	rscsle	r4, r7, r9, lsr #11
   1dd34:	ldrdcs	pc, [r0], -r8
   1dd38:	sbceq	lr, r5, #2048	; 0x800
   1dd3c:			; <UNDEFINED> instruction: 0x07137912
   1dd40:	blls	93508 <__assert_fail@plt+0x8fcd0>
   1dd44:			; <UNDEFINED> instruction: 0xf8d84659
   1dd48:			; <UNDEFINED> instruction: 0x46302014
   1dd4c:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   1dd50:	beq	118960 <__assert_fail@plt+0x115128>
   1dd54:	ldrdpl	pc, [r8], -sl
   1dd58:	stmdavs	sl!, {r8, r9, ip, pc}
   1dd5c:	blx	ffe5bd5c <__assert_fail@plt+0xffe58524>
   1dd60:	ldrdne	pc, [r4], -sl
   1dd64:			; <UNDEFINED> instruction: 0xdcc72901
   1dd68:	bicsle	r2, fp, r0, lsl #16
   1dd6c:	vnmls.f64	d9, d8, d2
   1dd70:	ldmdavs	r8, {r4, r9, fp, ip}^
   1dd74:	blx	ffb5bd74 <__assert_fail@plt+0xffb5853c>
   1dd78:	sbcsle	r2, r3, r0, lsl #16
   1dd7c:	stmdavs	sl!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   1dd80:	vstrle	s5, [pc]	; 1dd88 <__assert_fail@plt+0x1a550>
   1dd84:			; <UNDEFINED> instruction: 0x46304659
   1dd88:	blx	ff8dbd88 <__assert_fail@plt+0xff8d8550>
   1dd8c:	cdpcs	7, 0, cr14, cr0, cr12, {7}
   1dd90:	blls	d523c <__assert_fail@plt+0xd1a04>
   1dd94:	strcs	sl, [r0], #-3334	; 0xfffff2fa
   1dd98:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   1dd9c:	stmdbeq	r4, {r0, r1, r8, ip, sp, lr, pc}
   1dda0:	ldmvs	fp!, {r1, r3, r4, r7, r9, sl, lr}
   1dda4:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
   1dda8:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1ddac:	blx	ff45bdac <__assert_fail@plt+0xff458574>
   1ddb0:			; <UNDEFINED> instruction: 0xf8dab9b0
   1ddb4:	strbmi	fp, [r1], -r4
   1ddb8:			; <UNDEFINED> instruction: 0xf7fe4658
   1ddbc:	vmlsne.f32	s31, s5, s18
   1ddc0:	svclt	0x00b4455a
   1ddc4:	movwcs	r2, #4864	; 0x1300
   1ddc8:	bicsvc	lr, r2, #339968	; 0x53000
   1ddcc:			; <UNDEFINED> instruction: 0xf10bd108
   1ddd0:			; <UNDEFINED> instruction: 0x464133ff
   1ddd4:			; <UNDEFINED> instruction: 0xf8ca4648
   1ddd8:			; <UNDEFINED> instruction: 0xf7fe3004
   1dddc:	ldmdavs	lr!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   1dde0:	adcmi	r3, r6, #16777216	; 0x1000000
   1dde4:	stmdals	r6, {r0, r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}
   1dde8:			; <UNDEFINED> instruction: 0xf7e52500
   1ddec:	bmi	3985bc <__assert_fail@plt+0x394d84>
   1ddf0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1ddf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ddf8:	subsmi	r9, sl, r7, lsl #22
   1ddfc:	strtmi	sp, [r8], -ip, lsl #2
   1de00:	ldc	0, cr11, [sp], #36	; 0x24
   1de04:	pop	{r1, r8, r9, fp, pc}
   1de08:			; <UNDEFINED> instruction: 0x46058ff0
   1de0c:			; <UNDEFINED> instruction: 0xf7e59806
   1de10:	strb	lr, [ip, r0, ror #19]!
   1de14:	strb	r4, [r7, r0, lsr #12]!
   1de18:	b	165bdb4 <__assert_fail@plt+0x165857c>
   1de1c:	andeq	r0, r2, ip, asr #31
   1de20:			; <UNDEFINED> instruction: 0x000002b4
   1de24:	muleq	r2, lr, lr
   1de28:	sbfxcs	pc, pc, #17, #9
   1de2c:	sbfxcc	pc, pc, #17, #9
   1de30:	svcmi	0x00f0e92d
   1de34:	adclt	r4, r9, sl, ror r4
   1de38:	vst1.32	{d20-d22}, [pc], r2
   1de3c:	tstls	r4, r0, lsr r0
   1de40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1de44:			; <UNDEFINED> instruction: 0xf04f9327
   1de48:			; <UNDEFINED> instruction: 0xf7e50300
   1de4c:	andls	lr, r1, lr, lsl #22
   1de50:			; <UNDEFINED> instruction: 0xf0002800
   1de54:	stflsd	f0, [r4, #-172]	; 0xffffff54
   1de58:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1de5c:	blls	66e64 <__assert_fail@plt+0x6362c>
   1de60:	strbmi	r4, [r8], -r1, lsr #12
   1de64:	rscvs	r2, ip, #32, 4
   1de68:			; <UNDEFINED> instruction: 0xf503632c
   1de6c:	movwls	r6, #9024	; 0x2340
   1de70:	bl	fe75be0c <__assert_fail@plt+0xfe7585d4>
   1de74:	adcmi	r6, r0, #168, 16	; 0xa80000
   1de78:	movthi	pc, #17216	; 0x4340	; <UNPREDICTABLE>
   1de7c:	blge	5ef910 <__assert_fail@plt+0x5ec0d8>
   1de80:	movwls	r9, #1030	; 0x406
   1de84:	eorge	pc, r4, sp, asr #17
   1de88:	stmdbls	r6, {r2, r8, r9, fp, ip, pc}
   1de8c:	ldrdeq	r6, [fp], sl
   1de90:	blls	282ab8 <__assert_fail@plt+0x27f280>
   1de94:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1de98:	bl	f7f0c <__assert_fail@plt+0xf46d4>
   1de9c:			; <UNDEFINED> instruction: 0xf89a0ac2
   1dea0:			; <UNDEFINED> instruction: 0xf8da8004
   1dea4:			; <UNDEFINED> instruction: 0xf1b84004
   1dea8:			; <UNDEFINED> instruction: 0xf3c40f01
   1deac:			; <UNDEFINED> instruction: 0xf0002409
   1deb0:			; <UNDEFINED> instruction: 0xf1b8810c
   1deb4:			; <UNDEFINED> instruction: 0xf0000f03
   1deb8:			; <UNDEFINED> instruction: 0xf1b88286
   1debc:			; <UNDEFINED> instruction: 0xf0000f05
   1dec0:			; <UNDEFINED> instruction: 0xf1b881f7
   1dec4:			; <UNDEFINED> instruction: 0xf0000f07
   1dec8:	blls	1be880 <__assert_fail@plt+0x1bb048>
   1decc:	movwls	r3, #25345	; 0x6301
   1ded0:	blle	ff66e8e4 <__assert_fail@plt+0xff66b0ac>
   1ded4:	svceq	0x0000f1bb
   1ded8:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   1dedc:	cmnhi	r0, #64, 6	; <UNPREDICTABLE>
   1dee0:	streq	pc, [r1], #-267	; 0xfffffef5
   1dee4:	strcs	r9, [r0], -ip, lsl #8
   1dee8:	adceq	r9, r4, sp, lsl #12
   1deec:			; <UNDEFINED> instruction: 0xf7e54620
   1def0:			; <UNDEFINED> instruction: 0x4607eabc
   1def4:	stmdacs	r0, {r1, r2, r3, ip, pc}
   1def8:	addhi	pc, r1, #0
   1defc:			; <UNDEFINED> instruction: 0x13aaf245
   1df00:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   1df04:			; <UNDEFINED> instruction: 0x960b459b
   1df08:	rsbshi	pc, r9, #0, 6
   1df0c:	blx	167346 <__assert_fail@plt+0x163b0e>
   1df10:	ldrmi	pc, [r8], -fp, lsl #6
   1df14:			; <UNDEFINED> instruction: 0xf7e59307
   1df18:	andls	lr, r0, r8, lsr #21
   1df1c:			; <UNDEFINED> instruction: 0xf0002800
   1df20:	blls	3e8e0 <__assert_fail@plt+0x3b0a8>
   1df24:	ldmdage	pc, {r2, sl, fp, ip, sp}	; <UNPREDICTABLE>
   1df28:	strtmi	r4, [r3], #-1585	; 0xfffff9cf
   1df2c:	movwls	r2, #8736	; 0x2220
   1df30:	andls	r4, r5, r3, lsr #8
   1df34:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1df38:			; <UNDEFINED> instruction: 0xf7e59303
   1df3c:	blls	98c24 <__assert_fail@plt+0x953ec>
   1df40:			; <UNDEFINED> instruction: 0x960646b0
   1df44:	ldrmi	pc, [ip], -r3, lsl #12
   1df48:	movwls	r4, #34332	; 0x861c
   1df4c:	ldrbmi	r4, [r9], fp, asr #12
   1df50:	movwcs	r4, #1691	; 0x69b
   1df54:	stmdavs	r0!, {r0, r2, r3, r8, r9, ip, pc}^
   1df58:	svclt	0x00c84298
   1df5c:	ldcle	7, cr2, [r7, #-0]
   1df60:			; <UNDEFINED> instruction: 0xf8da68a2
   1df64:			; <UNDEFINED> instruction: 0xf852300c
   1df68:			; <UNDEFINED> instruction: 0xf8532027
   1df6c:	mrrcne	0, 2, r3, sl, cr2
   1df70:			; <UNDEFINED> instruction: 0xf8dad00b
   1df74:			; <UNDEFINED> instruction: 0x46581018
   1df78:	tstne	r3, r5, lsl #22	; <UNPREDICTABLE>
   1df7c:	blx	bdbf7e <__assert_fail@plt+0xbd8746>
   1df80:	stmdacs	r0, {r0, r1, r3, ip, pc}
   1df84:	eorshi	pc, r6, #64	; 0x40
   1df88:	strcc	r6, [r1, -r0, ror #16]
   1df8c:	sfmle	f4, 2, [r7], #736	; 0x2e0
   1df90:	movwcs	sl, #3851	; 0xf0b
   1df94:			; <UNDEFINED> instruction: 0x4651465a
   1df98:			; <UNDEFINED> instruction: 0xf7fe4638
   1df9c:	blls	5de50 <__assert_fail@plt+0x5a618>
   1dfa0:	eoreq	pc, r8, r3, asr #16
   1dfa4:			; <UNDEFINED> instruction: 0xf0002800
   1dfa8:			; <UNDEFINED> instruction: 0xf990828d
   1dfac:	blcs	2a084 <__assert_fail@plt+0x2684c>
   1dfb0:	eorshi	pc, r7, #192, 4
   1dfb4:	bls	104bc4 <__assert_fail@plt+0x10138c>
   1dfb8:	eoreq	pc, r8, r3, asr #16
   1dfbc:			; <UNDEFINED> instruction: 0xf8539b00
   1dfc0:			; <UNDEFINED> instruction: 0xf8423028
   1dfc4:	stmdbls	r5, {r3, r5, ip, sp}
   1dfc8:	eoreq	pc, r0, r6, lsr #3
   1dfcc:			; <UNDEFINED> instruction: 0xf850460f
   1dfd0:	stmdavs	sl, {r2, r8, r9, sl, fp, ip, sp}
   1dfd4:	b	10ee9f4 <__assert_fail@plt+0x10eb1bc>
   1dfd8:			; <UNDEFINED> instruction: 0xf8410302
   1dfdc:	mvnsle	r3, r4, lsl #22
   1dfe0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1dfe4:	strbmi	r3, [r8, #1036]	; 0x40c
   1dfe8:	strteq	pc, [r0], -r6, lsl #2
   1dfec:	stflsd	f5, [r6, #-708]	; 0xfffffd3c
   1dff0:	stccs	6, cr4, [r0, #-812]	; 0xfffffcd4
   1dff4:	adchi	pc, r3, #64	; 0x40
   1dff8:	orrvc	pc, r0, pc, asr #8
   1dffc:			; <UNDEFINED> instruction: 0xf7e52004
   1e000:	blls	158180 <__assert_fail@plt+0x154948>
   1e004:	stmdacs	r0, {r3, r4, r6, r7, r9, sp, lr}
   1e008:	mvnshi	pc, r0
   1e00c:			; <UNDEFINED> instruction: 0xf10a9c01
   1e010:			; <UNDEFINED> instruction: 0xf8dd0660
   1e014:	strmi	ip, [r0], r0
   1e018:	ldrd	pc, [r8], -sp
   1e01c:			; <UNDEFINED> instruction: 0xf8579004
   1e020:	strbmi	r3, [r0], -r4, lsl #22
   1e024:	cmplt	r3, r1, lsl #4
   1e028:			; <UNDEFINED> instruction: 0xf10007d9
   1e02c:	ldmdaeq	fp, {r4, r6, r9, pc}^
   1e030:	subeq	lr, r2, #323584	; 0x4f000
   1e034:	andeq	pc, r4, r0, lsl #2
   1e038:	strcc	sp, [r0, #-502]!	; 0xfffffe0a
   1e03c:	stmeq	r0, {r3, r8, ip, sp, lr, pc}
   1e040:	svcvc	0x0080f5b5
   1e044:	streq	pc, [r4], -r6, lsl #2
   1e048:	streq	pc, [r4], #-260	; 0xfffffefc
   1e04c:			; <UNDEFINED> instruction: 0xf8ddd1e7
   1e050:	blls	802098 <__assert_fail@plt+0x7fe860>
   1e054:	strle	r0, [sl, #-1368]	; 0xfffffaa8
   1e058:	movwcs	r9, #2561	; 0xa01
   1e05c:	stcne	8, cr15, [r0], {210}	; 0xd2
   1e060:			; <UNDEFINED> instruction: 0xf1000549
   1e064:	movwcc	r8, #4704	; 0x1260
   1e068:	ldrbmi	r3, [fp, #-544]	; 0xfffffde0
   1e06c:	bls	9284c <__assert_fail@plt+0x8f014>
   1e070:	stmdals	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   1e074:			; <UNDEFINED> instruction: 0x461c4413
   1e078:	stmia	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e07c:			; <UNDEFINED> instruction: 0xf7e5980e
   1e080:	stcls	8, cr14, [r8, #-672]	; 0xfffffd60
   1e084:	strcc	r6, [ip, #-2216]	; 0xfffff758
   1e088:	stmia	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e08c:	mvnsle	r4, ip, lsr #5
   1e090:			; <UNDEFINED> instruction: 0xf7e59801
   1e094:	mulcs	r1, lr, r8
   1e098:	stmib	r5, {r0, r3, sp, lr, pc}^
   1e09c:			; <UNDEFINED> instruction: 0xf1bb0000
   1e0a0:			; <UNDEFINED> instruction: 0xf0400f00
   1e0a4:	stmdals	r1, {r0, r1, r2, r4, r5, r6, r7, pc}
   1e0a8:	ldm	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e0ac:			; <UNDEFINED> instruction: 0xf8df2000
   1e0b0:			; <UNDEFINED> instruction: 0xf8df252c
   1e0b4:	ldrbtmi	r3, [sl], #-1316	; 0xfffffadc
   1e0b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e0bc:	subsmi	r9, sl, r7, lsr #22
   1e0c0:	addhi	pc, r5, #64	; 0x40
   1e0c4:	pop	{r0, r3, r5, ip, sp, pc}
   1e0c8:			; <UNDEFINED> instruction: 0xf8138ff0
   1e0cc:			; <UNDEFINED> instruction: 0xf0033032
   1e0d0:	cmpne	fp, pc, lsl r2
   1e0d4:			; <UNDEFINED> instruction: 0xf102fa08
   1e0d8:	eorcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1e0dc:			; <UNDEFINED> instruction: 0xf849430a
   1e0e0:	stccs	0, cr2, [r0], {35}	; 0x23
   1e0e4:	strteq	sp, [r7], pc, asr #32
   1e0e8:	mrshi	pc, (UNDEF: 20)	; <UNPREDICTABLE>
   1e0ec:			; <UNDEFINED> instruction: 0xf1000626
   1e0f0:			; <UNDEFINED> instruction: 0x07658111
   1e0f4:			; <UNDEFINED> instruction: 0xf1b8d522
   1e0f8:			; <UNDEFINED> instruction: 0xf0000f01
   1e0fc:	bls	27e618 <__assert_fail@plt+0x27ade0>
   1e100:	blcs	79854 <__assert_fail@plt+0x7601c>
   1e104:	msrhi	(UNDEF: 58), r0
   1e108:			; <UNDEFINED> instruction: 0xf1026bd6
   1e10c:			; <UNDEFINED> instruction: 0xf1020560
   1e110:	strbmi	r0, [r8], -r0, lsl #15
   1e114:	andcs	r3, r0, #4, 28	; 0x40
   1e118:	svcne	0x0004f856
   1e11c:	blcc	15c278 <__assert_fail@plt+0x158a40>
   1e120:	movweq	lr, #6755	; 0x1a63
   1e124:	adcmi	r6, pc, #65536	; 0x10000
   1e128:	movweq	lr, #6659	; 0x1a03
   1e12c:	blcc	15c234 <__assert_fail@plt+0x1589fc>
   1e130:	andeq	lr, r3, #270336	; 0x42000
   1e134:	bcs	528fc <__assert_fail@plt+0x4f0c4>
   1e138:	adchi	pc, r9, r0
   1e13c:	strle	r0, [r2, #-1828]!	; 0xfffff8dc
   1e140:	svceq	0x0001f1b8
   1e144:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   1e148:	vldrvs	s19, [r3, #36]	; 0x24
   1e14c:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   1e150:	blvs	ff57e518 <__assert_fail@plt+0xff57ace0>
   1e154:	strbteq	pc, [r0], #-258	; 0xfffffefe	; <UNPREDICTABLE>
   1e158:	streq	pc, [r0, r2, lsl #2]
   1e15c:	stccc	6, cr4, [r4, #-288]	; 0xfffffee0
   1e160:			; <UNDEFINED> instruction: 0xf8542100
   1e164:			; <UNDEFINED> instruction: 0xf8552b04
   1e168:	stmdavs	r3, {r2, r8, r9, sl, fp, sp, lr}
   1e16c:	b	aec64 <__assert_fail@plt+0xab42c>
   1e170:	b	8de990 <__assert_fail@plt+0x8db158>
   1e174:			; <UNDEFINED> instruction: 0xf8400302
   1e178:	b	106cd90 <__assert_fail@plt+0x1069558>
   1e17c:	mvnsle	r0, r3, lsl #2
   1e180:			; <UNDEFINED> instruction: 0xf0002900
   1e184:			; <UNDEFINED> instruction: 0xf1bb8084
   1e188:	vpmax.f32	d16, d0, d0
   1e18c:	blls	7e878 <__assert_fail@plt+0x7b040>
   1e190:			; <UNDEFINED> instruction: 0xf8cd2500
   1e194:			; <UNDEFINED> instruction: 0xf603a014
   1e198:			; <UNDEFINED> instruction: 0xf8cd441c
   1e19c:	blge	7fe1d4 <__assert_fail@plt+0x7fa99c>
   1e1a0:	and	r9, pc, r7, lsl #6
   1e1a4:	stmdals	r2, {r0, r2, r8, r9, fp, ip, pc}
   1e1a8:			; <UNDEFINED> instruction: 0xf003781b
   1e1ac:	cmpne	fp, pc, lsl r1
   1e1b0:	orreq	lr, r3, #0, 22
   1e1b4:	smullmi	r5, fp, fp, r8
   1e1b8:	strle	r0, [r7], #-2009	; 0xfffff827
   1e1bc:	strtcc	r3, [r0], #-1281	; 0xfffffaff
   1e1c0:	ble	186f73c <__assert_fail@plt+0x186bf04>
   1e1c4:	cmneq	sl, r3, lsl #22
   1e1c8:	rscle	r2, fp, r1, lsl #22
   1e1cc:	eoreq	pc, r0, #164, 2	; 0x29
   1e1d0:	ldrdgt	pc, [r0], -sp
   1e1d4:	strbmi	r4, [pc], -r9, asr #12
   1e1d8:			; <UNDEFINED> instruction: 0x26004610
   1e1dc:	svc	0x0004f850
   1e1e0:	blcc	15c344 <__assert_fail@plt+0x158b0c>
   1e1e4:	b	eebfc <__assert_fail@plt+0xeb3c4>
   1e1e8:			; <UNDEFINED> instruction: 0xf84c030e
   1e1ec:	b	11ace04 <__assert_fail@plt+0x11a95cc>
   1e1f0:	mvnsle	r0, r3, lsl #12
   1e1f4:	rscle	r2, r1, r0, lsl #28
   1e1f8:			; <UNDEFINED> instruction: 0xe01cf8dd
   1e1fc:	ldrtmi	r2, [r4], r0, lsl #12
   1e200:	svcvc	0x0004f852
   1e204:	addsmi	r6, r4, #720896	; 0xb0000
   1e208:	andeq	lr, r3, r7, lsr #20
   1e20c:	movweq	lr, #31267	; 0x7a23
   1e210:			; <UNDEFINED> instruction: 0x0c00ea4c
   1e214:	streq	lr, [r3], -r6, asr #20
   1e218:	bleq	15c358 <__assert_fail@plt+0x158b20>
   1e21c:	blcc	15c328 <__assert_fail@plt+0x158af0>
   1e220:	blls	929e0 <__assert_fail@plt+0x8f1a8>
   1e224:	blx	a6a5e <__assert_fail@plt+0xa3226>
   1e228:			; <UNDEFINED> instruction: 0xf1bc3805
   1e22c:	eorle	r0, r1, r0, lsl #30
   1e230:			; <UNDEFINED> instruction: 0xa01cf8dd
   1e234:	ldreq	pc, [ip, -r4, lsr #3]
   1e238:			; <UNDEFINED> instruction: 0xf8dd9a02
   1e23c:	bl	ce244 <__assert_fail@plt+0xcaa0c>
   1e240:	ldm	sl!, {r0, r1, r3, r6, r9, sl, fp, ip}
   1e244:	stmia	lr!, {r0, r1, r2, r3}
   1e248:	ldm	sl, {r0, r1, r2, r3}
   1e24c:	stm	lr, {r0, r1, r2, r3}
   1e250:	ldm	ip!, {r0, r1, r2, r3}
   1e254:	strgt	r0, [pc, -pc]
   1e258:	muleq	pc, ip, r8	; <UNPREDICTABLE>
   1e25c:	andeq	lr, pc, r7, lsl #17
   1e260:	blls	66a98 <__assert_fail@plt+0x63260>
   1e264:	blx	afb72 <__assert_fail@plt+0xac33a>
   1e268:			; <UNDEFINED> instruction: 0xf7fe300b
   1e26c:	stmiblt	r8, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1e270:	bleq	9a6a4 <__assert_fail@plt+0x96e6c>
   1e274:	strbmi	r9, [r0], -r4, lsl #22
   1e278:	ldmvs	fp, {r3, r9, fp, ip, pc}^
   1e27c:			; <UNDEFINED> instruction: 0xf7fd5899
   1e280:	teqlt	r8, pc, asr #19	; <UNPREDICTABLE>
   1e284:	orrsle	r2, r9, r0, lsl #28
   1e288:			; <UNDEFINED> instruction: 0xf00045ab
   1e28c:	blls	13e65c <__assert_fail@plt+0x13ae24>
   1e290:			; <UNDEFINED> instruction: 0xe61a6898
   1e294:	strcs	r9, [r0], #-3329	; 0xfffff2ff
   1e298:	strcc	r6, [r1], #-2216	; 0xfffff758
   1e29c:	svc	0x0098f7e4
   1e2a0:			; <UNDEFINED> instruction: 0xf10545a3
   1e2a4:	cfldr64le	mvdx0, [r7], #48	; 0x30
   1e2a8:			; <UNDEFINED> instruction: 0xf7e49801
   1e2ac:	usat	lr, #29, r2, lsl #31
   1e2b0:	vldrvs	s19, [r3, #36]	; 0x24
   1e2b4:	fldmdbxle	r5!, {d2-d1}	;@ Deprecated
   1e2b8:			; <UNDEFINED> instruction: 0x46496bd0
   1e2bc:	andscc	r1, ip, r2, lsl #30
   1e2c0:	svccc	0x0004f852
   1e2c4:	addmi	r6, r2, #851968	; 0xd0000
   1e2c8:	movweq	lr, #23107	; 0x5a43
   1e2cc:	blcc	15c3d8 <__assert_fail@plt+0x158ba0>
   1e2d0:	blls	292ab0 <__assert_fail@plt+0x28f278>
   1e2d4:	ldrdcc	pc, [r0], r3
   1e2d8:	svclt	0x005e065d
   1e2dc:	vld1.8	{d9-d10}, [r2]
   1e2e0:	andls	r6, pc, #128, 4
   1e2e4:			; <UNDEFINED> instruction: 0xf57f0618
   1e2e8:	blls	409ee0 <__assert_fail@plt+0x4066a8>
   1e2ec:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   1e2f0:	ldrbt	r9, [r6], pc, lsl #6
   1e2f4:	eorcs	r9, r0, #15360	; 0x3c00
   1e2f8:	strbmi	r2, [r8], -r0, lsl #2
   1e2fc:	strcs	pc, [r0, #963]	; 0x3c3
   1e300:	ldmdb	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e304:	sbcle	r2, r2, r0, lsl #26
   1e308:	vst1.8	{d16-d18}, [pc :128], r6
   1e30c:	movwls	r6, #62336	; 0xf380
   1e310:	mcrge	5, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1e314:	tstcs	r0, r0, lsr #4
   1e318:			; <UNDEFINED> instruction: 0xf7e54648
   1e31c:	blls	158844 <__assert_fail@plt+0x15500c>
   1e320:	ldrb	r6, [r2, #2200]	; 0x898
   1e324:			; <UNDEFINED> instruction: 0xf04f2220
   1e328:			; <UNDEFINED> instruction: 0x464831ff
   1e32c:	ldmdb	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e330:	blls	298274 <__assert_fail@plt+0x294a3c>
   1e334:	tstcs	r0, sl, asr #12
   1e338:	rsbeq	pc, r0, r3, lsl #2
   1e33c:	streq	pc, [r0], #259	; 0x103
   1e340:	blpl	15c488 <__assert_fail@plt+0x158c50>
   1e344:	addmi	r6, r4, #1245184	; 0x130000
   1e348:	movweq	lr, #23075	; 0x5a23
   1e34c:	blcc	15c45c <__assert_fail@plt+0x158c24>
   1e350:	tsteq	r3, r1, asr #20
   1e354:	stmdbcs	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1e358:			; <UNDEFINED> instruction: 0xe714d099
   1e35c:	strbmi	r9, [r9], -r9, lsl #22
   1e360:			; <UNDEFINED> instruction: 0xf1032200
   1e364:			; <UNDEFINED> instruction: 0xf1030060
   1e368:			; <UNDEFINED> instruction: 0xf8500680
   1e36c:	stmdavs	fp, {r2, r8, r9, fp, ip, lr}
   1e370:	b	eee38 <__assert_fail@plt+0xeb600>
   1e374:			; <UNDEFINED> instruction: 0xf8410305
   1e378:	b	10acf90 <__assert_fail@plt+0x10a9758>
   1e37c:	mvnsle	r0, r3, lsl #4
   1e380:			; <UNDEFINED> instruction: 0xf47f2a00
   1e384:			; <UNDEFINED> instruction: 0xe782aedb
   1e388:	mulne	r6, sl, r8
   1e38c:	cmpeq	r0, r1, lsl r0	; <UNPREDICTABLE>
   1e390:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {3}
   1e394:	strbmi	r2, [r8], -r0, lsr #4
   1e398:	stmdb	r8, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e39c:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
   1e3a0:	blls	2979f4 <__assert_fail@plt+0x2941bc>
   1e3a4:	ldrdcs	pc, [r0], r3
   1e3a8:	mvnscc	pc, #79	; 0x4f
   1e3ac:	movwcc	lr, #2505	; 0x9c9
   1e3b0:	stmib	r9, {r0, r4, r6, r9, sl}^
   1e3b4:	svclt	0x005c3302
   1e3b8:	orrvs	pc, r0, #1862270976	; 0x6f000000
   1e3bc:	ldreq	r9, [r3], -pc, lsl #6
   1e3c0:	mcrge	5, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1e3c4:			; <UNDEFINED> instruction: 0xf853e791
   1e3c8:			; <UNDEFINED> instruction: 0x46490032
   1e3cc:	andscc	r1, ip, r2, lsl #30
   1e3d0:	svccc	0x0004f852
   1e3d4:	addsmi	r6, r0, #851968	; 0xd0000
   1e3d8:	movweq	lr, #23107	; 0x5a43
   1e3dc:	blcc	15c4e8 <__assert_fail@plt+0x158cb0>
   1e3e0:			; <UNDEFINED> instruction: 0xe67ed1f6
   1e3e4:	mulcc	r6, sl, r8
   1e3e8:			; <UNDEFINED> instruction: 0xf57f0658
   1e3ec:	ldr	sl, [r1, sp, lsr #29]
   1e3f0:	movwlt	r9, #47883	; 0xbb0b
   1e3f4:	stmdals	r0, {r0, r1, r3, r6, r7, r9, sl, lr}
   1e3f8:	cdp	7, 14, cr15, cr10, cr4, {7}
   1e3fc:	ldrtmi	r9, [r8], -lr, lsl #30
   1e400:			; <UNDEFINED> instruction: 0xf7e49e01
   1e404:	strcs	lr, [ip, #-3814]	; 0xfffff11a
   1e408:	strvs	pc, [fp, #-2821]	; 0xfffff4fb
   1e40c:	stmiavs	r0!, {r2, r4, r5, r9, sl, lr}
   1e410:			; <UNDEFINED> instruction: 0xf7e4340c
   1e414:	adcmi	lr, r5, #3552	; 0xde0
   1e418:	stmdals	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1e41c:	cdp	7, 13, cr15, cr8, cr4, {7}
   1e420:	movwcs	lr, #5700	; 0x1644
   1e424:			; <UNDEFINED> instruction: 0x4651465a
   1e428:			; <UNDEFINED> instruction: 0xf7fe4638
   1e42c:	blls	dd9c0 <__assert_fail@plt+0xda188>
   1e430:	eoreq	pc, r8, r3, asr #16
   1e434:	sbcsle	r2, fp, r0, lsl #16
   1e438:			; <UNDEFINED> instruction: 0xf8539b00
   1e43c:	addsmi	r3, r8, #40	; 0x28
   1e440:			; <UNDEFINED> instruction: 0xf8dad006
   1e444:	blcs	aa5bc <__assert_fail@plt+0xa6d84>
   1e448:	svclt	0x00a89b06
   1e44c:	movwls	r2, #25345	; 0x6301
   1e450:	ldrtmi	r2, [r8], -r2, lsl #6
   1e454:			; <UNDEFINED> instruction: 0x4651465a
   1e458:	stc2l	7, cr15, [ip, #-1016]	; 0xfffffc08
   1e45c:			; <UNDEFINED> instruction: 0xf8439b03
   1e460:	stmdacs	r0, {r3, r5}
   1e464:	cfstrsge	mvf15, [pc, #508]!	; 1e668 <__assert_fail@plt+0x1ae30>
   1e468:	blcs	4509c <__assert_fail@plt+0x41864>
   1e46c:	cfstrsge	mvf15, [fp, #252]!	; 0xfc
   1e470:	blls	d8378 <__assert_fail@plt+0xd4b40>
   1e474:	strcs	r4, [ip], -sp, asr #12
   1e478:	bl	e8084 <__assert_fail@plt+0xe484c>
   1e47c:	cfstrsgt	mvf1, [pc, #-300]	; 1e358 <__assert_fail@plt+0x1ab20>
   1e480:			; <UNDEFINED> instruction: 0xf60bfb06
   1e484:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   1e488:	stcls	0, cr0, [r1, #-60]	; 0xffffffc4
   1e48c:	stm	r4, {r0, r2, r4, r5, sl, lr}
   1e490:	andcs	r0, r4, pc
   1e494:	ldmvs	r3, {r2, r9, fp, ip, pc}^
   1e498:	ldmpl	ip, {r3, r9, fp, ip, pc}
   1e49c:	orrspl	r9, pc, r1, lsl #22
   1e4a0:			; <UNDEFINED> instruction: 0xf7e4606f
   1e4a4:	adcvs	lr, r8, r2, ror #31
   1e4a8:			; <UNDEFINED> instruction: 0xf43f2800
   1e4ac:	strdvs	sl, [r4], -r6
   1e4b0:	tstcs	r0, r0, lsr #4
   1e4b4:			; <UNDEFINED> instruction: 0xf7e54648
   1e4b8:	blls	1586a8 <__assert_fail@plt+0x154e70>
   1e4bc:	bleq	9a8f0 <__assert_fail@plt+0x970b8>
   1e4c0:	str	r6, [r2, #-2200]	; 0xfffff768
   1e4c4:	blcs	450f8 <__assert_fail@plt+0x418c0>
   1e4c8:	cfstrdge	mvd15, [pc, #-252]!	; 1e3d4 <__assert_fail@plt+0x1ab9c>
   1e4cc:			; <UNDEFINED> instruction: 0xf8d4e792
   1e4d0:	andsmi	r1, r1, r0, lsl #24
   1e4d4:	strtmi	sp, [r1], r4, lsr #2
   1e4d8:			; <UNDEFINED> instruction: 0xf8d9469a
   1e4dc:	tstcc	r1, r0, lsr #24
   1e4e0:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
   1e4e4:	rscsle	r4, r8, sl, lsl r2
   1e4e8:	stmibeq	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1e4ec:	ldmdavs	r1!, {r0, r1, r4, r6, r9, sl, lr}
   1e4f0:	svclt	0x0014420a
   1e4f4:	andne	pc, r9, lr, asr r8	; <UNPREDICTABLE>
   1e4f8:	andne	pc, r9, ip, asr r8	; <UNPREDICTABLE>
   1e4fc:	ldr	r6, [r6, #1]
   1e500:	strb	r2, [r1], r0, lsl #10
   1e504:			; <UNDEFINED> instruction: 0xf7e49801
   1e508:			; <UNDEFINED> instruction: 0xf44fee64
   1e50c:	andcs	r7, r4, r0, lsl #3
   1e510:	ldcl	7, cr15, [r4, #912]	; 0x390
   1e514:	sbcsvs	r9, r8, #4, 22	; 0x1000
   1e518:	svclt	0x00183800
   1e51c:	strb	r2, [r6, #1]
   1e520:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e524:	bls	1184b8 <__assert_fail@plt+0x114c80>
   1e528:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1e52c:			; <UNDEFINED> instruction: 0xf8c99a06
   1e530:	bcs	2a5d8 <__assert_fail@plt+0x26da0>
   1e534:	cfldrsge	mvf15, [fp, #252]	; 0xfc
   1e538:	strtcc	pc, [r8], #-2249	; 0xfffff737
   1e53c:	vst3.32	{d30,d32,d34}, [pc :64], r7
   1e540:	andcs	r7, r4, r0, lsl #2
   1e544:	ldc	7, cr15, [sl, #912]!	; 0x390
   1e548:	strmi	r9, [r1], r4, lsl #22
   1e54c:	stmdacs	r0, {r3, r4, r8, r9, sp, lr}
   1e550:	svcge	0x0051f43f
   1e554:			; <UNDEFINED> instruction: 0xf04f9e01
   1e558:			; <UNDEFINED> instruction: 0xf8dd0c00
   1e55c:	stcls	0, cr10, [r2, #-0]
   1e560:	blcc	15c6c4 <__assert_fail@plt+0x158e8c>
   1e564:	addeq	lr, ip, r9, lsl #22
   1e568:	teqlt	fp, r1, lsl #4
   1e56c:	strle	r0, [ip], #-2012	; 0xfffff824
   1e570:	b	13e06e4 <__assert_fail@plt+0x13dceac>
   1e574:			; <UNDEFINED> instruction: 0xf1000242
   1e578:	mvnsle	r0, r4
   1e57c:	stfeqd	f7, [r0], #-48	; 0xffffffd0
   1e580:			; <UNDEFINED> instruction: 0xf5bc3604
   1e584:	mvnle	r7, r0, lsl #31
   1e588:			; <UNDEFINED> instruction: 0xf8d6e563
   1e58c:	andsmi	r1, r1, r0, lsl #24
   1e590:			; <UNDEFINED> instruction: 0x4634d113
   1e594:			; <UNDEFINED> instruction: 0xf8d4469e
   1e598:	tstcc	r1, r0, lsr #24
   1e59c:	andsmi	r3, sl, #32, 8	; 0x20000000
   1e5a0:	strdeq	sp, [r9], r9
   1e5a4:	stmdane	ip!, {r0, r1, r4, r5, r6, r9, sl, lr}^
   1e5a8:	vmlaeq.f64	d14, d1, d10
   1e5ac:	ldrdne	pc, [r0], -lr
   1e5b0:	stmdavs	r1!, {r0, sp, lr}
   1e5b4:	strne	pc, [r0], #-2240	; 0xfffff740
   1e5b8:			; <UNDEFINED> instruction: 0x462ce7da
   1e5bc:	ubfx	r4, r6, #13, #22
   1e5c0:			; <UNDEFINED> instruction: 0xf7e49801
   1e5c4:			; <UNDEFINED> instruction: 0xf1bbee06
   1e5c8:	addsle	r0, lr, r0, lsl #30
   1e5cc:			; <UNDEFINED> instruction: 0xf7e4e56e
   1e5d0:	svclt	0x0000ee7e
   1e5d4:	andeq	r0, r2, ip, asr lr
   1e5d8:			; <UNDEFINED> instruction: 0x000002b4
   1e5dc:	ldrdeq	r0, [r2], -sl
   1e5e0:			; <UNDEFINED> instruction: 0x460cb538
   1e5e4:	blcs	43de18 <__assert_fail@plt+0x43a5e0>
   1e5e8:	stmdavs	fp, {r1, r2, r8, ip, lr, pc}^
   1e5ec:	ldmvs	sl, {sp}^
   1e5f0:	ldrdvs	r6, [sl], #155	; 0x9b
   1e5f4:	ldflts	f6, [r8, #-812]!	; 0xfffffcd4
   1e5f8:	strmi	r6, [r5], -r1, ror #1
   1e5fc:	andne	lr, r5, #3424256	; 0x344000
   1e600:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
   1e604:	strmi	r1, [r3], -r2, asr #24
   1e608:	andle	r6, lr, r0, ror #3
   1e60c:	bcs	33de9c <__assert_fail@plt+0x33a664>
   1e610:	andcs	fp, r0, r8, lsl pc
   1e614:	stmdavs	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1e618:	stmdbvs	r1!, {sp}^
   1e61c:	biceq	lr, r3, #2048	; 0x800
   1e620:	vceq.i32	q11, <illegal reg q0.5>, q5
   1e624:	subsvs	r2, sl, r1, lsl r2
   1e628:	andcs	fp, ip, r8, lsr sp
   1e62c:	svclt	0x0000bd38
   1e630:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   1e634:	strmi	r2, [r5], -r0, lsl #22
   1e638:	strcs	sp, [r0], #-3344	; 0xfffff2f0
   1e63c:	stmiavs	fp!, {r1, r2, r5, r9, sl, lr}
   1e640:	strtmi	r3, [r3], #-1537	; 0xfffff9ff
   1e644:			; <UNDEFINED> instruction: 0xf7e46958
   1e648:	stmiavs	fp!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
   1e64c:	ldrcc	r4, [r8], #-1059	; 0xfffffbdd
   1e650:			; <UNDEFINED> instruction: 0xf7e46898
   1e654:	stmdavs	fp!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1e658:	blle	ffc2f0d8 <__assert_fail@plt+0xffc2b8a0>
   1e65c:	pop	{r3, r5, r7, fp, sp, lr}
   1e660:			; <UNDEFINED> instruction: 0xf7e44070
   1e664:	svclt	0x0000bdb3
   1e668:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   1e66c:	stccc	14, cr9, [r1], {7}
   1e670:	stccs	0, cr6, [r0], {4}
   1e674:	ldrmi	sp, [r7], -r1, lsr #22
   1e678:	blx	a6ee2 <__assert_fail@plt+0xa36aa>
   1e67c:	strmi	pc, [sp], -r4, lsl #8
   1e680:	sbcseq	r6, sl, r9, lsl #16
   1e684:	bl	846a4 <__assert_fail@plt+0x80e6c>
   1e688:	stmdbpl	fp, {r2, sl, fp}
   1e68c:	ldrdne	pc, [r8], -ip
   1e690:			; <UNDEFINED> instruction: 0xf7e4603b
   1e694:	ldmvs	r0!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1e698:	ldc	7, cr15, [sl, #912]	; 0x390
   1e69c:	strtmi	r6, [r3], #-2091	; 0xfffff7d5
   1e6a0:			; <UNDEFINED> instruction: 0xf7e46898
   1e6a4:	stmdavs	fp!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
   1e6a8:			; <UNDEFINED> instruction: 0xf104441c
   1e6ac:	ldm	r3, {r2, r3, r8, r9}
   1e6b0:	stm	r6, {r0, r1, r2}
   1e6b4:	stmdavs	r0!, {r0, r1, r2}^
   1e6b8:	blmi	18dea0 <__assert_fail@plt+0x18a668>
   1e6bc:	subspl	pc, r5, #64, 4
   1e6c0:	stmdami	r5, {r2, r8, fp, lr}
   1e6c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1e6c8:	ldrbtmi	r3, [r8], #-800	; 0xfffffce0
   1e6cc:	ldm	r4!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e6d0:	andeq	lr, r0, r0, lsr #15
   1e6d4:	andeq	lr, r0, r6, ror #12
   1e6d8:	andeq	lr, r0, lr, ror #12
   1e6dc:			; <UNDEFINED> instruction: 0x4605b538
   1e6e0:	strmi	r4, [ip], -r8, lsl #12
   1e6e4:	svc	0x001af7e4
   1e6e8:	tstle	ip, r1, lsl #16
   1e6ec:	strmi	r7, [r3], -r2, lsr #16
   1e6f0:			; <UNDEFINED> instruction: 0xf0022000
   1e6f4:	cmpne	r2, pc, lsl r1
   1e6f8:			; <UNDEFINED> instruction: 0xf855408b
   1e6fc:	movwmi	r1, #45090	; 0xb022
   1e700:	eorcc	pc, r2, r5, asr #16
   1e704:	andcs	fp, r3, r8, lsr sp
   1e708:	svclt	0x0000bd38
   1e70c:	svcmi	0x00f8e92d
   1e710:	stcls	6, cr4, [ip], {6}
   1e714:	ldmib	sp, {r0, r2, r3, r9, sl, lr}^
   1e718:	ldrmi	sl, [r1], sl, lsl #14
   1e71c:	ldrmi	r0, [r8], r0, ror #4
   1e720:			; <UNDEFINED> instruction: 0xf8dfd50a
   1e724:			; <UNDEFINED> instruction: 0x463815f8
   1e728:			; <UNDEFINED> instruction: 0xf7e44479
   1e72c:	stmdacs	r0, {r2, r3, r8, sl, fp, sp, lr, pc}
   1e730:			; <UNDEFINED> instruction: 0xf8dfd15e
   1e734:	ldrbtmi	r7, [pc], #-1516	; 1e73c <__assert_fail@plt+0x1af04>
   1e738:	ldrdmi	pc, [r0], -r8
   1e73c:	ldrdcc	pc, [r0], -sl
   1e740:	ldrdlt	pc, [r0], -r9
   1e744:	rsble	r4, r6, r3, lsr #5
   1e748:	ldrtmi	r1, [r8], -r3, ror #24
   1e74c:	andcc	pc, r0, r8, asr #17
   1e750:	stcl	7, cr15, [r0], {228}	; 0xe4
   1e754:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1e758:			; <UNDEFINED> instruction: 0x46034479
   1e75c:			; <UNDEFINED> instruction: 0xf84b4638
   1e760:			; <UNDEFINED> instruction: 0xf7e43024
   1e764:			; <UNDEFINED> instruction: 0x4604ecf0
   1e768:			; <UNDEFINED> instruction: 0xf8dfb330
   1e76c:			; <UNDEFINED> instruction: 0x463815bc
   1e770:			; <UNDEFINED> instruction: 0xf7e44479
   1e774:	strmi	lr, [r4], -r8, ror #25
   1e778:	cmple	sp, r0, lsl #16
   1e77c:	cdp	7, 11, cr15, cr0, cr4, {7}
   1e780:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1e784:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   1e788:			; <UNDEFINED> instruction: 0x26011e9a
   1e78c:	svcne	0x0002f832
   1e790:			; <UNDEFINED> instruction: 0xf0041160
   1e794:	strcc	r0, [r1], #-799	; 0xfffffce1
   1e798:	svceq	0x0002f011
   1e79c:	vpmax.u8	d15, d3, d6
   1e7a0:			; <UNDEFINED> instruction: 0xf855bf1e
   1e7a4:	movwmi	r1, #45088	; 0xb020
   1e7a8:	eorcc	pc, r0, r5, asr #16
   1e7ac:	svcvc	0x0080f5b4
   1e7b0:	andcs	sp, r0, ip, ror #3
   1e7b4:	svchi	0x00f8e8bd
   1e7b8:	cdp	7, 9, cr15, cr2, cr4, {7}
   1e7bc:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1e7c0:	sbchi	pc, ip, r0, asr #32
   1e7c4:			; <UNDEFINED> instruction: 0x26011e9a
   1e7c8:	svceq	0x0002f832
   1e7cc:			; <UNDEFINED> instruction: 0xf0041161
   1e7d0:	strcc	r0, [r1], #-799	; 0xfffffce1
   1e7d4:	svceq	0x0008f010
   1e7d8:	vpmax.u8	d15, d3, d6
   1e7dc:			; <UNDEFINED> instruction: 0xf855bf1e
   1e7e0:	movwmi	r0, #12321	; 0x3021
   1e7e4:	eorcc	pc, r1, r5, asr #16
   1e7e8:	svcvc	0x0080f5b4
   1e7ec:	strb	sp, [r0, ip, ror #3]!
   1e7f0:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
   1e7f4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1e7f8:	stc	7, cr15, [r4], #912	; 0x390
   1e7fc:	orrsle	r2, fp, r0, lsl #16
   1e800:	ldrdmi	pc, [r0], -r8
   1e804:	ldrdcc	pc, [r0], -sl
   1e808:	strvc	pc, [r4, #-2271]!	; 0xfffff721
   1e80c:			; <UNDEFINED> instruction: 0xf8d942a3
   1e810:	ldrbtmi	fp, [pc], #-0	; 1e818 <__assert_fail@plt+0x1afe0>
   1e814:	mlseq	r4, r8, r1, sp
   1e818:	strcc	r4, [r1], #-1624	; 0xfffff9a8
   1e81c:			; <UNDEFINED> instruction: 0xf7e400a1
   1e820:	strmi	lr, [r3], r8, ror #26
   1e824:			; <UNDEFINED> instruction: 0xf0002800
   1e828:			; <UNDEFINED> instruction: 0xf8c98101
   1e82c:			; <UNDEFINED> instruction: 0xf8ca0000
   1e830:			; <UNDEFINED> instruction: 0xf8d84000
   1e834:	str	r4, [r7, r0]
   1e838:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1e83c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1e840:	stc	7, cr15, [r0], {228}	; 0xe4
   1e844:			; <UNDEFINED> instruction: 0xb3204604
   1e848:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1e84c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1e850:	ldcl	7, cr15, [r8], #-912	; 0xfffffc70
   1e854:	stmdacs	r0, {r2, r9, sl, lr}
   1e858:			; <UNDEFINED> instruction: 0xf7e4d137
   1e85c:	stmdavs	r3, {r1, r6, r9, sl, fp, sp, lr, pc}
   1e860:			; <UNDEFINED> instruction: 0xf0402e00
   1e864:	mrcne	1, 4, r8, cr10, cr15, {0}
   1e868:			; <UNDEFINED> instruction: 0xf8322601
   1e86c:	cmnne	r0, r2, lsl #30
   1e870:	tsteq	pc, #4	; <UNPREDICTABLE>
   1e874:			; <UNDEFINED> instruction: 0xf4113401
   1e878:	blx	1b6480 <__assert_fail@plt+0x1b2c48>
   1e87c:	svclt	0x001ef303
   1e880:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1e884:			; <UNDEFINED> instruction: 0xf845430b
   1e888:			; <UNDEFINED> instruction: 0xf5b43020
   1e88c:	mvnle	r7, r0, lsl #31
   1e890:			; <UNDEFINED> instruction: 0xf7e4e78f
   1e894:	stmdavs	r3, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
   1e898:			; <UNDEFINED> instruction: 0xf0402e00
   1e89c:	mrcne	0, 4, r8, cr10, cr0, {5}
   1e8a0:			; <UNDEFINED> instruction: 0xf8322601
   1e8a4:	cmnne	r0, r2, lsl #30
   1e8a8:	tsteq	pc, #4	; <UNPREDICTABLE>
   1e8ac:			; <UNDEFINED> instruction: 0xf4113401
   1e8b0:	blx	1be4b8 <__assert_fail@plt+0x1bac80>
   1e8b4:	svclt	0x001ef303
   1e8b8:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1e8bc:			; <UNDEFINED> instruction: 0xf845430b
   1e8c0:			; <UNDEFINED> instruction: 0xf5b43020
   1e8c4:	mvnle	r7, r0, lsl #31
   1e8c8:			; <UNDEFINED> instruction: 0xf8dfe773
   1e8cc:			; <UNDEFINED> instruction: 0x46381470
   1e8d0:			; <UNDEFINED> instruction: 0xf7e44479
   1e8d4:			; <UNDEFINED> instruction: 0x4604ec38
   1e8d8:			; <UNDEFINED> instruction: 0xf8dfb320
   1e8dc:	ldrtmi	r1, [r8], -r4, ror #8
   1e8e0:			; <UNDEFINED> instruction: 0xf7e44479
   1e8e4:			; <UNDEFINED> instruction: 0x4604ec30
   1e8e8:	cmnle	r5, r0, lsl #16
   1e8ec:	ldcl	7, cr15, [r8, #912]!	; 0x390
   1e8f0:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1e8f4:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
   1e8f8:			; <UNDEFINED> instruction: 0x26011e9a
   1e8fc:	svceq	0x0002f832
   1e900:			; <UNDEFINED> instruction: 0xf0041161
   1e904:	strcc	r0, [r1], #-799	; 0xfffffce1
   1e908:	svcvs	0x0000f410
   1e90c:	vpmax.u8	d15, d3, d6
   1e910:			; <UNDEFINED> instruction: 0xf855bf1e
   1e914:	movwmi	r0, #12321	; 0x3021
   1e918:	eorcc	pc, r1, r5, asr #16
   1e91c:	svcvc	0x0080f5b4
   1e920:	strb	sp, [r6, -ip, ror #3]
   1e924:	ldcl	7, cr15, [ip, #912]	; 0x390
   1e928:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   1e92c:	adchi	pc, r3, r0, asr #32
   1e930:			; <UNDEFINED> instruction: 0x26011e9a
   1e934:	svcne	0x0002f832
   1e938:			; <UNDEFINED> instruction: 0xf0041160
   1e93c:	strcc	r0, [r1], #-799	; 0xfffffce1
   1e940:	svcvs	0x0080f411
   1e944:	vpmax.u8	d15, d3, d6
   1e948:			; <UNDEFINED> instruction: 0xf855bf1e
   1e94c:	movwmi	r1, #45088	; 0xb020
   1e950:	eorcc	pc, r0, r5, asr #16
   1e954:	svcvc	0x0080f5b4
   1e958:	str	sp, [sl, -ip, ror #3]!
   1e95c:			; <UNDEFINED> instruction: 0xf5063b02
   1e960:	strcs	r7, [r1, -r0, lsl #9]
   1e964:	svccs	0x0002f833
   1e968:	strle	r0, [sl, #-1809]	; 0xfffff8ef
   1e96c:			; <UNDEFINED> instruction: 0xf0027832
   1e970:	cmpne	r2, pc, lsl r1
   1e974:			; <UNDEFINED> instruction: 0xf001fa07
   1e978:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1e97c:			; <UNDEFINED> instruction: 0xf8454301
   1e980:	strcc	r1, [r1], -r2, lsr #32
   1e984:	strhle	r4, [sp, #36]!	; 0x24
   1e988:	blcc	d85dc <__assert_fail@plt+0xd4da4>
   1e98c:	strvc	pc, [r0], #1286	; 0x506
   1e990:			; <UNDEFINED> instruction: 0xf8332701
   1e994:	ldreq	r2, [r2, r2, lsl #30]
   1e998:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1e99c:	tsteq	pc, r2	; <UNPREDICTABLE>
   1e9a0:	blx	1e2ef0 <__assert_fail@plt+0x1df6b8>
   1e9a4:			; <UNDEFINED> instruction: 0xf855f001
   1e9a8:	movwmi	r1, #4130	; 0x1022
   1e9ac:	eorne	pc, r2, r5, asr #16
   1e9b0:	adcsmi	r3, r4, #1048576	; 0x100000
   1e9b4:	ldrbt	sp, [ip], sp, ror #3
   1e9b8:	ldrtmi	r4, [r8], -r2, ror #19
   1e9bc:			; <UNDEFINED> instruction: 0xf7e44479
   1e9c0:	strmi	lr, [r4], -r2, asr #23
   1e9c4:			; <UNDEFINED> instruction: 0xf7e4bba0
   1e9c8:	stmdavs	r2, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
   1e9cc:	vmlacs.f32	s6, s0, s4
   1e9d0:	rschi	pc, pc, r0, asr #32
   1e9d4:			; <UNDEFINED> instruction: 0xf8322601
   1e9d8:	cmnne	r0, r2, lsl #30
   1e9dc:	tsteq	pc, #4	; <UNPREDICTABLE>
   1e9e0:			; <UNDEFINED> instruction: 0xf4113401
   1e9e4:	blx	1b27ec <__assert_fail@plt+0x1aefb4>
   1e9e8:	svclt	0x001ef303
   1e9ec:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1e9f0:			; <UNDEFINED> instruction: 0xf845430b
   1e9f4:			; <UNDEFINED> instruction: 0xf5b43020
   1e9f8:	mvnle	r7, r0, lsl #31
   1e9fc:	blcc	d8568 <__assert_fail@plt+0xd4d30>
   1ea00:	strvc	pc, [r0], #1286	; 0x506
   1ea04:			; <UNDEFINED> instruction: 0xf8332701
   1ea08:	ldreq	r2, [r0, #3842]	; 0xf02
   1ea0c:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1ea10:	tsteq	pc, r2	; <UNPREDICTABLE>
   1ea14:	blx	1e2f64 <__assert_fail@plt+0x1df72c>
   1ea18:			; <UNDEFINED> instruction: 0xf855f001
   1ea1c:	movwmi	r1, #4130	; 0x1022
   1ea20:	eorne	pc, r2, r5, asr #16
   1ea24:	adcsmi	r3, r4, #1048576	; 0x100000
   1ea28:	strb	sp, [r2], sp, ror #3
   1ea2c:	strb	r2, [r1], ip
   1ea30:	ldrtmi	r4, [r8], -r5, asr #19
   1ea34:			; <UNDEFINED> instruction: 0xf7e44479
   1ea38:	strmi	lr, [r4], -r6, lsl #23
   1ea3c:	cmple	r8, r0, lsl #16
   1ea40:	stcl	7, cr15, [lr, #-912]	; 0xfffffc70
   1ea44:	bcc	b8a54 <__assert_fail@plt+0xb521c>
   1ea48:	cmnle	r4, r0, lsl #28
   1ea4c:			; <UNDEFINED> instruction: 0xf8322601
   1ea50:	cmnne	r0, r2, lsl #30
   1ea54:	tsteq	pc, #4	; <UNPREDICTABLE>
   1ea58:			; <UNDEFINED> instruction: 0xf4113401
   1ea5c:	blx	1be864 <__assert_fail@plt+0x1bb02c>
   1ea60:	svclt	0x001ef303
   1ea64:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1ea68:			; <UNDEFINED> instruction: 0xf845430b
   1ea6c:			; <UNDEFINED> instruction: 0xf5b43020
   1ea70:	mvnle	r7, r0, lsl #31
   1ea74:	blcc	d84f0 <__assert_fail@plt+0xd4cb8>
   1ea78:	strvc	pc, [r0], #1286	; 0x506
   1ea7c:			; <UNDEFINED> instruction: 0xf8332701
   1ea80:	ldrbeq	r2, [r2, #-3842]	; 0xfffff0fe
   1ea84:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1ea88:	tsteq	pc, r2	; <UNPREDICTABLE>
   1ea8c:	blx	1e2fdc <__assert_fail@plt+0x1df7a4>
   1ea90:			; <UNDEFINED> instruction: 0xf855f001
   1ea94:	movwmi	r1, #4130	; 0x1022
   1ea98:	eorne	pc, r2, r5, asr #16
   1ea9c:	adcsmi	r3, r4, #1048576	; 0x100000
   1eaa0:	str	sp, [r6], sp, ror #3
   1eaa4:			; <UNDEFINED> instruction: 0xf5063b02
   1eaa8:	strcs	r7, [r1, -r0, lsl #9]
   1eaac:	svccs	0x0002f833
   1eab0:	strle	r0, [sl, #-1169]	; 0xfffffb6f
   1eab4:			; <UNDEFINED> instruction: 0xf0027832
   1eab8:	cmpne	r2, pc, lsl r1
   1eabc:			; <UNDEFINED> instruction: 0xf001fa07
   1eac0:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1eac4:			; <UNDEFINED> instruction: 0xf8454301
   1eac8:	strcc	r1, [r1], -r2, lsr #32
   1eacc:	mvnle	r4, r6, lsr #5
   1ead0:	ldmibmi	lr, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
   1ead4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1ead8:	bl	d5ca70 <__assert_fail@plt+0xd59238>
   1eadc:	stmdacs	r0, {r2, r9, sl, lr}
   1eae0:			; <UNDEFINED> instruction: 0xf7e4d145
   1eae4:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1eae8:	bllt	15ad6f8 <__assert_fail@plt+0x15a9ec0>
   1eaec:			; <UNDEFINED> instruction: 0xf8332601
   1eaf0:	cmnne	r0, r2, lsl #30
   1eaf4:	andseq	pc, pc, #4
   1eaf8:			; <UNDEFINED> instruction: 0xf0113401
   1eafc:	blx	1a2708 <__assert_fail@plt+0x19eed0>
   1eb00:	svclt	0x001ef202
   1eb04:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1eb08:			; <UNDEFINED> instruction: 0xf845430a
   1eb0c:			; <UNDEFINED> instruction: 0xf5b42020
   1eb10:	mvnle	r7, r0, lsl #31
   1eb14:			; <UNDEFINED> instruction: 0xf506e64d
   1eb18:	strcs	r7, [r1], #-1920	; 0xfffff880
   1eb1c:	svccc	0x0002f832
   1eb20:	strle	r0, [sl, #-1499]	; 0xfffffa25
   1eb24:			; <UNDEFINED> instruction: 0xf0037833
   1eb28:	cmpne	fp, pc, lsl r1
   1eb2c:			; <UNDEFINED> instruction: 0xf001fa04
   1eb30:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1eb34:			; <UNDEFINED> instruction: 0xf8454301
   1eb38:	strcc	r1, [r1], -r3, lsr #32
   1eb3c:	strhle	r4, [sp, #46]!	; 0x2e
   1eb40:			; <UNDEFINED> instruction: 0xf506e637
   1eb44:	strcs	r7, [r1], #-1920	; 0xfffff880
   1eb48:	svccs	0x0002f833
   1eb4c:	strle	r0, [sl, #-2000]	; 0xfffff830
   1eb50:			; <UNDEFINED> instruction: 0xf0027832
   1eb54:	cmpne	r2, pc, lsl r1
   1eb58:			; <UNDEFINED> instruction: 0xf001fa04
   1eb5c:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1eb60:			; <UNDEFINED> instruction: 0xf8454301
   1eb64:	strcc	r1, [r1], -r2, lsr #32
   1eb68:	strhle	r4, [sp, #39]!	; 0x27
   1eb6c:	ldmdbmi	r8!, {r0, r5, r9, sl, sp, lr, pc}^
   1eb70:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1eb74:	b	ff9dcb0c <__assert_fail@plt+0xff9d92d4>
   1eb78:	stmdacs	r0, {r2, r9, sl, lr}
   1eb7c:			; <UNDEFINED> instruction: 0xf7e4d15c
   1eb80:	stmdavs	r3, {r4, r5, r7, sl, fp, sp, lr, pc}
   1eb84:	vmlacs.f64	d3, d0, d2
   1eb88:	strcs	sp, [r1], -r0, asr #2
   1eb8c:	svcne	0x0002f933
   1eb90:			; <UNDEFINED> instruction: 0xf0041160
   1eb94:	strcc	r0, [r1], #-543	; 0xfffffde1
   1eb98:	blx	1a8fa0 <__assert_fail@plt+0x1a5768>
   1eb9c:	svclt	0x00bef102
   1eba0:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1eba4:			; <UNDEFINED> instruction: 0xf845430a
   1eba8:			; <UNDEFINED> instruction: 0xf5b42020
   1ebac:	mvnle	r7, r0, lsl #31
   1ebb0:			; <UNDEFINED> instruction: 0xf506e5ff
   1ebb4:	strcs	r7, [r1], #-1920	; 0xfffff880
   1ebb8:	svccc	0x0002f832
   1ebbc:	strle	r0, [sl, #-1113]	; 0xfffffba7
   1ebc0:			; <UNDEFINED> instruction: 0xf0037833
   1ebc4:	cmpne	fp, pc, lsl r1
   1ebc8:			; <UNDEFINED> instruction: 0xf001fa04
   1ebcc:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1ebd0:			; <UNDEFINED> instruction: 0xf8454301
   1ebd4:	strcc	r1, [r1], -r3, lsr #32
   1ebd8:	strhle	r4, [sp, #39]!	; 0x27
   1ebdc:	blcc	d8388 <__assert_fail@plt+0xd4b50>
   1ebe0:	orrvc	pc, r0, r6, lsl #10
   1ebe4:			; <UNDEFINED> instruction: 0xf8332701
   1ebe8:	ldreq	r2, [r0, #-3842]	; 0xfffff0fe
   1ebec:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1ebf0:	andseq	pc, pc, r2
   1ebf4:	blx	1e3144 <__assert_fail@plt+0x1df90c>
   1ebf8:			; <UNDEFINED> instruction: 0xf855f400
   1ebfc:			; <UNDEFINED> instruction: 0x43200022
   1ec00:	eoreq	pc, r2, r5, asr #16
   1ec04:	adcsmi	r3, r1, #1048576	; 0x100000
   1ec08:	ldrb	sp, [r2, #493]	; 0x1ed
   1ec0c:	strvc	pc, [r0, r6, lsl #10]
   1ec10:			; <UNDEFINED> instruction: 0xf9332401
   1ec14:	bcs	2a824 <__assert_fail@plt+0x26fec>
   1ec18:	ldmdavc	r2!, {r1, r3, r9, fp, ip, lr, pc}
   1ec1c:	tsteq	pc, r2	; <UNPREDICTABLE>
   1ec20:	blx	123170 <__assert_fail@plt+0x11f938>
   1ec24:			; <UNDEFINED> instruction: 0xf855f001
   1ec28:	movwmi	r1, #4130	; 0x1022
   1ec2c:	eorne	pc, r2, r5, asr #16
   1ec30:	adcsmi	r3, r7, #1048576	; 0x100000
   1ec34:	ldr	sp, [ip, #493]!	; 0x1ed
   1ec38:	ldrtmi	r4, [r8], -r6, asr #18
   1ec3c:			; <UNDEFINED> instruction: 0xf7e44479
   1ec40:	strmi	lr, [r4], -r2, lsl #21
   1ec44:			; <UNDEFINED> instruction: 0xf7e4b9d0
   1ec48:	stmdavs	r3, {r2, r3, r6, sl, fp, sp, lr, pc}
   1ec4c:	vmlacs.f64	d3, d0, d2
   1ec50:			; <UNDEFINED> instruction: 0x2601d136
   1ec54:	svcne	0x0002f833
   1ec58:			; <UNDEFINED> instruction: 0xf0041160
   1ec5c:	strcc	r0, [r1], #-543	; 0xfffffde1
   1ec60:	svceq	0x0004f011
   1ec64:			; <UNDEFINED> instruction: 0xf102fa06
   1ec68:			; <UNDEFINED> instruction: 0xf855bf1e
   1ec6c:	movwmi	r2, #40992	; 0xa020
   1ec70:	eorcs	pc, r0, r5, asr #16
   1ec74:	svcvc	0x0080f5b4
   1ec78:	ldr	sp, [sl, #492]	; 0x1ec
   1ec7c:			; <UNDEFINED> instruction: 0x46384936
   1ec80:			; <UNDEFINED> instruction: 0xf7e44479
   1ec84:	strmi	lr, [r4], -r0, ror #20
   1ec88:	cmple	r4, r0, lsl #16
   1ec8c:	stc	7, cr15, [r8], #-912	; 0xfffffc70
   1ec90:	blcc	b8ca4 <__assert_fail@plt+0xb546c>
   1ec94:			; <UNDEFINED> instruction: 0x2601bb56
   1ec98:	svcne	0x0002f833
   1ec9c:			; <UNDEFINED> instruction: 0xf0041160
   1eca0:	strcc	r0, [r1], #-543	; 0xfffffde1
   1eca4:	svcpl	0x0080f411
   1eca8:			; <UNDEFINED> instruction: 0xf102fa06
   1ecac:			; <UNDEFINED> instruction: 0xf855bf1e
   1ecb0:	movwmi	r2, #40992	; 0xa020
   1ecb4:	eorcs	pc, r0, r5, asr #16
   1ecb8:	svcvc	0x0080f5b4
   1ecbc:	ldrb	sp, [r8, #-492]!	; 0xfffffe14
   1ecc0:	strvc	pc, [r0, r6, lsl #10]
   1ecc4:			; <UNDEFINED> instruction: 0xf8332401
   1ecc8:	ldrbeq	r2, [r1, -r2, lsl #30]
   1eccc:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   1ecd0:	tsteq	pc, r2	; <UNPREDICTABLE>
   1ecd4:	blx	123224 <__assert_fail@plt+0x11f9ec>
   1ecd8:			; <UNDEFINED> instruction: 0xf855f001
   1ecdc:	movwmi	r1, #4130	; 0x1022
   1ece0:	eorne	pc, r2, r5, asr #16
   1ece4:	adcsmi	r3, lr, #1048576	; 0x100000
   1ece8:	strb	sp, [r2, #-493]!	; 0xfffffe13
   1ecec:			; <UNDEFINED> instruction: 0xf8332701
   1ecf0:	ldrbeq	r2, [r2], #3842	; 0xf02
   1ecf4:	cfldr32pl	mvfx13, [r2, #-40]!	; 0xffffffd8
   1ecf8:	tsteq	pc, r2	; <UNPREDICTABLE>
   1ecfc:	blx	1e324c <__assert_fail@plt+0x1dfa14>
   1ed00:			; <UNDEFINED> instruction: 0xf855f001
   1ed04:	movwmi	r1, #4130	; 0x1022
   1ed08:	eorne	pc, r2, r5, asr #16
   1ed0c:			; <UNDEFINED> instruction: 0xf5b43401
   1ed10:	mvnle	r7, r0, lsl #31
   1ed14:	andcs	lr, r4, sp, asr #10
   1ed18:	svclt	0x0000e54c
   1ed1c:	andeq	lr, r0, r4, lsr #12
   1ed20:	andeq	lr, r0, lr, lsl #12
   1ed24:	andeq	lr, r0, r4, lsl #12
   1ed28:	strdeq	lr, [r0], -r4
   1ed2c:	andeq	lr, r0, lr, asr r5
   1ed30:	andeq	lr, r0, r2, lsr r5
   1ed34:	andeq	lr, r0, r6, lsl r5
   1ed38:	andeq	lr, r0, lr, lsl r5
   1ed3c:	andeq	lr, r0, r4, ror r4
   1ed40:	muleq	r0, r4, r4
   1ed44:	andeq	r9, r0, ip, lsl #25
   1ed48:	andeq	lr, r0, r8, lsl r3
   1ed4c:	andeq	lr, r0, r6, lsr #5
   1ed50:	andeq	lr, r0, r2, lsl r2
   1ed54:	andeq	lr, r0, r0, asr r1
   1ed58:	andeq	lr, r0, r4, lsl r1
   1ed5c:	svcmi	0x00f0e92d
   1ed60:	bmi	1af07ac <__assert_fail@plt+0x1aecf74>
   1ed64:	blmi	1af05e0 <__assert_fail@plt+0x1aecda8>
   1ed68:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   1ed6c:	strmi	r4, [sl], r0, lsl #13
   1ed70:	ldmpl	r3, {r5, sp}^
   1ed74:			; <UNDEFINED> instruction: 0xf89d2101
   1ed78:			; <UNDEFINED> instruction: 0x2600b058
   1ed7c:	movwls	r6, #47131	; 0xb81b
   1ed80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ed84:			; <UNDEFINED> instruction: 0x96069b17
   1ed88:			; <UNDEFINED> instruction: 0xf7e49304
   1ed8c:			; <UNDEFINED> instruction: 0x4604e998
   1ed90:			; <UNDEFINED> instruction: 0xf0002800
   1ed94:	smlatbcs	r1, r2, r0, r8
   1ed98:			; <UNDEFINED> instruction: 0xf7e42028
   1ed9c:			; <UNDEFINED> instruction: 0x4607e990
   1eda0:			; <UNDEFINED> instruction: 0xf0002800
   1eda4:	stcvc	0, cr8, [r2], {159}	; 0x9f
   1eda8:	ldfeqd	f7, [r8], {13}
   1edac:	msreq	CPSR_s, #-1073741823	; 0xc0000001
   1edb0:	vmin.u32	q10, <illegal reg q5.5>, q0
   1edb4:	strtmi	r0, [r1], -r0, lsl #4
   1edb8:			; <UNDEFINED> instruction: 0xf107743a
   1edbc:	strls	r0, [r2], -ip, lsl #4
   1edc0:	andls	pc, r4, sp, asr #17
   1edc4:	andgt	pc, r0, sp, asr #17
   1edc8:	stc2	7, cr15, [r0], #1020	; 0x3fc
   1edcc:			; <UNDEFINED> instruction: 0xf0402800
   1edd0:	stmdavc	fp!, {r0, r4, r7, pc}
   1edd4:			; <UNDEFINED> instruction: 0x2601b173
   1edd8:			; <UNDEFINED> instruction: 0xf0031158
   1eddc:			; <UNDEFINED> instruction: 0xf815021f
   1ede0:	blx	1ae9ec <__assert_fail@plt+0x1ab1b4>
   1ede4:			; <UNDEFINED> instruction: 0xf854f102
   1ede8:	movwmi	r2, #40992	; 0xa020
   1edec:	eorcs	pc, r0, r4, asr #16
   1edf0:	mvnsle	r2, r0, lsl #22
   1edf4:	svceq	0x0000f1bb
   1edf8:	svcne	0x0023d009
   1edfc:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   1ee00:	svccs	0x0004f853
   1ee04:	b	1bef870 <__assert_fail@plt+0x1bec038>
   1ee08:	andsvs	r0, sl, r2, lsl #4
   1ee0c:			; <UNDEFINED> instruction: 0xf8d8d1f8
   1ee10:	blcs	6af88 <__assert_fail@plt+0x67750>
   1ee14:			; <UNDEFINED> instruction: 0xf8d8dd0e
   1ee18:	svcne	0x0023103c
   1ee1c:	ldreq	pc, [ip, #-260]	; 0xfffffefc
   1ee20:			; <UNDEFINED> instruction: 0xf8533904
   1ee24:			; <UNDEFINED> instruction: 0xf8512f04
   1ee28:	addsmi	r0, sp, #4, 30
   1ee2c:	andeq	lr, r0, #8192	; 0x2000
   1ee30:	mvnsle	r6, sl, lsl r0
   1ee34:	ldreq	pc, [r8, #-264]!	; 0xfffffef8
   1ee38:			; <UNDEFINED> instruction: 0xf1082300
   1ee3c:			; <UNDEFINED> instruction: 0xf10d0140
   1ee40:			; <UNDEFINED> instruction: 0x4628091c
   1ee44:			; <UNDEFINED> instruction: 0xf8cd461a
   1ee48:	strcs	r9, [r3], -r0
   1ee4c:			; <UNDEFINED> instruction: 0xf88d9105
   1ee50:	strls	r6, [r7], #-32	; 0xffffffe0
   1ee54:	mrc2	7, 0, pc, cr10, cr13, {7}
   1ee58:	orrslt	r4, r8, #6291456	; 0x600000
   1ee5c:	ldrsbcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1ee60:	fstmdbxle	fp!, {d2-d1}	;@ Deprecated
   1ee64:			; <UNDEFINED> instruction: 0x0058f898
   1ee68:	ldrmi	r2, [sl], -r0, lsl #6
   1ee6c:	andls	pc, r0, sp, asr #17
   1ee70:	andeq	pc, r2, r0, asr #32
   1ee74:			; <UNDEFINED> instruction: 0xf8889905
   1ee78:			; <UNDEFINED> instruction: 0x46280058
   1ee7c:	stceq	0, cr15, [r6], {79}	; 0x4f
   1ee80:			; <UNDEFINED> instruction: 0xf88d9707
   1ee84:			; <UNDEFINED> instruction: 0xf7fdc020
   1ee88:	strmi	pc, [r3], -r1, lsl #28
   1ee8c:	stfged	f3, [r9], {208}	; 0xd0
   1ee90:	strls	r4, [r0], #-1586	; 0xfffff9ce
   1ee94:	stmdbls	r5, {r3, r5, r9, sl, lr}
   1ee98:			; <UNDEFINED> instruction: 0xf88d240a
   1ee9c:			; <UNDEFINED> instruction: 0xf7fd4028
   1eea0:			; <UNDEFINED> instruction: 0x4606fdf5
   1eea4:	blmi	6f171c <__assert_fail@plt+0x6edee4>
   1eea8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1eeac:	blls	2f8f1c <__assert_fail@plt+0x2f56e4>
   1eeb0:	qsuble	r4, sl, fp
   1eeb4:	andlt	r4, sp, r0, lsr r6
   1eeb8:	svchi	0x00f0e8bd
   1eebc:			; <UNDEFINED> instruction: 0xf7fc4638
   1eec0:			; <UNDEFINED> instruction: 0xe7efff9b
   1eec4:	strcs	r4, [r0], -r0, lsr #12
   1eec8:	stmib	r2, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eecc:			; <UNDEFINED> instruction: 0xf7fc4638
   1eed0:	bls	15ed24 <__assert_fail@plt+0x15b4ec>
   1eed4:	andsvs	r2, r3, ip, lsl #6
   1eed8:	bls	158e70 <__assert_fail@plt+0x155638>
   1eedc:	strmi	r2, [r6], -ip, lsl #6
   1eee0:	bfi	r6, r3, #0, #32
   1eee4:	ldrtmi	r4, [lr], -r0, lsr #12
   1eee8:	ldmdb	r2!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eeec:	movwcs	r9, #51716	; 0xca04
   1eef0:	bfi	r6, r3, #0, #24
   1eef4:	strtmi	r9, [r0], -r5
   1eef8:	stmdb	sl!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eefc:			; <UNDEFINED> instruction: 0xf7fc4638
   1ef00:	blls	15ecf4 <__assert_fail@plt+0x15b4bc>
   1ef04:	blls	170774 <__assert_fail@plt+0x16cf3c>
   1ef08:	bfi	r6, r3, #0, #12
   1ef0c:	ldmib	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ef10:	andeq	pc, r1, r6, lsr #30
   1ef14:			; <UNDEFINED> instruction: 0x000002b4
   1ef18:	andeq	pc, r1, r8, ror #27
   1ef1c:	svcmi	0x00f0e92d
   1ef20:	ldrmi	fp, [ip], -sp, asr #1
   1ef24:	andls	r4, r2, #193536	; 0x2f400
   1ef28:			; <UNDEFINED> instruction: 0x90064abd
   1ef2c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1ef30:	ldmpl	r3, {r2, r8, ip, pc}^
   1ef34:	movtls	r6, #47131	; 0xb81b
   1ef38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ef3c:	blcs	7a650 <__assert_fail@plt+0x76e18>
   1ef40:	blls	1ceb70 <__assert_fail@plt+0x1cb338>
   1ef44:	ldmvs	lr, {r9, sl, sp}^
   1ef48:	svclt	0x00089b04
   1ef4c:	strpl	pc, [r0], r6, asr #7
   1ef50:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   1ef54:	movwcs	sp, #3393	; 0xd41
   1ef58:	strmi	r2, [r2], r1, lsl #10
   1ef5c:	muls	r3, r9, r6
   1ef60:	svceq	0x0003f1b8
   1ef64:	adcshi	pc, fp, r0
   1ef68:	svceq	0x0006f1b8
   1ef6c:			; <UNDEFINED> instruction: 0xf008d041
   1ef70:	blcs	15ff6c <__assert_fail@plt+0x15c734>
   1ef74:	teqhi	r9, r0	; <UNPREDICTABLE>
   1ef78:	svceq	0x0002f1b8
   1ef7c:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   1ef80:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1ef84:	ble	a305b0 <__assert_fail@plt+0xa2cd78>
   1ef88:			; <UNDEFINED> instruction: 0xf8da9b02
   1ef8c:	ldmdavs	fp, {}	; <UNPREDICTABLE>
   1ef90:	eorvc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   1ef94:	movwls	r0, #4347	; 0x10fb
   1ef98:			; <UNDEFINED> instruction: 0xf89318c3
   1ef9c:			; <UNDEFINED> instruction: 0xf1b88004
   1efa0:	bicsle	r0, sp, r1, lsl #30
   1efa4:	eorslt	pc, r7, r0, lsl r8	; <UNPREDICTABLE>
   1efa8:	andhi	pc, fp, r4, lsl #16
   1efac:			; <UNDEFINED> instruction: 0xf7e4b136
   1efb0:	stmdavs	r3, {r7, r9, fp, sp, lr, pc}
   1efb4:	eorcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   1efb8:	andhi	pc, r3, r4, lsl #16
   1efbc:	ldmvs	fp, {r1, r2, r8, r9, fp, ip, pc}^
   1efc0:	strle	r0, [r4, #-600]	; 0xfffffda8
   1efc4:	ldrsbcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1efc8:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   1efcc:	blls	13f2e4 <__assert_fail@plt+0x13baac>
   1efd0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1efd4:	strmi	r6, [r9, #2073]	; 0x819
   1efd8:	bmi	fe4d5f38 <__assert_fail@plt+0xfe4d2700>
   1efdc:	ldrbtmi	r4, [sl], #-2959	; 0xfffff471
   1efe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1efe4:	subsmi	r9, sl, fp, asr #22
   1efe8:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   1efec:	pop	{r0, r2, r3, r6, ip, sp, pc}
   1eff0:			; <UNDEFINED> instruction: 0xf8da8ff0
   1eff4:	ldmdavs	fp, {r2, r3, r4, r6, sp}
   1eff8:	vstrle	s4, [r8, #-4]
   1effc:	bcs	3996c <__assert_fail@plt+0x36134>
   1f000:	ldfvcd	f5, [sl], {80}	; 0x50
   1f004:	strble	r0, [sp], #-2002	; 0xfffff82e
   1f008:	bcs	39878 <__assert_fail@plt+0x36040>
   1f00c:	ldmdbvs	sl, {r1, r3, r6, r8, ip, lr, pc}^
   1f010:			; <UNDEFINED> instruction: 0xddb52a00
   1f014:			; <UNDEFINED> instruction: 0xf8cdaf09
   1f018:			; <UNDEFINED> instruction: 0xf10d901c
   1f01c:	strls	r0, [r5], -ip, lsr #22
   1f020:	svcls	0x000646b9
   1f024:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f028:	movwcs	r4, #1566	; 0x61e
   1f02c:	andcc	pc, r0, r9, asr #17
   1f030:	andcc	pc, r4, r9, asr #17
   1f034:	ldmdavs	r1!, {r1, r3, r6, r9, sl, lr}
   1f038:	b	13f09a0 <__assert_fail@plt+0x13ed168>
   1f03c:	movwls	r0, #5000	; 0x1388
   1f040:	eorne	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   1f044:	ldmda	r8, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f048:	andle	r3, ip, r1
   1f04c:	mulne	r0, fp, r8
   1f050:	strbtpl	r9, [r5], #-2821	; 0xfffff4fb
   1f054:	teqlt	r3, r3, lsl #2
   1f058:	b	adcff0 <__assert_fail@plt+0xad97b8>
   1f05c:	stmdavs	r0, {r0, r1, r8, fp, ip, pc}
   1f060:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   1f064:	ldmvs	r9!, {r0, r2, r5, r6, sl, ip, lr}^
   1f068:	ldrle	r0, [r2, #-587]	; 0xfffffdb5
   1f06c:	ldrsbne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1f070:	vstrle.16	s4, [lr, #-2]	; <UNPREDICTABLE>
   1f074:	blls	79140 <__assert_fail@plt+0x75908>
   1f078:			; <UNDEFINED> instruction: 0xf7e458c8
   1f07c:			; <UNDEFINED> instruction: 0x464ae8f0
   1f080:	ldrbmi	r4, [r8], -r1, lsl #12
   1f084:	ldmda	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f088:	svclt	0x001c3001
   1f08c:	mulne	r0, fp, r8
   1f090:	ldmdbvs	r1!, {r0, r2, r5, r6, sl, ip, lr}^
   1f094:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1f098:	blle	ff1b06c0 <__assert_fail@plt+0xff1ace88>
   1f09c:			; <UNDEFINED> instruction: 0xf8dd9e05
   1f0a0:			; <UNDEFINED> instruction: 0xe794901c
   1f0a4:			; <UNDEFINED> instruction: 0xf10d2300
   1f0a8:	svcge	0x00090b20
   1f0ac:			; <UNDEFINED> instruction: 0xf88b4698
   1f0b0:	ldrtmi	r3, [fp], -r0
   1f0b4:	ldrbmi	r2, [r9], -r1, lsl #4
   1f0b8:	stmib	r7, {sp}^
   1f0bc:			; <UNDEFINED> instruction: 0xf7fb8800
   1f0c0:	mulcc	r2, r9, sp
   1f0c4:			; <UNDEFINED> instruction: 0xf89bbf04
   1f0c8:	strbtpl	r3, [r5], #0
   1f0cc:	mulcs	r0, fp, r8
   1f0d0:	sbcslt	r3, r2, #268435456	; 0x10000000
   1f0d4:	andcs	pc, r0, fp, lsl #17
   1f0d8:	mvnle	r2, r0, lsl #20
   1f0dc:			; <UNDEFINED> instruction: 0xf04fe777
   1f0e0:			; <UNDEFINED> instruction: 0xf8cd0800
   1f0e4:			; <UNDEFINED> instruction: 0xf04f9014
   1f0e8:	strtmi	r0, [r1], r0, lsr #22
   1f0ec:			; <UNDEFINED> instruction: 0xf8cd4644
   1f0f0:	blls	87128 <__assert_fail@plt+0x838f0>
   1f0f4:	streq	pc, [r0, -fp, lsr #3]!
   1f0f8:			; <UNDEFINED> instruction: 0xf85258c2
   1f0fc:	bl	247114 <__assert_fail@plt+0x2438dc>
   1f100:	blx	a9fd24 <__assert_fail@plt+0xa9c4ec>
   1f104:	ldrbeq	pc, [r9, r3, lsl #6]	; <UNPREDICTABLE>
   1f108:	bl	294550 <__assert_fail@plt+0x290d18>
   1f10c:			; <UNDEFINED> instruction: 0xf8090307
   1f110:	cmplt	lr, r7
   1f114:	addeq	pc, r0, #-1073741823	; 0xc0000001
   1f118:	svcvc	0x00c0f5b2
   1f11c:			; <UNDEFINED> instruction: 0xf7e4d205
   1f120:	stmdavs	r3, {r3, r6, r7, r8, fp, sp, lr, pc}
   1f124:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   1f128:	andsvc	r4, sp, fp, asr #8
   1f12c:	ldrmi	r3, [fp, #1793]!	; 0x701
   1f130:			; <UNDEFINED> instruction: 0xf10bd1e5
   1f134:	strcc	r0, [r4], #-2848	; 0xfffff4e0
   1f138:	svcvc	0x0090f5bb
   1f13c:	stmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   1f140:	blls	113150 <__assert_fail@plt+0x10f918>
   1f144:	bfi	r6, r8, #16, #5
   1f148:	ldmib	sp, {r2, r3, r6, r9, sl, lr}^
   1f14c:			; <UNDEFINED> instruction: 0xf8dd3904
   1f150:	ldmdavs	r9, {r2, r3, sp, pc}
   1f154:			; <UNDEFINED> instruction: 0xf8dae714
   1f158:			; <UNDEFINED> instruction: 0xf10d2000
   1f15c:			; <UNDEFINED> instruction: 0x1c7b0b2c
   1f160:	eorsne	pc, r7, r2, lsl r8	; <UNPREDICTABLE>
   1f164:	andne	pc, r0, fp, lsl #17
   1f168:	ldrdne	pc, [r8], -sl
   1f16c:	andsle	r4, fp, #-1342177272	; 0xb0000008
   1f170:	strdcs	r2, [r1, -pc]
   1f174:	eoreq	pc, r0, r0, asr #5
   1f178:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   1f17c:	stmdaeq	sp!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1f180:			; <UNDEFINED> instruction: 0xf812e00a
   1f184:	movwcc	r2, #4147	; 0x1033
   1f188:	blcs	9d1b0 <__assert_fail@plt+0x99978>
   1f18c:	ldrdcs	pc, [r8], -sl
   1f190:	stmdble	r7, {r1, r3, r4, r7, r9, lr}
   1f194:	ldrdcs	pc, [r0], -sl
   1f198:	strbeq	lr, [r3, r2, lsl #22]
   1f19c:	andmi	r6, r7, pc, ror r8
   1f1a0:	rscle	r4, lr, pc, lsl #5
   1f1a4:	stmdaeq	fp, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1f1a8:	stmdage	r8, {r0, r3, r8, r9, sl, fp, sp, pc}
   1f1ac:	stceq	0, cr15, [r0], {79}	; 0x4f
   1f1b0:	ldrbmi	r4, [r9], -r2, asr #12
   1f1b4:	stmib	r7, {r0, r1, r3, r4, r5, r9, sl, lr}^
   1f1b8:	andls	ip, r1, r0, lsl #24
   1f1bc:	ldc2	7, cr15, [sl, #-1004]	; 0xfffffc14
   1f1c0:			; <UNDEFINED> instruction: 0xf47f4540
   1f1c4:	blls	8addc <__assert_fail@plt+0x875a4>
   1f1c8:			; <UNDEFINED> instruction: 0xf7e46818
   1f1cc:	ldrtmi	lr, [sl], -r8, asr #16
   1f1d0:	ldrbmi	r4, [r8], -r1, lsl #12
   1f1d4:	svc	0x0090f7e3
   1f1d8:			; <UNDEFINED> instruction: 0xf43f3001
   1f1dc:			; <UNDEFINED> instruction: 0xf89baef8
   1f1e0:	strbtpl	r3, [r5], #0
   1f1e4:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   1f1e8:	strtmi	lr, [r0], -sl, asr #13
   1f1ec:	addvc	pc, r0, #1325400064	; 0x4f000000
   1f1f0:			; <UNDEFINED> instruction: 0xf7e42101
   1f1f4:			; <UNDEFINED> instruction: 0xf1b8e9dc
   1f1f8:			; <UNDEFINED> instruction: 0xf47f0f02
   1f1fc:	and	sl, r5, lr, ror #29
   1f200:	vst1.8	{d20-d22}, [pc :128], r0
   1f204:	smlabbcs	r1, r0, r2, r7
   1f208:	ldmib	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f20c:	svcvc	0x00139a06
   1f210:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1f214:	usat	r7, #0, r3, lsl #14
   1f218:	ldmda	r8, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f21c:			; <UNDEFINED> instruction: 0x000002b4
   1f220:	andeq	pc, r1, r4, ror #26
   1f224:			; <UNDEFINED> instruction: 0x0001fcb2
   1f228:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f22c:	bl	30c74 <__assert_fail@plt+0x2d43c>
   1f230:			; <UNDEFINED> instruction: 0xf8dd02c2
   1f234:	ldrmi	r9, [ip], -r0, lsr #32
   1f238:			; <UNDEFINED> instruction: 0x2e077916
   1f23c:	ldcvs	0, cr13, [fp, #-296]	; 0xfffffed8
   1f240:	andsle	r2, r2, r1, lsl #22
   1f244:	strmi	r4, [sl], r7, lsl #12
   1f248:	strbmi	r4, [r9], -r0, lsr #12
   1f24c:			; <UNDEFINED> instruction: 0xf86af7fd
   1f250:	strmi	r2, [r5], -r5, lsl #28
   1f254:			; <UNDEFINED> instruction: 0xf1a6d00d
   1f258:	stmdacs	r1, {r1, r2, r9, sl}
   1f25c:			; <UNDEFINED> instruction: 0xf686fab6
   1f260:	ldrbne	lr, [r6], -pc, asr #20
   1f264:	strcs	fp, [r0], -r8, lsl #30
   1f268:	strcs	fp, [r0, #-2486]	; 0xfffff64a
   1f26c:	pop	{r3, r5, r9, sl, lr}
   1f270:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
   1f274:			; <UNDEFINED> instruction: 0xf8dad0f9
   1f278:	ldrbeq	r3, [r8], -r0
   1f27c:	stmdavs	r2!, {r2, sl, ip, lr, pc}^
   1f280:	andcs	pc, r9, r2, lsl r8	; <UNPREDICTABLE>
   1f284:	rscsle	r2, r0, sl, lsl #20
   1f288:	strble	r0, [pc, #1561]!	; 1f8a9 <__assert_fail@plt+0x1c071>
   1f28c:			; <UNDEFINED> instruction: 0xf8136863
   1f290:	blcs	2b2bc <__assert_fail@plt+0x27a84>
   1f294:	strb	sp, [r9, r9, ror #1]!
   1f298:	eorsvc	pc, r8, r7, asr r8	; <UNPREDICTABLE>
   1f29c:	ldmdbvs	r8!, {r1, r2, r3, r4, r5, r9, fp, sp, lr}^
   1f2a0:	bvs	1f0d700 <__assert_fail@plt+0x1f09ec8>
   1f2a4:	rsble	r4, r2, r3, lsl #6
   1f2a8:	stmiavs	r3!, {fp, sp}
   1f2ac:	ldmdavs	sl!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   1f2b0:	eormi	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   1f2b4:	movwcs	fp, #4036	; 0xfc4
   1f2b8:			; <UNDEFINED> instruction: 0xdc023a04
   1f2bc:	addmi	lr, r3, #51	; 0x33
   1f2c0:			; <UNDEFINED> instruction: 0xf852d031
   1f2c4:	movwcc	r1, #7940	; 0x1f04
   1f2c8:	mvnsle	r4, ip, lsl #5
   1f2cc:			; <UNDEFINED> instruction: 0x07da7c3b
   1f2d0:	strb	sp, [fp, fp, asr #9]
   1f2d4:	bl	f9448 <__assert_fail@plt+0xf5c10>
   1f2d8:			; <UNDEFINED> instruction: 0xf8130109
   1f2dc:	bcs	ff067308 <__assert_fail@plt+0xff063ad0>
   1f2e0:	blvs	8559f4 <__assert_fail@plt+0x8521bc>
   1f2e4:	streq	pc, [r1], #-265	; 0xfffffef7
   1f2e8:	ble	fefafd00 <__assert_fail@plt+0xfefac4c8>
   1f2ec:	stmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, r9, fp, sp}^
   1f2f0:	bcs	ffc15824 <__assert_fail@plt+0xffc11fec>
   1f2f4:	ldccs	8, cr13, [pc], {64}	; 0x40
   1f2f8:	bcs	ff84f160 <__assert_fail@plt+0xff84b928>
   1f2fc:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
   1f300:	bl	2935d4 <__assert_fail@plt+0x28fd9c>
   1f304:	addsmi	r0, r0, #1342177280	; 0x50000000
   1f308:			; <UNDEFINED> instruction: 0xf109dbaf
   1f30c:	strbmi	r3, [fp], #-2559	; 0xfffff601
   1f310:	and	r4, r1, fp, lsr #8
   1f314:	adcle	r4, r9, fp, lsl #5
   1f318:	svccs	0x0001f811
   1f31c:	addeq	pc, r0, #130	; 0x82
   1f320:	ldmible	r7!, {r0, r1, r2, r3, r4, r5, r9, fp, sp}^
   1f324:	bvs	1f191b0 <__assert_fail@plt+0x1f15978>
   1f328:	vstrle	d2, [pc, #-0]	; 1f330 <__assert_fail@plt+0x1baf8>
   1f32c:	and	r2, r2, r0, lsl #12
   1f330:	addsmi	r6, lr, #503808	; 0x7b000
   1f334:	ldmvs	fp!, {r0, r3, r9, fp, ip, lr, pc}^
   1f338:			; <UNDEFINED> instruction: 0xf8534620
   1f33c:	strcc	r1, [r1], -r6, lsr #32
   1f340:	cdp	7, 15, cr15, cr10, cr3, {7}
   1f344:	rscsle	r2, r3, r0, lsl #16
   1f348:	bvs	fd9250 <__assert_fail@plt+0xfd5a18>
   1f34c:	stcle	14, cr2, [lr, #-0]
   1f350:	movwcs	r6, #2170	; 0x87a
   1f354:			; <UNDEFINED> instruction: 0xf8523a04
   1f358:	addmi	r1, ip, #4, 30
   1f35c:	ldmvs	r9!, {r2, r8, r9, ip, lr, pc}
   1f360:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1f364:	ldmible	r1!, {r2, r3, r7, r9, lr}
   1f368:	adcsmi	r3, r3, #67108864	; 0x4000000
   1f36c:	ldfvcd	f5, [fp], #-972	; 0xfffffc34
   1f370:			; <UNDEFINED> instruction: 0xf57f07db
   1f374:			; <UNDEFINED> instruction: 0xe779af7a
   1f378:	stmdale	lr, {r0, r1, r2, r4, r5, r6, r7, r9, fp, sp}
   1f37c:	svclt	0x00982c8f
   1f380:	svclt	0x00182af0
   1f384:			; <UNDEFINED> instruction: 0xd1bc2504
   1f388:			; <UNDEFINED> instruction: 0xf084e76f
   1f38c:	cfldrscs	mvf0, [pc], #-512	; 1f194 <__assert_fail@plt+0x1b95c>
   1f390:	strcs	fp, [r2, #-3992]	; 0xfffff068
   1f394:	svcge	0x006af67f
   1f398:	bcs	fff1913c <__assert_fail@plt+0xfff15904>
   1f39c:	bcs	ffe553bc <__assert_fail@plt+0xffe51b84>
   1f3a0:	stfcsd	f5, [r7], {2}
   1f3a4:	svcge	0x0061f67f
   1f3a8:	str	r2, [sl, r5, lsl #10]!
   1f3ac:			; <UNDEFINED> instruction: 0xf63f2afd
   1f3b0:	bcs	fff4b128 <__assert_fail@plt+0xfff478f0>
   1f3b4:	stfcsd	f5, [r3], {2}
   1f3b8:	svcge	0x0057f67f
   1f3bc:	str	r2, [r0, r6, lsl #10]!
   1f3c0:	svcmi	0x00f0e92d
   1f3c4:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   1f3c8:	strmi	r8, [sp], -r6, lsl #22
   1f3cc:	stclvs	6, cr4, [r0, #-112]	; 0xffffff90
   1f3d0:	stmdavs	sp!, {r1, r2, r4, r9, sl, lr}^
   1f3d4:	addslt	r2, r5, r0, lsl #14
   1f3d8:	beq	45ac00 <__assert_fail@plt+0x4573c8>
   1f3dc:	tstls	r7, r0, lsl #16
   1f3e0:			; <UNDEFINED> instruction: 0xf8d89b25
   1f3e4:	ldmdane	sl, {r3, r4, r5, r6, ip}^
   1f3e8:	blmi	fffb1be4 <__assert_fail@plt+0xfffae3ac>
   1f3ec:	ldrbtmi	r4, [r9], #-682	; 0xfffffd56
   1f3f0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1f3f4:			; <UNDEFINED> instruction: 0xf04f9313
   1f3f8:			; <UNDEFINED> instruction: 0xf8500300
   1f3fc:	smladxls	fp, r6, r0, r3
   1f400:	bcc	fe45ac2c <__assert_fail@plt+0xfe4573f4>
   1f404:			; <UNDEFINED> instruction: 0x81aff280
   1f408:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f40c:	andls	r9, r9, #7168	; 0x1c00
   1f410:			; <UNDEFINED> instruction: 0xf8d8681f
   1f414:			; <UNDEFINED> instruction: 0xf8d32028
   1f418:	andls	r9, r8, #8
   1f41c:	rsbls	pc, r4, r8, asr #17
   1f420:	ldrsbcs	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f424:			; <UNDEFINED> instruction: 0xf0002f00
   1f428:	mrcne	1, 3, r8, cr9, cr11, {3}
   1f42c:			; <UNDEFINED> instruction: 0xf8c84640
   1f430:			; <UNDEFINED> instruction: 0xf7fe7028
   1f434:	adcmi	pc, r7, #10944512	; 0xa70000
   1f438:			; <UNDEFINED> instruction: 0xf0004605
   1f43c:			; <UNDEFINED> instruction: 0xf8598178
   1f440:			; <UNDEFINED> instruction: 0xf1bbb027
   1f444:			; <UNDEFINED> instruction: 0xf0000f00
   1f448:			; <UNDEFINED> instruction: 0xf89b81af
   1f44c:			; <UNDEFINED> instruction: 0xf10d3034
   1f450:			; <UNDEFINED> instruction: 0xf0130a34
   1f454:			; <UNDEFINED> instruction: 0xf0400340
   1f458:	movwls	r8, #53520	; 0xd110
   1f45c:	movwcc	lr, #6602	; 0x19ca
   1f460:	addsmi	r9, pc, #37888	; 0x9400
   1f464:	sbcshi	pc, pc, r0, lsl #5
   1f468:	movwls	r2, #17152	; 0x4300
   1f46c:			; <UNDEFINED> instruction: 0x1c7cab0c
   1f470:			; <UNDEFINED> instruction: 0x46d1465e
   1f474:	bcc	45aca4 <__assert_fail@plt+0x45746c>
   1f478:	ldrsbtcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f47c:	bcc	1b894 <__assert_fail@plt+0x1805c>
   1f480:	addsmi	r9, sl, #4, 20	; 0x4000
   1f484:	orrhi	pc, lr, r0, lsl #6
   1f488:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f48c:	andls	r0, r5, #162	; 0xa2
   1f490:	andls	r2, lr, #0, 4
   1f494:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1f498:			; <UNDEFINED> instruction: 0xf0002900
   1f49c:	tstcc	r4, sp, lsl r1
   1f4a0:			; <UNDEFINED> instruction: 0xf7fd4648
   1f4a4:	mulls	fp, fp, r8
   1f4a8:			; <UNDEFINED> instruction: 0xf0402800
   1f4ac:	mcrcs	1, 0, r8, cr0, cr15, {0}
   1f4b0:	addhi	pc, r2, r0
   1f4b4:	andcs	r6, r0, r3, ror r9
   1f4b8:	tstcs	r0, r0, lsl sl
   1f4bc:	tstls	r0, r3, lsl #5
   1f4c0:	ldrsbvc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f4c4:	stmib	r2, {r2, r3, r8, ip, pc}^
   1f4c8:	vhadd.u8	d16, d0, d1
   1f4cc:			; <UNDEFINED> instruction: 0xf1078184
   1f4d0:	ldrtmi	r0, [r1], -r0, lsl #7
   1f4d4:	bls	fe45acfc <__assert_fail@plt+0xfe4574c4>
   1f4d8:	strls	r4, [r6], #-1622	; 0xfffff9aa
   1f4dc:	bcc	45ad08 <__assert_fail@plt+0x4574d0>
   1f4e0:	ldrmi	r4, [r4], -r1, lsl #13
   1f4e4:	ands	r4, r7, sl, lsl #13
   1f4e8:			; <UNDEFINED> instruction: 0x46404632
   1f4ec:			; <UNDEFINED> instruction: 0xf894f7fe
   1f4f0:	adceq	fp, fp, r8, asr r1
   1f4f4:	ldmvs	fp!, {r0, r1, r8, r9, ip, pc}^
   1f4f8:	vnmls.f32	s18, s16, s6
   1f4fc:	ldmpl	r9, {r4, r7, r9, fp}
   1f500:			; <UNDEFINED> instruction: 0xf88ef7fc
   1f504:			; <UNDEFINED> instruction: 0xf0002800
   1f508:			; <UNDEFINED> instruction: 0xf8da80ec
   1f50c:			; <UNDEFINED> instruction: 0xf1093014
   1f510:	ldrmi	r0, [r9, #2305]	; 0x901
   1f514:	rschi	pc, pc, r0, lsl #5
   1f518:			; <UNDEFINED> instruction: 0x3018f8da
   1f51c:			; <UNDEFINED> instruction: 0xf8536838
   1f520:	b	13f35cc <__assert_fail@plt+0x13efd94>
   1f524:	bl	22440 <__assert_fail@plt+0x1ec08>
   1f528:	stmibvc	fp, {r0, r1, r3, r8}
   1f52c:	ldrble	r0, [fp, #1755]	; 0x6db
   1f530:	bne	45ad9c <__assert_fail@plt+0x457564>
   1f534:	strtmi	r4, [sl], -r3, asr #12
   1f538:			; <UNDEFINED> instruction: 0xf7ff9600
   1f53c:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1f540:	sbchi	pc, r4, r0, asr #6
   1f544:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f548:	bleq	1da150 <__assert_fail@plt+0x1d6918>
   1f54c:	ldmvs	fp!, {r0, r3, r5, r7}^
   1f550:			; <UNDEFINED> instruction: 0xf8529103
   1f554:			; <UNDEFINED> instruction: 0xf853102b
   1f558:	movwcs	r5, #37	; 0x25
   1f55c:			; <UNDEFINED> instruction: 0xb1299311
   1f560:	strtmi	r3, [r0], -r4, lsl #2
   1f564:			; <UNDEFINED> instruction: 0xf83af7fd
   1f568:	stmiblt	r8, {r2, r3, ip, pc}^
   1f56c:	strtmi	r4, [r0], -r9, lsr #12
   1f570:			; <UNDEFINED> instruction: 0xf856f7fc
   1f574:			; <UNDEFINED> instruction: 0xf0002800
   1f578:	mrc	0, 0, r8, cr10, cr4, {5}
   1f57c:			; <UNDEFINED> instruction: 0x46220a10
   1f580:			; <UNDEFINED> instruction: 0xf8d84639
   1f584:			; <UNDEFINED> instruction: 0xf7fd5064
   1f588:			; <UNDEFINED> instruction: 0xf8d8fdaf
   1f58c:			; <UNDEFINED> instruction: 0xf8453064
   1f590:			; <UNDEFINED> instruction: 0xf853002b
   1f594:	blcs	2b648 <__assert_fail@plt+0x27e10>
   1f598:	blls	353c54 <__assert_fail@plt+0x35041c>
   1f59c:	adcle	r2, sl, r0, lsl #22
   1f5a0:	ssatmi	r9, #19, r2, lsl #16
   1f5a4:			; <UNDEFINED> instruction: 0xf7e39c06
   1f5a8:	blls	35ae00 <__assert_fail@plt+0x3575c8>
   1f5ac:	bls	fe45ae14 <__assert_fail@plt+0xfe4575dc>
   1f5b0:	blcs	441e4 <__assert_fail@plt+0x409ac>
   1f5b4:	addshi	pc, sl, r0, asr #32
   1f5b8:	strtmi	r9, [r5], -lr, lsl #22
   1f5bc:	mrc	1, 0, fp, cr9, cr11, {5}
   1f5c0:			; <UNDEFINED> instruction: 0x46492a90
   1f5c4:	beq	45ae2c <__assert_fail@plt+0x4575f4>
   1f5c8:			; <UNDEFINED> instruction: 0xf7fd9b26
   1f5cc:	andls	pc, fp, sp, asr r9	; <UNPREDICTABLE>
   1f5d0:			; <UNDEFINED> instruction: 0xf0402800
   1f5d4:	blls	9bf808 <__assert_fail@plt+0x9bbfd0>
   1f5d8:	strbmi	r4, [r9], -r2, lsr #12
   1f5dc:	movwls	r4, #1600	; 0x640
   1f5e0:	bcc	fe45ae4c <__assert_fail@plt+0xfe457614>
   1f5e4:	mrc2	7, 3, pc, cr10, cr13, {7}
   1f5e8:	stmdacs	r0, {r0, r1, r3, ip, pc}
   1f5ec:			; <UNDEFINED> instruction: 0xf8d8d17e
   1f5f0:			; <UNDEFINED> instruction: 0x46512058
   1f5f4:			; <UNDEFINED> instruction: 0xf7fd4640
   1f5f8:	cdp	15, 1, cr15, cr8, cr5, {6}
   1f5fc:			; <UNDEFINED> instruction: 0x464a1a10
   1f600:	stmdage	fp, {r0, r1, r9, sl, lr}
   1f604:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
   1f608:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1f60c:	andcs	sp, r0, #125	; 0x7d
   1f610:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f614:	bls	183e2c <__assert_fail@plt+0x1805f4>
   1f618:	blls	973880 <__assert_fail@plt+0x970048>
   1f61c:	addsmi	r3, sp, #16777216	; 0x1000000
   1f620:	svcge	0x002af6ff
   1f624:	stmdals	pc, {r0, r1, r2, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   1f628:	ldcl	7, cr15, [r2, #908]	; 0x38c
   1f62c:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1f630:			; <UNDEFINED> instruction: 0xf8539a25
   1f634:	blcs	2b6c4 <__assert_fail@plt+0x27e8c>
   1f638:	sbchi	pc, r3, r0
   1f63c:			; <UNDEFINED> instruction: 0xf1039a07
   1f640:	stmdals	r9, {r2, r3, r8}
   1f644:	bls	2376a8 <__assert_fail@plt+0x233e70>
   1f648:	rsbeq	pc, r4, r8, asr #17
   1f64c:	eorcs	pc, r8, r8, asr #17
   1f650:	ldmvs	r8, {r2, r5, r9, fp, ip, pc}
   1f654:	mrc2	7, 3, pc, cr12, cr12, {7}
   1f658:			; <UNDEFINED> instruction: 0xf080fab0
   1f65c:	bmi	18a1b64 <__assert_fail@plt+0x189e32c>
   1f660:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
   1f664:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f668:	subsmi	r9, sl, r3, lsl fp
   1f66c:	adcshi	pc, r5, r0, asr #32
   1f670:	ldc	0, cr11, [sp], #84	; 0x54
   1f674:	pop	{r1, r2, r8, r9, fp, pc}
   1f678:			; <UNDEFINED> instruction: 0xf10b8ff0
   1f67c:	ldrbmi	r0, [r0], -r4, lsl #2
   1f680:	blx	fe8dd67e <__assert_fail@plt+0xfe8d9e46>
   1f684:	stmdacs	r0, {r0, r1, r3, ip, pc}
   1f688:			; <UNDEFINED> instruction: 0xf89bd1e9
   1f68c:			; <UNDEFINED> instruction: 0x065a3034
   1f690:	mcrge	5, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   1f694:	cmplt	r3, lr, lsl #22
   1f698:	ldrtmi	r9, [sl], -r6, lsr #22
   1f69c:			; <UNDEFINED> instruction: 0x46404651
   1f6a0:	cdp	3, 1, cr9, cr9, cr0, {0}
   1f6a4:			; <UNDEFINED> instruction: 0xf7fd3a90
   1f6a8:	andls	pc, fp, r9, lsl lr	; <UNPREDICTABLE>
   1f6ac:			; <UNDEFINED> instruction: 0xee18b9f0
   1f6b0:	stmdage	fp, {r4, r9, fp, ip}
   1f6b4:	ldrbmi	r4, [r2], -fp, lsr #12
   1f6b8:	ldc2	7, cr15, [ip], {253}	; 0xfd
   1f6bc:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1f6c0:			; <UNDEFINED> instruction: 0xf8d8d079
   1f6c4:			; <UNDEFINED> instruction: 0xf8433064
   1f6c8:	strb	fp, [r9], r7, lsr #32
   1f6cc:			; <UNDEFINED> instruction: 0xf47f2800
   1f6d0:	ldmdavs	r9!, {r4, r8, r9, sl, fp, sp, pc}
   1f6d4:	smlsd	r7, r9, r4, r4
   1f6d8:			; <UNDEFINED> instruction: 0xf47f2e00
   1f6dc:	strtmi	sl, [r5], -fp, ror #29
   1f6e0:	ldmdals	r2, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   1f6e4:	ldcl	7, cr15, [r4, #-908]!	; 0xfffffc74
   1f6e8:	movwls	r2, #45836	; 0xb30c
   1f6ec:			; <UNDEFINED> instruction: 0xf7e3980f
   1f6f0:	stmdals	fp, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
   1f6f4:	mrc	7, 0, lr, cr8, cr3, {5}
   1f6f8:	ssatmi	r9, #19, r0, lsl #21
   1f6fc:	ldmdals	r2, {r1, r2, sl, fp, ip, pc}
   1f700:	stcl	7, cr15, [r6, #-908]!	; 0xfffffc74
   1f704:	movwls	r2, #45824	; 0xb300
   1f708:	blls	319468 <__assert_fail@plt+0x315c30>
   1f70c:	mvnle	r2, r0, lsl #22
   1f710:			; <UNDEFINED> instruction: 0xf8d89a04
   1f714:	andcc	r3, r1, #100	; 0x64
   1f718:	bls	183f30 <__assert_fail@plt+0x1806f8>
   1f71c:			; <UNDEFINED> instruction: 0xe77c5098
   1f720:	strbmi	r1, [r0], -r1, ror #28
   1f724:	eormi	pc, r8, r8, asr #17
   1f728:			; <UNDEFINED> instruction: 0xff2cf7fd
   1f72c:	andcs	r4, r4, r5, lsl #12
   1f730:	stmib	sp, {r0, r8, r9, sp}^
   1f734:			; <UNDEFINED> instruction: 0xf7e3330d
   1f738:			; <UNDEFINED> instruction: 0x4601ee98
   1f73c:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   1f740:			; <UNDEFINED> instruction: 0xf10dd03d
   1f744:	andvs	r0, lr, r4, lsr sl
   1f748:	bcs	fe45afb4 <__assert_fail@plt+0xfe45777c>
   1f74c:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
   1f750:			; <UNDEFINED> instruction: 0x46510a10
   1f754:	strtmi	r9, [r7], -r6, lsr #22
   1f758:			; <UNDEFINED> instruction: 0xf7fd960b
   1f75c:	mulls	fp, r5, r8
   1f760:	addsle	r2, r7, r0, lsl #16
   1f764:			; <UNDEFINED> instruction: 0xf102e7c2
   1f768:			; <UNDEFINED> instruction: 0xf06f0901
   1f76c:	blne	16f0374 <__assert_fail@plt+0x16ecb3c>
   1f770:	blle	930ca4 <__assert_fail@plt+0x92d46c>
   1f774:	beq	29a390 <__assert_fail@plt+0x296b58>
   1f778:	svcmi	0x0080f1ba
   1f77c:	bls	214000 <__assert_fail@plt+0x2107c8>
   1f780:	orreq	lr, sl, pc, asr #20
   1f784:			; <UNDEFINED> instruction: 0xf7e36890
   1f788:	strhlt	lr, [r0, #212]	; 0xd4
   1f78c:	b	14063b0 <__assert_fail@plt+0x1402b78>
   1f790:	ldrtmi	r0, [r9], -r9, lsl #5
   1f794:	bl	379fc <__assert_fail@plt+0x341c4>
   1f798:			; <UNDEFINED> instruction: 0xf8c30085
   1f79c:			; <UNDEFINED> instruction: 0xf7e3a004
   1f7a0:	ldrt	lr, [r1], -r6, lsl #30
   1f7a4:			; <UNDEFINED> instruction: 0xe73e4657
   1f7a8:	beq	d5bbe4 <__assert_fail@plt+0xd583ac>
   1f7ac:	eorslt	pc, r4, sp, asr #17
   1f7b0:	bllt	99ee0 <__assert_fail@plt+0x966a8>
   1f7b4:	blls	31910c <__assert_fail@plt+0x3158d4>
   1f7b8:	addle	r2, r2, r0, lsl #22
   1f7bc:	mulcs	ip, r6, r7
   1f7c0:	blls	2194fc <__assert_fail@plt+0x215cc4>
   1f7c4:	andsvs	r2, pc, r1
   1f7c8:			; <UNDEFINED> instruction: 0xf8c89b09
   1f7cc:	blls	22b964 <__assert_fail@plt+0x22812c>
   1f7d0:	eorcc	pc, r8, r8, asr #17
   1f7d4:	andcs	lr, r0, r3, asr #14
   1f7d8:			; <UNDEFINED> instruction: 0xf7e3e792
   1f7dc:	svclt	0x0000ed78
   1f7e0:	andeq	pc, r1, r2, lsr #17
   1f7e4:			; <UNDEFINED> instruction: 0x000002b4
   1f7e8:	andeq	pc, r1, lr, lsr #12
   1f7ec:	svcmi	0x00f0e92d
   1f7f0:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   1f7f4:	strmi	r8, [sp], -r4, lsl #22
   1f7f8:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1f7fc:	svcge	0x0002b093
   1f800:	teqvs	sl, r0, lsl #16
   1f804:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1f808:			; <UNDEFINED> instruction: 0x4078f897
   1f80c:	cmnvs	r8, sl, ror r4
   1f810:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f814:			; <UNDEFINED> instruction: 0xf04f63fb
   1f818:	movwcs	r0, #768	; 0x300
   1f81c:			; <UNDEFINED> instruction: 0x63bb633b
   1f820:	cmnvs	fp, #134217728	; 0x8000000
   1f824:			; <UNDEFINED> instruction: 0xf0002c00
   1f828:	eorscs	r8, r0, r3, lsr r2
   1f82c:	cdp	7, 1, cr15, cr12, cr3, {7}
   1f830:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sp, lr}
   1f834:	mvnshi	pc, r0
   1f838:	teqeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   1f83c:	ldmdbvs	fp!, {r0, r1, r3, r4, r5, r7, r8, sp, lr}
   1f840:	eoreq	pc, r4, #-1073741823	; 0xc0000001
   1f844:			; <UNDEFINED> instruction: 0xee086979
   1f848:	sbcseq	r2, r8, r0, lsl sl
   1f84c:			; <UNDEFINED> instruction: 0xf5b02300
   1f850:	subsvs	r6, r3, ip, ror pc
   1f854:	cdp	12, 0, cr6, cr8, cr12, {4}
   1f858:	rsbsvs	r0, fp, #144, 20	; 0x90000
   1f85c:			; <UNDEFINED> instruction: 0xf08062fb
   1f860:	bl	feb800a4 <__assert_fail@plt+0xfeb7c86c>
   1f864:	adcsvs	r0, fp, r0, lsl #26
   1f868:	vmla.f64	d10, d9, d2
   1f86c:	vmov	r3, s16
   1f870:			; <UNDEFINED> instruction: 0x46312a90
   1f874:	beq	45b0e0 <__assert_fail@plt+0x4578a8>
   1f878:	ldcl	7, cr15, [r8], {227}	; 0xe3
   1f87c:			; <UNDEFINED> instruction: 0xf8524632
   1f880:	rscsvs	r3, sl, r4, lsl #22
   1f884:	movwvs	lr, #31175	; 0x79c7
   1f888:	stmdbcs	r9, {r1, r2, r3, r4, r5, sp, lr, pc}
   1f88c:	sbchi	pc, r5, r0
   1f890:			; <UNDEFINED> instruction: 0xd1034293
   1f894:	adcmi	r6, r3, #688	; 0x2b0
   1f898:	msrhi	SPSR_xc, r0
   1f89c:	ldrsbhi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   1f8a0:	ldrdeq	pc, [r0], -r8
   1f8a4:	tsteq	r9, r0, lsl #22
   1f8a8:	ldreq	r7, [lr, -fp, lsl #18]
   1f8ac:	stmibvc	sl, {r0, r1, r3, r6, sl, ip, lr, pc}
   1f8b0:			; <UNDEFINED> instruction: 0xf10006d2
   1f8b4:	blcs	13fbfc <__assert_fail@plt+0x13c3c4>
   1f8b8:	sbcshi	pc, lr, r0
   1f8bc:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   1f8c0:			; <UNDEFINED> instruction: 0x4628465a
   1f8c4:	mcr2	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   1f8c8:	rsbsle	r2, r4, r0, lsl #16
   1f8cc:	ldrdcc	pc, [ip], -r8
   1f8d0:	andeq	pc, r1, #-1073741822	; 0xc0000002
   1f8d4:	eormi	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   1f8d8:	eorsvs	r6, sl, #3063808	; 0x2ec000
   1f8dc:	stfvsp	f3, [fp, #492]!	; 0x1ec
   1f8e0:	sfmle	f4, 2, [ip], #-616	; 0xfffffd98
   1f8e4:			; <UNDEFINED> instruction: 0xf8536e6b
   1f8e8:	blcs	2b978 <__assert_fail@plt+0x28140>
   1f8ec:	ldmvs	r8, {r0, r1, r2, r5, r6, ip, lr, pc}
   1f8f0:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   1f8f4:			; <UNDEFINED> instruction: 0xf7fc4622
   1f8f8:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   1f8fc:	movwcs	sp, #95	; 0x5f
   1f900:	sfmcs	f6, 4, [r0], {187}	; 0xbb
   1f904:	bvs	f1665c <__assert_fail@plt+0xf12e24>
   1f908:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
   1f90c:	blle	1a3037c <__assert_fail@plt+0x1a2cb44>
   1f910:	b	13f9efc <__assert_fail@plt+0x13f66c4>
   1f914:	strtmi	r0, [r2], r4, asr #19
   1f918:	bl	39940 <__assert_fail@plt+0x36108>
   1f91c:			; <UNDEFINED> instruction: 0xf89c0c09
   1f920:	stmdbcs	r8, {r2, ip}
   1f924:			; <UNDEFINED> instruction: 0xf850d1b1
   1f928:	ldmdbvs	r8!, {r2, r4, r5, ip}
   1f92c:	addmi	r3, r8, #1073741824	; 0x40000000
   1f930:	ldmibvs	r8!, {r1, r2, r3, r5, r7, r8, sl, fp, ip, lr, pc}^
   1f934:	sbceq	lr, r1, #0, 22
   1f938:	eorscc	pc, r1, r0, asr #16
   1f93c:	mvnscc	pc, pc, asr #32
   1f940:	stmdavs	r2, {r0, r4, r6, sp, lr}^
   1f944:			; <UNDEFINED> instruction: 0xf8d8e7a4
   1f948:			; <UNDEFINED> instruction: 0xf04f0014
   1f94c:	bvs	ea2984 <__assert_fail@plt+0xe9f14c>
   1f950:	cdpvs	6, 6, cr4, cr11, cr1, {1}
   1f954:	streq	pc, [r4], #-2828	; 0xfffff4f4
   1f958:	beq	45b1c0 <__assert_fail@plt+0x457988>
   1f95c:	eorhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1f960:	mrc2	7, 2, pc, cr14, cr11, {7}
   1f964:			; <UNDEFINED> instruction: 0xf0002800
   1f968:	stmdavs	r3!, {r1, r2, r3, r6, r8, pc}^
   1f96c:	vstmdble	r2!, {d2-d1}
   1f970:			; <UNDEFINED> instruction: 0xf10868a2
   1f974:	ldmibvs	lr!, {r2, r3, r8}^
   1f978:	ldrbtcc	pc, [pc], #79	; 1f980 <__assert_fail@plt+0x1c148>	; <UNPREDICTABLE>
   1f97c:	beq	15c00c <__assert_fail@plt+0x1587d4>
   1f980:	ldrdlt	pc, [r8], -r8
   1f984:			; <UNDEFINED> instruction: 0xf04f4699
   1f988:			; <UNDEFINED> instruction: 0xf85a0800
   1f98c:	ldrbmi	r2, [r8], -r4, lsl #30
   1f990:			; <UNDEFINED> instruction: 0xf7fc61f9
   1f994:	ldmibvs	r9!, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   1f998:	stfnep	f3, [r0], #-96	; 0xffffffa0
   1f99c:	addshi	pc, r8, r0, asr #32
   1f9a0:			; <UNDEFINED> instruction: 0xf1084614
   1f9a4:	strbmi	r0, [r8, #2049]	; 0x801
   1f9a8:	stfcsd	f5, [r0], {239}	; 0xef
   1f9ac:	ble	feab81ac <__assert_fail@plt+0xfeab4974>
   1f9b0:			; <UNDEFINED> instruction: 0xf0003402
   1f9b4:	ldmibvs	fp!, {r3, r5, r8, pc}
   1f9b8:			; <UNDEFINED> instruction: 0xf0002b00
   1f9bc:	ldmibvs	sl!, {r0, r2, r3, r4, r5, r6, r8, pc}^
   1f9c0:	ldmdbvs	fp!, {r3, r4, r5, r7, r8, fp, sp, lr}
   1f9c4:			; <UNDEFINED> instruction: 0xf1079200
   1f9c8:	strmi	r0, [r1], -r0, lsr #4
   1f9cc:	bhi	9b008 <__assert_fail@plt+0x977d0>
   1f9d0:			; <UNDEFINED> instruction: 0xf7fe3108
   1f9d4:	ldmibvs	sl!, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
   1f9d8:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
   1f9dc:			; <UNDEFINED> instruction: 0x4604429a
   1f9e0:	bvs	ffe56440 <__assert_fail@plt+0xffe52c08>
   1f9e4:	bl	ffd5d978 <__assert_fail@plt+0xffd5a140>
   1f9e8:	blcs	39cdc <__assert_fail@plt+0x364a4>
   1f9ec:	msrhi	CPSR_fsxc, r0, asr #32
   1f9f0:			; <UNDEFINED> instruction: 0xb11369bb
   1f9f4:			; <UNDEFINED> instruction: 0xf7fe4618
   1f9f8:	andcs	pc, r0, fp, lsl lr	; <UNPREDICTABLE>
   1f9fc:	blmi	fef324fc <__assert_fail@plt+0xfef2ecc4>
   1fa00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fa04:	blvs	ffef9a74 <__assert_fail@plt+0xffef623c>
   1fa08:			; <UNDEFINED> instruction: 0xf040405a
   1fa0c:	strbcc	r8, [r4, -lr, ror #2]
   1fa10:	ldc	6, cr4, [sp], #756	; 0x2f4
   1fa14:	pop	{r2, r8, r9, fp, pc}
   1fa18:			; <UNDEFINED> instruction: 0xf8dc8ff0
   1fa1c:	ldmdbvs	r8!, {ip}
   1fa20:	addmi	r3, r8, #1073741824	; 0x40000000
   1fa24:	svcge	0x0034f77f
   1fa28:			; <UNDEFINED> instruction: 0xf85069f8
   1fa2c:	bl	27af8 <__assert_fail@plt+0x242c0>
   1fa30:	addsmi	r0, r3, #193	; 0xc1
   1fa34:	rscshi	pc, r2, r0, lsl #6
   1fa38:	mulcs	r6, ip, r8
   1fa3c:	strle	r0, [r6, #-1810]	; 0xfffff8ee
   1fa40:	bvs	45b2ac <__assert_fail@plt+0x457a74>
   1fa44:	eorscs	pc, r1, r6, asr r8	; <UNPREDICTABLE>
   1fa48:			; <UNDEFINED> instruction: 0xf0403201
   1fa4c:	ldmibvs	sl!, {r2, r4, r5, r6, r7, pc}^
   1fa50:	ldmdavs	r2, {r0, r1, r6, sp, lr}^
   1fa54:	bvs	fd96cc <__assert_fail@plt+0xfd5e94>
   1fa58:			; <UNDEFINED> instruction: 0xf1084622
   1fa5c:	strtmi	r0, [fp], -r0, lsl #3
   1fa60:			; <UNDEFINED> instruction: 0xf7ff9600
   1fa64:	strmi	pc, [r2], -r1, ror #23
   1fa68:	cmnle	r7, r0, lsl #16
   1fa6c:	ldrdne	pc, [r0], -r8
   1fa70:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   1fa74:	str	r4, [r3, -r9, asr #8]!
   1fa78:	ldmibvs	r9!, {r0, r1, r3, fp, sp, lr}^
   1fa7c:	bl	6c688 <__assert_fail@plt+0x68e50>
   1fa80:			; <UNDEFINED> instruction: 0xf85102c3
   1fa84:	ldmibvs	r9!, {r0, r1, r4, r5}
   1fa88:	bne	6b9bdc <__assert_fail@plt+0x6b63a4>
   1fa8c:	rsble	r2, r3, r0, lsl #18
   1fa90:	svccc	0x00fff1b3
   1fa94:			; <UNDEFINED> instruction: 0xf1b0bf18
   1fa98:			; <UNDEFINED> instruction: 0xd0903fff
   1fa9c:			; <UNDEFINED> instruction: 0xf0002a00
   1faa0:			; <UNDEFINED> instruction: 0xf8d78091
   1faa4:	stmibvs	fp!, {r5, ip, pc}^
   1faa8:	bl	fe8f9c54 <__assert_fail@plt+0xfe8f641c>
   1faac:	addsmi	r0, sl, #603979776	; 0x24000000
   1fab0:	strmi	sp, [r8], #-3205	; 0xfffff37b
   1fab4:	rsbsvs	r4, sl, r9, asr #8
   1fab8:	bl	ffa5da4c <__assert_fail@plt+0xffa5a214>
   1fabc:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr}
   1fac0:	svcge	0x007df47f
   1fac4:	ldrdcc	pc, [ip], -r8
   1fac8:			; <UNDEFINED> instruction: 0xf853444a
   1facc:	str	r4, [r3, -r4, lsr #32]
   1fad0:	bvs	fee3151c <__assert_fail@plt+0xfee2dce4>
   1fad4:	msreq	CPSR_fs, r7, lsl #2
   1fad8:	mvnsvs	r4, r2, lsr #12
   1fadc:	ldc2	7, cr15, [r8], #-1008	; 0xfffffc10
   1fae0:			; <UNDEFINED> instruction: 0xf0402800
   1fae4:	ldmibvs	r9!, {r1, r2, r3, r7, pc}
   1fae8:			; <UNDEFINED> instruction: 0xf43f2900
   1faec:	ldmib	r1, {r1, r3, r8, r9, sl, fp, sp, pc}^
   1faf0:			; <UNDEFINED> instruction: 0xf8d78200
   1faf4:			; <UNDEFINED> instruction: 0xf108a020
   1faf8:	andvs	r0, fp, r1, lsl #6
   1fafc:			; <UNDEFINED> instruction: 0xf0004293
   1fb00:	stmvs	sl, {r0, r1, r2, r3, r5, r7, pc}
   1fb04:	mrc	3, 0, r2, cr8, cr8, {0}
   1fb08:	blx	e2552 <__assert_fail@plt+0xded1a>
   1fb0c:	bl	dc734 <__assert_fail@plt+0xd8efc>
   1fb10:			; <UNDEFINED> instruction: 0xf8420803
   1fb14:			; <UNDEFINED> instruction: 0xf8c8a003
   1fb18:			; <UNDEFINED> instruction: 0xf7e39004
   1fb1c:			; <UNDEFINED> instruction: 0xf8c8eca6
   1fb20:	cmnlt	r8, r8
   1fb24:			; <UNDEFINED> instruction: 0xee1869f9
   1fb28:			; <UNDEFINED> instruction: 0xf7e32a90
   1fb2c:	vnmls.f64	d14, d24, d0
   1fb30:			; <UNDEFINED> instruction: 0xf1081a10
   1fb34:			; <UNDEFINED> instruction: 0xf7fd000c
   1fb38:	stmdacs	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
   1fb3c:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   1fb40:			; <UNDEFINED> instruction: 0xf7e36af8
   1fb44:	ldmvs	fp!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
   1fb48:			; <UNDEFINED> instruction: 0xf0402b00
   1fb4c:	ldmibvs	r8!, {r0, r1, r5, r7, pc}
   1fb50:	stc2l	7, cr15, [lr, #-1016]!	; 0xfffffc08
   1fb54:	ldrb	r2, [r1, -ip]
   1fb58:	eorsle	r2, r3, r0, lsl #20
   1fb5c:	ldrdls	pc, [r0], -r7	; <UNPREDICTABLE>
   1fb60:	ldmibvs	fp!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1fb64:			; <UNDEFINED> instruction: 0xf0002b00
   1fb68:	ldmdbvs	r9!, {r1, r3, r4, r7, pc}
   1fb6c:	ldmibvs	lr!, {r0, r3, r5, r6, r8, ip, sp, pc}^
   1fb70:	ldmvs	r8!, {r8, r9, sp}^
   1fb74:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   1fb78:	blle	ea380 <__assert_fail@plt+0xe6b48>
   1fb7c:	eorscs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1fb80:	andle	r3, lr, r1, lsl #4
   1fb84:	addsmi	r3, r9, #67108864	; 0x4000000
   1fb88:	bvs	ffe54360 <__assert_fail@plt+0xffe50b28>
   1fb8c:	bl	85db20 <__assert_fail@plt+0x85a2e8>
   1fb90:	blcs	39e84 <__assert_fail@plt+0x3664c>
   1fb94:	addshi	pc, lr, r0, asr #32
   1fb98:			; <UNDEFINED> instruction: 0xf7fe69b8
   1fb9c:	andcs	pc, r0, r9, asr #26
   1fba0:	ldmibvs	r8!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   1fba4:	eoreq	pc, r0, #-1073741823	; 0xc0000001
   1fba8:	bhi	9b1e4 <__assert_fail@plt+0x979ac>
   1fbac:			; <UNDEFINED> instruction: 0x4601693b
   1fbb0:	tstcc	r8, r0, lsl #12
   1fbb4:			; <UNDEFINED> instruction: 0xf7fe61fe
   1fbb8:	b	141f11c <__assert_fail@plt+0x141b8e4>
   1fbbc:	strmi	r0, [r4], -r0, asr #19
   1fbc0:	strbt	r4, [fp], -r2, lsl #13
   1fbc4:	beq	45b42c <__assert_fail@plt+0x457bf4>
   1fbc8:			; <UNDEFINED> instruction: 0xf7fb4621
   1fbcc:	bicslt	pc, r0, r9, lsr #26
   1fbd0:			; <UNDEFINED> instruction: 0x1014f8d8
   1fbd4:	cdpvs	3, 6, cr2, cr10, cr12, {0}
   1fbd8:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   1fbdc:	strne	pc, [r4], #-2819	; 0xfffff4fd
   1fbe0:	eorcc	pc, fp, r2, asr r8	; <UNPREDICTABLE>
   1fbe4:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   1fbe8:	stmiavs	r3!, {r3, r4, r7, fp, sp, lr}
   1fbec:			; <UNDEFINED> instruction: 0x4622681c
   1fbf0:	blx	febddbea <__assert_fail@plt+0xfebda3b2>
   1fbf4:			; <UNDEFINED> instruction: 0xf47f2800
   1fbf8:			; <UNDEFINED> instruction: 0xf8d8ae84
   1fbfc:	strbmi	r1, [r9], #-0
   1fc00:			; <UNDEFINED> instruction: 0x464ce65e
   1fc04:	bvs	ffe59600 <__assert_fail@plt+0xffe55dc8>
   1fc08:	b	ff8ddb9c <__assert_fail@plt+0xff8da364>
   1fc0c:	blcs	39f00 <__assert_fail@plt+0x366c8>
   1fc10:	ldmibvs	fp!, {r6, r8, ip, lr, pc}
   1fc14:	orrsle	r2, sl, r0, lsl #22
   1fc18:	strbt	r2, [pc], ip
   1fc1c:	strdvs	r6, [r3], #-158	; 0xffffff62
   1fc20:	bcs	fe45b488 <__assert_fail@plt+0xfe457c50>
   1fc24:	beq	45b490 <__assert_fail@plt+0x457c58>
   1fc28:	rsbsvs	r4, fp, r1, lsr r6
   1fc2c:	b	fffddbc0 <__assert_fail@plt+0xfffda388>
   1fc30:	ldmdavs	fp!, {r1, r4, r5, r6, fp, sp, lr}^
   1fc34:	ldmibvs	lr!, {r2, r3, r5, r9, sl, sp, lr, pc}^
   1fc38:	bcs	fe45b4a0 <__assert_fail@plt+0xfe457c68>
   1fc3c:	bne	45b4a8 <__assert_fail@plt+0x457c70>
   1fc40:	rsbsvs	r4, fp, r0, lsr r6
   1fc44:	b	ffcddbd8 <__assert_fail@plt+0xffcda3a0>
   1fc48:	ldmdavs	fp!, {r1, r4, r5, r6, fp, sp, lr}^
   1fc4c:	cfmsub32	mvax1, mvfx14, mvfx9, mvfx0
   1fc50:			; <UNDEFINED> instruction: 0xf7e30a10
   1fc54:	ldmibvs	fp!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   1fc58:			; <UNDEFINED> instruction: 0xf47f2b00
   1fc5c:	strb	sl, [ip], fp, asr #29
   1fc60:	teqcs	r0, lr	; <illegal shifter operand>
   1fc64:			; <UNDEFINED> instruction: 0xf103fb01
   1fc68:			; <UNDEFINED> instruction: 0xf7e368b0
   1fc6c:	strmi	lr, [r2], -r2, asr #22
   1fc70:			; <UNDEFINED> instruction: 0xf43f2800
   1fc74:	ldmdavs	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
   1fc78:	ldrheq	r6, [fp], #-0
   1fc7c:	smlsldx	r6, r1, r3, r0
   1fc80:	bl	ffcddc14 <__assert_fail@plt+0xffcda3dc>
   1fc84:	beq	45b4b0 <__assert_fail@plt+0x457c78>
   1fc88:	movwcs	fp, #4936	; 0x1348
   1fc8c:	strb	r6, [lr, #187]!	; 0xbb
   1fc90:	ldrb	r6, [r4, #444]	; 0x1bc
   1fc94:	beq	45b500 <__assert_fail@plt+0x457cc8>
   1fc98:	b	fe6ddc2c <__assert_fail@plt+0xfe6da3f4>
   1fc9c:	bvs	ffe59b88 <__assert_fail@plt+0xffe56350>
   1fca0:	b	fe5ddc34 <__assert_fail@plt+0xfe5da3fc>
   1fca4:	blcs	39f98 <__assert_fail@plt+0x36760>
   1fca8:	mcrge	4, 5, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   1fcac:	beq	45b518 <__assert_fail@plt+0x457ce0>
   1fcb0:	b	fe3ddc44 <__assert_fail@plt+0xfe3da40c>
   1fcb4:			; <UNDEFINED> instruction: 0xe6a169b8
   1fcb8:			; <UNDEFINED> instruction: 0xf7e36af8
   1fcbc:	ldmvs	fp!, {r1, r3, r7, r9, fp, sp, lr, pc}
   1fcc0:	blcs	27ccc <__assert_fail@plt+0x24494>
   1fcc4:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {1}
   1fcc8:	beq	45b534 <__assert_fail@plt+0x457cfc>
   1fccc:	b	fe05dc60 <__assert_fail@plt+0xfe05a428>
   1fcd0:	ldr	r2, [r3], r1
   1fcd4:	beq	45b540 <__assert_fail@plt+0x457d08>
   1fcd8:	b	1eddc6c <__assert_fail@plt+0x1eda434>
   1fcdc:	ldmibvs	r8!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   1fce0:	addsle	r2, r9, r0, lsl #16
   1fce4:	stc2	7, cr15, [r4], #1016	; 0x3f8
   1fce8:			; <UNDEFINED> instruction: 0xf7e3e796
   1fcec:	svclt	0x0000eaf0
   1fcf0:			; <UNDEFINED> instruction: 0x000002b4
   1fcf4:	andeq	pc, r1, r4, lsl #9
   1fcf8:	muleq	r1, r0, r2
   1fcfc:	svcmi	0x00f0e92d
   1fd00:	ldrmi	fp, [r4], r5, lsl #1
   1fd04:	svcls	0x000e4615
   1fd08:			; <UNDEFINED> instruction: 0xf85c2408
   1fd0c:	ldrmi	r2, [lr], -r8, lsl #22
   1fd10:	strmi	r9, [r8], r0, lsl #6
   1fd14:	strbtmi	r6, [r1], -fp, ror #16
   1fd18:	strvc	lr, [r1], #-2509	; 0xfffff633
   1fd1c:			; <UNDEFINED> instruction: 0xf7ff4604
   1fd20:	strmi	pc, [r3], pc, asr #22
   1fd24:			; <UNDEFINED> instruction: 0x4658b118
   1fd28:	pop	{r0, r2, ip, sp, pc}
   1fd2c:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1fd30:			; <UNDEFINED> instruction: 0xf8d5321b
   1fd34:	addsmi	sl, r3, #4
   1fd38:	ldrdls	pc, [r0], -r8
   1fd3c:	svclt	0x00b86f60
   1fd40:	ble	c7168c <__assert_fail@plt+0xc6de54>
   1fd44:			; <UNDEFINED> instruction: 0xf04f2b00
   1fd48:	blx	322da2 <__assert_fail@plt+0x31f56a>
   1fd4c:	stcle	12, cr15, [r7, #-12]
   1fd50:	ldreq	pc, [r4, #-428]	; 0xfffffe54
   1fd54:	stmdavs	sl!, {r0, r2, sl, lr}^
   1fd58:	svclt	0x00044297
   1fd5c:	strtvc	r2, [sl], #-513	; 0xfffffdff
   1fd60:	streq	lr, [ip, #-2816]	; 0xfffff500
   1fd64:			; <UNDEFINED> instruction: 0xf84045d1
   1fd68:			; <UNDEFINED> instruction: 0xf103600c
   1fd6c:	rsbvs	r0, pc, r1, lsl #6
   1fd70:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1fd74:	andls	pc, r8, r5, asr #17
   1fd78:			; <UNDEFINED> instruction: 0x2600bf18
   1fd7c:	andge	pc, ip, r5, asr #17
   1fd80:	rsbhi	r2, lr, #0
   1fd84:	andeq	lr, r9, #174080	; 0x2a800
   1fd88:	ldrtmi	r6, [r9], #-1763	; 0xfffff91d
   1fd8c:	strtmi	r7, [r0], -r8, lsr #8
   1fd90:	addsmi	r6, r3, #652	; 0x28c
   1fd94:			; <UNDEFINED> instruction: 0x67a2bfb8
   1fd98:	ldrdcc	pc, [r0], -r8
   1fd9c:	andlt	r1, r5, r9, asr #21
   1fda0:	svcmi	0x00f0e8bd
   1fda4:	svclt	0x00faf7fb
   1fda8:	blx	68252 <__assert_fail@plt+0x64a1a>
   1fdac:			; <UNDEFINED> instruction: 0xf7e3f102
   1fdb0:	orrslt	lr, r0, r0, lsr #21
   1fdb4:			; <UNDEFINED> instruction: 0xf04f6ee3
   1fdb8:	svcvs	0x00220c14
   1fdbc:			; <UNDEFINED> instruction: 0x67604659
   1fdc0:	andeq	pc, r3, ip, lsl #22
   1fdc4:	vqdmulh.s<illegal width 8>	d15, d2, d12
   1fdc8:	bl	ffc5dd5c <__assert_fail@plt+0xffc5a524>
   1fdcc:	stmdavs	r9!, {r1, r5, r8, r9, sl, fp, sp, lr}^
   1fdd0:	subseq	r6, r2, r3, ror #29
   1fdd4:	strvs	r6, [r2, -r0, ror #30]!
   1fdd8:	svcvs	0x0060e7b4
   1fddc:	bleq	35bf20 <__assert_fail@plt+0x3586e8>
   1fde0:	ldmib	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fde4:	svclt	0x0000e79f
   1fde8:	svcmi	0x00f0e92d
   1fdec:	blhi	db2a8 <__assert_fail@plt+0xd7a70>
   1fdf0:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1fdf4:			; <UNDEFINED> instruction: 0xf8d0680e
   1fdf8:	addslt	fp, r9, r8, lsr #32
   1fdfc:	andls	r2, sl, #0, 28
   1fe00:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1fe04:	ldrbtmi	r9, [sl], #-271	; 0xfffffef1
   1fe08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fe0c:			; <UNDEFINED> instruction: 0xf04f9317
   1fe10:	stclvs	3, cr0, [r3, #-0]
   1fe14:	vcgt.u8	d25, d0, d7
   1fe18:	b	14001ac <__assert_fail@plt+0x13fc974>
   1fe1c:	strmi	r0, [r2], fp, lsl #7
   1fe20:	movwcs	r9, #780	; 0x30c
   1fe24:	ands	r9, r1, r5, lsl #6
   1fe28:	strle	r0, [r9, #-1988]	; 0xfffff83c
   1fe2c:	strle	r0, [r7], #-1818	; 0xfffff8e6
   1fe30:	strle	r0, [r1, #-1695]	; 0xfffff961
   1fe34:	strle	r0, [r3, #-1925]	; 0xfffff87b
   1fe38:	strle	r0, [r9, #-1564]!	; 0xfffff9e4
   1fe3c:	strtle	r0, [r7], #-1792	; 0xfffff900
   1fe40:	movwcc	r9, #6917	; 0x1b05
   1fe44:	adcsmi	r9, r3, #335544320	; 0x14000000
   1fe48:	sbchi	pc, sl, r0, lsl #5
   1fe4c:	stmdbls	r5, {r1, r3, r8, r9, fp, ip, pc}
   1fe50:	blls	1f9ec0 <__assert_fail@plt+0x1f6688>
   1fe54:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1fe58:	bl	f9ecc <__assert_fail@plt+0xf6694>
   1fe5c:	ldmdbvc	sl, {r0, r3, r6, r7, r8, r9}
   1fe60:	mvnle	r2, r4, lsl #20
   1fe64:	vst2.16	{d22-d23}, [pc :64], ip
   1fe68:	vbic.i32	q10, #3840	; 0x00000f00
   1fe6c:	eormi	r0, r3, r3, lsl #6
   1fe70:			; <UNDEFINED> instruction: 0xf8dab173
   1fe74:			; <UNDEFINED> instruction: 0x46592058
   1fe78:			; <UNDEFINED> instruction: 0xf7fd4650
   1fe7c:	strbeq	pc, [r5, #-2947]!	; 0xfffff47d	; <UNPREDICTABLE>
   1fe80:	movwcs	pc, #37828	; 0x93c4	; <UNPREDICTABLE>
   1fe84:			; <UNDEFINED> instruction: 0x0719d4d0
   1fe88:			; <UNDEFINED> instruction: 0x07c2d5d2
   1fe8c:			; <UNDEFINED> instruction: 0xe7cfd4d8
   1fe90:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1fe94:	ldrcs	r2, [r4], -r0, lsl #4
   1fe98:	strmi	r4, [sp], -ip, lsl #12
   1fe9c:	stmiane	fp!, {r1, r3, sp, lr, pc}
   1fea0:	ldrsbteq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1fea4:	blx	1a401a <__assert_fail@plt+0x1a07e2>
   1fea8:	stmdavs	r0, {r0, r1}^
   1feac:	svclt	0x00cc4583
   1feb0:			; <UNDEFINED> instruction: 0x461d1c5a
   1feb4:	lfmle	f4, 2, [r2], #596	; 0x254
   1feb8:	vqsub.u8	d20, d16, d1
   1febc:			; <UNDEFINED> instruction: 0xf8da80bd
   1fec0:	andscs	r3, r4, r4, ror r0
   1fec4:	andcc	pc, r2, #0, 22
   1fec8:	ldrmi	r6, [fp, #2131]	; 0x853
   1fecc:	adcshi	pc, r4, r0, asr #32
   1fed0:	and	r4, r5, r2, lsl #8
   1fed4:	stccc	8, cr15, [r4], {18}
   1fed8:	blcs	2c730 <__assert_fail@plt+0x28ef8>
   1fedc:	adchi	pc, ip, r0
   1fee0:	ldccc	8, cr15, [r4], {82}	; 0x52
   1fee4:			; <UNDEFINED> instruction: 0xd1f54599
   1fee8:			; <UNDEFINED> instruction: 0xf04f428c
   1feec:	tstls	r3, #0, 6
   1fef0:	movwcs	sp, #51822	; 0xca6e
   1fef4:			; <UNDEFINED> instruction: 0x801cf8dd
   1fef8:	vqrdmulh.s<illegal width 8>	d15, d9, d3
   1fefc:	addeq	lr, r9, #323584	; 0x4f000
   1ff00:	movwls	r9, #45581	; 0xb20d
   1ff04:	vmov.32	d8[0], sl
   1ff08:	blge	4ee750 <__assert_fail@plt+0x4eaf18>
   1ff0c:	bcc	fe45b734 <__assert_fail@plt+0xfe457efc>
   1ff10:			; <UNDEFINED> instruction: 0xf8da2314
   1ff14:	blx	e80ee <__assert_fail@plt+0xe48b6>
   1ff18:	ldmne	r0, {r2, r8, r9, ip, sp, lr, pc}^
   1ff1c:	ldrmi	r5, [r9, #2259]	; 0x8d3
   1ff20:	stmdavs	r3, {r0, r1, r4, r6, r8, ip, lr, pc}^
   1ff24:			; <UNDEFINED> instruction: 0xd150459b
   1ff28:	movwpl	lr, #10704	; 0x29d0
   1ff2c:			; <UNDEFINED> instruction: 0x6018f8d8
   1ff30:	andls	r1, r6, #92160	; 0x16800
   1ff34:			; <UNDEFINED> instruction: 0xf8d8d163
   1ff38:	andcs	r1, ip, #20
   1ff3c:	strmi	r9, [r1], #-2059	; 0xfffff7f5
   1ff40:	stmdavs	r9, {r0, r3, r7, fp, sp, lr}
   1ff44:	strvs	pc, [r1], -r2, lsl #22
   1ff48:	blne	17710bc <__assert_fail@plt+0x176d884>
   1ff4c:	ldrsbcs	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1ff50:	ldrbmi	r1, [r0], -r9, ror #28
   1ff54:	blx	5ddf52 <__assert_fail@plt+0x5da71a>
   1ff58:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1ff5c:			; <UNDEFINED> instruction: 0xf8579a0c
   1ff60:	ldmpl	sl!, {r0, r2, r5, ip}
   1ff64:	bcs	31778 <__assert_fail@plt+0x2df40>
   1ff68:	ldmvs	r2, {r0, r4, r6, ip, lr, pc}
   1ff6c:	stmdbcs	r0, {r3, r9, ip, pc}
   1ff70:	mrc	0, 0, sp, cr8, cr0, {2}
   1ff74:			; <UNDEFINED> instruction: 0x46320a10
   1ff78:	movwls	r6, #39561	; 0x9a89
   1ff7c:			; <UNDEFINED> instruction: 0xff48f7fc
   1ff80:	andsls	r9, r3, r9, lsl #22
   1ff84:			; <UNDEFINED> instruction: 0xf0402800
   1ff88:	cdp	0, 1, cr8, cr8, cr2, {7}
   1ff8c:			; <UNDEFINED> instruction: 0x46412a10
   1ff90:	beq	fe45b7f8 <__assert_fail@plt+0xfe457fc0>
   1ff94:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1ff98:			; <UNDEFINED> instruction: 0xffacf7fc
   1ff9c:	ldmdals	r6, {r0, r1, r9, sl, lr}
   1ffa0:	eorcc	pc, r5, r7, asr #16
   1ffa4:	ldmdb	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ffa8:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   1ffac:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1ffb0:	eorsle	r2, sp, r0, lsl #20
   1ffb4:	ldmdblt	r2!, {r1, r2, r9, fp, ip, pc}
   1ffb8:	ldmpl	fp, {r2, r3, r9, fp, ip, pc}
   1ffbc:	ldmvs	fp, {r3, r9, fp, ip, pc}
   1ffc0:	vqsub.u8	d4, d16, d3
   1ffc4:			; <UNDEFINED> instruction: 0xf8da809a
   1ffc8:	strcc	r1, [r1], #-108	; 0xffffff94
   1ffcc:	blle	fe7f0a04 <__assert_fail@plt+0xfe7ed1cc>
   1ffd0:	ldmdavs	lr, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   1ffd4:	movwcc	r9, #6917	; 0x1b05
   1ffd8:	adcsmi	r9, r3, #335544320	; 0x14000000
   1ffdc:	svcge	0x0036f6ff
   1ffe0:	bmi	ff027fe8 <__assert_fail@plt+0xff0247b0>
   1ffe4:	ldrbtmi	r4, [sl], #-3005	; 0xfffff443
   1ffe8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ffec:	subsmi	r9, sl, r7, lsl fp
   1fff0:	cmnhi	r1, r0, asr #32	; <UNPREDICTABLE>
   1fff4:	ldc	0, cr11, [sp], #100	; 0x64
   1fff8:	pop	{r1, r8, r9, fp, pc}
   1fffc:			; <UNDEFINED> instruction: 0xf8d88ff0
   20000:	andcs	r1, ip, ip
   20004:	stmpl	sl, {r0, r2, r3, r9, fp, ip, pc}
   20008:	strvs	pc, [r2], -r0, lsl #22
   2000c:	andls	lr, r8, #156, 14	; 0x2700000
   20010:			; <UNDEFINED> instruction: 0xd1ae2900
   20014:	mrc	6, 0, r4, cr8, cr2, {1}
   20018:			; <UNDEFINED> instruction: 0x46410a90
   2001c:			; <UNDEFINED> instruction: 0xff6af7fc
   20020:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20024:	eoreq	pc, r5, r7, asr #16
   20028:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   2002c:	bicle	r2, r1, r0, lsl #20
   20030:	stmdacs	r0, {r0, r1, r4, fp, ip, pc}
   20034:			; <UNDEFINED> instruction: 0xe7d4d0be
   20038:	ldrsbcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   2003c:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20040:	stmdacs	r0, {r1, r2, r3, r8, r9, ip, pc}
   20044:			; <UNDEFINED> instruction: 0xf853681b
   20048:	andls	r2, sp, #57	; 0x39
   2004c:	svcge	0x004cf77f
   20050:	ldrdcs	pc, [r4], -sl
   20054:			; <UNDEFINED> instruction: 0xf8cd2100
   20058:	stmib	sp, {r2, r3, r5, ip, pc}^
   2005c:	ldrmi	r1, [r1], r8, lsl #22
   20060:			; <UNDEFINED> instruction: 0xf8da9411
   20064:	stmdbls	r8, {r2, r7, sp}
   20068:	eormi	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   2006c:			; <UNDEFINED> instruction: 0xf8536862
   20070:	bls	36c140 <__assert_fail@plt+0x368908>
   20074:	mulle	r8, sl, r2
   20078:	movwcc	r9, #6920	; 0x1b08
   2007c:	addmi	r9, r3, #8, 6	; 0x20000000
   20080:	smlabbhi	fp, r0, r2, pc	; <UNPREDICTABLE>
   20084:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   20088:	stmdbvs	r1!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2008c:	ldrdhi	pc, [r0], -r4
   20090:	vmls.i8	d18, d0, d0
   20094:			; <UNDEFINED> instruction: 0x46478118
   20098:	strcs	r9, [r0], -r9, lsl #26
   2009c:	and	r4, r4, r0, lsr #13
   200a0:			; <UNDEFINED> instruction: 0x1010f8d8
   200a4:	addmi	r3, lr, #1048576	; 0x100000
   200a8:			; <UNDEFINED> instruction: 0xf8d8da56
   200ac:	ssatmi	r2, #28, r4
   200b0:			; <UNDEFINED> instruction: 0xf852462b
   200b4:	stmdavs	r7!, {r1, r2, r5, lr}^
   200b8:	andeq	lr, fp, #171008	; 0x29c00
   200bc:	ldrmi	r2, [r5], #-2560	; 0xfffff600
   200c0:			; <UNDEFINED> instruction: 0xf8dadd0e
   200c4:	adcmi	r0, r8, #28
   200c8:	bl	296d88 <__assert_fail@plt+0x293550>
   200cc:	bl	2600e0 <__assert_fail@plt+0x25c8a8>
   200d0:	movwls	r0, #24843	; 0x610b
   200d4:	ldm	sl, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   200d8:	stmdacs	r0, {r1, r2, r8, r9, fp, ip, pc}
   200dc:	sbchi	pc, r0, r0, asr #32
   200e0:	strtmi	r9, [r2], -r9, lsl #22
   200e4:	ldrbmi	r4, [r0], -r1, asr #12
   200e8:	blls	304cf0 <__assert_fail@plt+0x3014b8>
   200ec:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   200f0:	ldrdls	pc, [r4], -sl
   200f4:	ldmible	r3, {r0, fp, sp}^
   200f8:	ldcne	7, cr14, [r1, #-460]!	; 0xfffffe34
   200fc:	andeq	pc, r8, #-2147483647	; 0x80000001
   20100:			; <UNDEFINED> instruction: 0x4650465b
   20104:	tstls	r6, r8, lsl #4
   20108:			; <UNDEFINED> instruction: 0xf9ecf7fd
   2010c:	stmdacs	r0, {r0, r1, r4, ip, pc}
   20110:	svcge	0x0067f47f
   20114:	ldrbmi	r9, [r0], -r8, lsl #20
   20118:			; <UNDEFINED> instruction: 0xf7ff9906
   2011c:	andsls	pc, r3, r5, ror #28
   20120:			; <UNDEFINED> instruction: 0xf43f2800
   20124:			; <UNDEFINED> instruction: 0xe75caf50
   20128:	ldrsbteq	pc, [r0], -sl	; <UNPREDICTABLE>
   2012c:	adcmi	r9, r8, #1610612736	; 0x60000000
   20130:	sbchi	pc, sp, r0, asr #5
   20134:	ldrbmi	r4, [r0], -r9, lsr #12
   20138:			; <UNDEFINED> instruction: 0xf7fb9310
   2013c:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   20140:	svcge	0x004ff47f
   20144:	ldrdls	pc, [r4], -sl
   20148:	blls	446968 <__assert_fail@plt+0x443130>
   2014c:	ldmdals	r6, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   20150:	ldmda	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20154:	smlald	r9, r4, r3, r8
   20158:	ldrtmi	r4, [r8], r4, asr #12
   2015c:	streq	pc, [r1, -r8, lsl #2]
   20160:	blls	271c14 <__assert_fail@plt+0x26e3dc>
   20164:	svclt	0x00a442bb
   20168:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   2016c:	blle	1a079a8 <__assert_fail@plt+0x1a04170>
   20170:	bne	ffefa204 <__assert_fail@plt+0xffef69cc>
   20174:	vstrle	d2, [lr, #-0]
   20178:			; <UNDEFINED> instruction: 0x301cf8da
   2017c:	cfldr64le	mvdx4, [ip, #-364]!	; 0xfffffe94
   20180:	streq	pc, [r1, #-267]	; 0xfffffef5
   20184:	movweq	lr, #31497	; 0x7b09
   20188:	andcs	pc, fp, r9, lsl r8	; <UNPREDICTABLE>
   2018c:	stccc	8, cr15, [r1], {19}
   20190:			; <UNDEFINED> instruction: 0xd155429a
   20194:			; <UNDEFINED> instruction: 0xf8da46ab
   20198:			; <UNDEFINED> instruction: 0xf8533064
   2019c:	blcs	2c240 <__assert_fail@plt+0x28a08>
   201a0:			; <UNDEFINED> instruction: 0xf8d3d04b
   201a4:			; <UNDEFINED> instruction: 0xf1bcc008
   201a8:	stclle	15, cr0, [r6, #-0]
   201ac:	ldmvs	sl, {r1, r2, r3, r8, fp, ip, pc}^
   201b0:	stmdavs	r8, {r8, r9, sp}
   201b4:	and	r3, r2, r4, lsl #20
   201b8:	ldrmi	r3, [ip, #769]	; 0x301
   201bc:			; <UNDEFINED> instruction: 0xf852d03d
   201c0:	bl	37dd8 <__assert_fail@plt+0x345a0>
   201c4:	stmdbvc	r9, {r0, r2, r6, r7, r8}
   201c8:	mvnsle	r2, r9, lsl #18
   201cc:	eorsne	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   201d0:	mvnsle	r4, lr, lsl #5
   201d4:	eorsle	r1, r0, r9, ror #24
   201d8:	stmdavs	r3!, {r0, r5, r7, fp, sp, lr}
   201dc:	stmdavs	r2!, {r0, r3, r4, r7, r8, r9, ip, sp, pc}^
   201e0:	strls	r2, [r0, #-9]
   201e4:	andvc	lr, r1, sp, asr #19
   201e8:			; <UNDEFINED> instruction: 0xf7ff4650
   201ec:	stmdacs	r1, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   201f0:	stmdacs	r0, {r0, r1, r5, ip, lr, pc}
   201f4:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   201f8:	movwcs	lr, #14804	; 0x39d4
   201fc:			; <UNDEFINED> instruction: 0xd0544293
   20200:	andcs	r2, r1, r4, lsl r1
   20204:	svc	0x005af7e2
   20208:			; <UNDEFINED> instruction: 0xf8d4b340
   2020c:			; <UNDEFINED> instruction: 0x4602e010
   20210:			; <UNDEFINED> instruction: 0xf10e6961
   20214:	blls	2e3220 <__assert_fail@plt+0x2df9e8>
   20218:	eoreq	pc, lr, r1, asr #16
   2021c:	andvs	r4, r5, r1, lsr #12
   20220:	ldrbmi	r6, [r0], -r7, asr #32
   20224:	andsgt	pc, r0, r4, asr #17
   20228:	andhi	pc, r0, sp, asr #17
   2022c:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   20230:	ldrdls	pc, [r4], -sl
   20234:			; <UNDEFINED> instruction: 0xf63f2801
   20238:			; <UNDEFINED> instruction: 0x3701aed4
   2023c:	ble	fe5f1924 <__assert_fail@plt+0xfe5ee0ec>
   20240:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   20244:	bne	ffe99eac <__assert_fail@plt+0xffe96674>
   20248:	tstcc	r1, ip
   2024c:			; <UNDEFINED> instruction: 0xf7e29306
   20250:	blls	1dbf30 <__assert_fail@plt+0x1d86f8>
   20254:	adcvs	r4, r0, r1, lsl #12
   20258:	bicle	r2, r0, r0, lsl #16
   2025c:	strb	r2, [r0], ip
   20260:			; <UNDEFINED> instruction: 0x1010f8d8
   20264:			; <UNDEFINED> instruction: 0x4644465f
   20268:	addmi	r4, lr, #162529280	; 0x9b00000
   2026c:	vmlscs.f64	d13, d16, d24
   20270:	svcge	0x0077f43f
   20274:	ssatmi	r4, #25, sp, asr #12
   20278:			; <UNDEFINED> instruction: 0xf8dae770
   2027c:	ldrbmi	r3, [fp, #-48]	; 0xffffffd0
   20280:			; <UNDEFINED> instruction: 0xf10bddde
   20284:	ldrbmi	r0, [r0], -r1, lsl #10
   20288:			; <UNDEFINED> instruction: 0xf7fb4629
   2028c:	stmdacs	r0, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   20290:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   20294:	ldrdls	pc, [r4], -sl
   20298:			; <UNDEFINED> instruction: 0xf8dde774
   2029c:			; <UNDEFINED> instruction: 0xf8ddb024
   202a0:	ldcls	0, cr9, [r1], {44}	; 0x2c
   202a4:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   202a8:	subseq	lr, fp, lr, lsl r6
   202ac:			; <UNDEFINED> instruction: 0xf1036960
   202b0:	b	13e26bc <__assert_fail@plt+0x13dee84>
   202b4:			; <UNDEFINED> instruction: 0xf7e30189
   202b8:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
   202bc:	cmnvs	r0, lr, asr #1
   202c0:	andls	pc, ip, r4, asr #17
   202c4:			; <UNDEFINED> instruction: 0xf8dde79c
   202c8:	strbmi	fp, [r7], -r4, lsr #32
   202cc:	ldrbmi	lr, [pc], -r9, asr #14
   202d0:	ldrmi	r4, [fp], r4, asr #12
   202d4:			; <UNDEFINED> instruction: 0xf7e2e7c9
   202d8:	svclt	0x0000effa
   202dc:			; <UNDEFINED> instruction: 0x000002b4
   202e0:	andeq	lr, r1, sl, lsl #29
   202e4:	andeq	lr, r1, sl, lsr #25
   202e8:	ldrbmi	lr, [r0, sp, lsr #18]!
   202ec:	stmdami	r4, {r0, r1, r2, r9, sl, lr}^
   202f0:	bvs	fe3b1b28 <__assert_fail@plt+0xfe3ae2f0>
   202f4:	cdpvs	0, 8, cr11, cr11, cr6, {4}
   202f8:	stmdbmi	r2, {r3, r4, r5, r6, sl, lr}^
   202fc:			; <UNDEFINED> instruction: 0xf8d442b3
   20300:			; <UNDEFINED> instruction: 0xf8d48054
   20304:	stmdapl	r1, {r2, r5, r6, ip, pc}^
   20308:	tstls	r5, r9, lsl #16
   2030c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   20310:			; <UNDEFINED> instruction: 0x4615da13
   20314:	eorcs	pc, r6, r9, asr #16
   20318:			; <UNDEFINED> instruction: 0xf8d866a6
   2031c:	blcs	2c454 <__assert_fail@plt+0x28c1c>
   20320:	bmi	e94858 <__assert_fail@plt+0xe91020>
   20324:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   20328:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2032c:	subsmi	r9, sl, r5, lsl #22
   20330:	strtmi	sp, [r8], -r3, ror #2
   20334:	pop	{r1, r2, ip, sp, pc}
   20338:			; <UNDEFINED> instruction: 0xf85987f0
   2033c:	blcs	2c3dc <__assert_fail@plt+0x28ba4>
   20340:	bvs	fe714428 <__assert_fail@plt+0xfe710bf0>
   20344:			; <UNDEFINED> instruction: 0xf8d2b312
   20348:	stcge	0, cr9, [r2, #-160]	; 0xffffff60
   2034c:			; <UNDEFINED> instruction: 0x4628461a
   20350:			; <UNDEFINED> instruction: 0xf7fc4649
   20354:	eorsvs	pc, r8, sp, asr sp	; <UNPREDICTABLE>
   20358:	cmple	ip, r0, lsl #16
   2035c:	strtmi	r6, [r0], -r1, lsr #21
   20360:	stmdbcc	r1, {r1, r5, r7, r8, sl, fp, sp, lr}
   20364:			; <UNDEFINED> instruction: 0xf90ef7fd
   20368:	strbmi	r4, [r1], -sl, lsr #12
   2036c:	ldrdge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   20370:	ldrtmi	r4, [r8], -r3, lsl #12
   20374:	ldc2	7, cr15, [lr, #1008]!	; 0x3f0
   20378:			; <UNDEFINED> instruction: 0xf84a4605
   2037c:			; <UNDEFINED> instruction: 0xf1b90026
   20380:	sbcle	r0, sl, r0, lsl #30
   20384:			; <UNDEFINED> instruction: 0xf7e29804
   20388:	strb	lr, [r6, r4, lsr #30]
   2038c:	muleq	r7, r3, r8
   20390:	stm	r5, {r1, r8, sl, fp, sp, pc}
   20394:	cdpne	0, 7, cr0, cr1, cr7, {0}
   20398:	strtmi	r6, [r0], -r2, lsr #27
   2039c:			; <UNDEFINED> instruction: 0xf8f2f7fd
   203a0:	strbmi	r4, [r1], -sl, lsr #12
   203a4:	ldrtmi	r4, [r8], -r3, lsl #12
   203a8:	stc2	7, cr15, [r4, #1008]!	; 0x3f0
   203ac:			; <UNDEFINED> instruction: 0xf8494605
   203b0:	ldr	r0, [r2, r6, lsr #32]!
   203b4:			; <UNDEFINED> instruction: 0xf8494615
   203b8:	str	r2, [lr, r6, lsr #32]!
   203bc:			; <UNDEFINED> instruction: 0xf105b1dd
   203c0:			; <UNDEFINED> instruction: 0xf1050108
   203c4:	ldrtmi	r0, [r3], -ip, lsl #4
   203c8:	stmib	sp, {r5, r9, sl, lr}^
   203cc:			; <UNDEFINED> instruction: 0xf7fd2100
   203d0:	eorsvs	pc, r8, r9, lsl #17
   203d4:			; <UNDEFINED> instruction: 0xf895b978
   203d8:	ldmib	sp, {r2, r4, r5, ip, sp}^
   203dc:			; <UNDEFINED> instruction: 0xf0132100
   203e0:	addsle	r0, lr, r0, asr #30
   203e4:			; <UNDEFINED> instruction: 0xf7ff4620
   203e8:	ldrshtvs	pc, [r8], -pc	; <UNPREDICTABLE>
   203ec:			; <UNDEFINED> instruction: 0x6e63b918
   203f0:	eorpl	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   203f4:	strcs	lr, [r0, #-1941]	; 0xfffff86b
   203f8:			; <UNDEFINED> instruction: 0xf7e2e793
   203fc:	svclt	0x0000ef68
   20400:	muleq	r1, r8, r9
   20404:			; <UNDEFINED> instruction: 0x000002b4
   20408:	andeq	lr, r1, sl, ror #18
   2040c:	svcmi	0x00f0e92d
   20410:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   20414:	andcs	r8, r4, r4, lsl #22
   20418:			; <UNDEFINED> instruction: 0x468a4a7c
   2041c:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
   20420:	ldrdlt	pc, [ip], -r1
   20424:	stmvs	ip, {r0, r1, r2, r3, r7, ip, sp, pc}
   20428:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2042c:			; <UNDEFINED> instruction: 0xf04f930d
   20430:	movwcs	r0, #4864	; 0x1300
   20434:	movwcc	lr, #43469	; 0xa9cd
   20438:	ldmda	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2043c:	stmdacs	r0, {r2, r3, ip, pc}
   20440:	sbcshi	pc, pc, r0
   20444:	strmi	sl, [r3], -sl, lsl #20
   20448:			; <UNDEFINED> instruction: 0x4651601c
   2044c:	mcr	6, 0, r4, cr8, cr5, {0}
   20450:			; <UNDEFINED> instruction: 0x46482a10
   20454:			; <UNDEFINED> instruction: 0x462b465a
   20458:			; <UNDEFINED> instruction: 0xff8cf000
   2045c:			; <UNDEFINED> instruction: 0xf0402800
   20460:			; <UNDEFINED> instruction: 0xf10a80a6
   20464:			; <UNDEFINED> instruction: 0x465d0318
   20468:	cdp	0, 0, cr9, cr9, cr6, {0}
   2046c:	vstrcs	s6, [r0, #-64]	; 0xffffffc0
   20470:	sbchi	pc, r5, r0, asr #6
   20474:	ldrdeq	pc, [r0], -sl
   20478:	movwls	r0, #20651	; 0x50ab
   2047c:	eorcc	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   20480:			; <UNDEFINED> instruction: 0xf0002b00
   20484:	movwcs	r8, #170	; 0xaa
   20488:	bls	1c50a8 <__assert_fail@plt+0x1c1870>
   2048c:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   20490:	vrshr.s64	d20, d3, #64
   20494:	andcs	r8, r0, #171	; 0xab
   20498:	ldrdcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2049c:	sfmcc	f1, 1, [r1, #-44]	; 0xffffffd4
   204a0:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   204a4:	stcvc	8, cr15, [r4], {83}	; 0x53
   204a8:	rsbsle	r2, r6, r0, lsl #30
   204ac:			; <UNDEFINED> instruction: 0xf8d9697b
   204b0:	blcs	4c608 <__assert_fail@plt+0x48dd0>
   204b4:			; <UNDEFINED> instruction: 0xf10add71
   204b8:			; <UNDEFINED> instruction: 0xf04f0314
   204bc:	cdp	8, 0, cr0, cr8, cr0, {0}
   204c0:			; <UNDEFINED> instruction: 0x46433a90
   204c4:			; <UNDEFINED> instruction: 0x461f46b8
   204c8:			; <UNDEFINED> instruction: 0x462ae033
   204cc:			; <UNDEFINED> instruction: 0xf7fd4648
   204d0:	movtlt	pc, #34979	; 0x88a3	; <UNPREDICTABLE>
   204d4:	ldrdcc	pc, [r0], -sl
   204d8:	ldmpl	fp, {r0, r2, r9, fp, ip, pc}
   204dc:			; <UNDEFINED> instruction: 0xf8dbb323
   204e0:			; <UNDEFINED> instruction: 0xf103200c
   204e4:	ldmvs	r8, {r2, r3, r8}
   204e8:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   204ec:			; <UNDEFINED> instruction: 0xff30f7fb
   204f0:	strcs	fp, [r1], #-464	; 0xfffffe30
   204f4:			; <UNDEFINED> instruction: 0x3014f8da
   204f8:			; <UNDEFINED> instruction: 0xf8dbb17b
   204fc:	strtmi	r3, [ip], #-12
   20500:	bcs	45bd6c <__assert_fail@plt+0x458534>
   20504:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
   20508:			; <UNDEFINED> instruction: 0xf8531a90
   2050c:	strls	r3, [r0], #-38	; 0xffffffda
   20510:	strvs	lr, [r1, #-2509]	; 0xfffff633
   20514:			; <UNDEFINED> instruction: 0xffdef7fb
   20518:			; <UNDEFINED> instruction: 0xee18b930
   2051c:			; <UNDEFINED> instruction: 0x46310a10
   20520:			; <UNDEFINED> instruction: 0xf87ef7fb
   20524:	suble	r2, r6, r0, lsl #16
   20528:			; <UNDEFINED> instruction: 0x3014f8d8
   2052c:	addsmi	r3, pc, #262144	; 0x40000
   20530:			; <UNDEFINED> instruction: 0xf8d8da33
   20534:			; <UNDEFINED> instruction: 0xf8db3018
   20538:			; <UNDEFINED> instruction: 0xf8531000
   2053c:	rscseq	r6, r3, r7, lsr #32
   20540:	ldrmi	r9, [r9], #-775	; 0xfffffcf9
   20544:	ldrbeq	r7, [fp], fp, lsl #19
   20548:			; <UNDEFINED> instruction: 0xf8d9d5bf
   2054c:			; <UNDEFINED> instruction: 0x464b1054
   20550:	ldrdeq	pc, [ip], -sl
   20554:	tstls	r9, r2, lsr r6
   20558:			; <UNDEFINED> instruction: 0xf8519008
   2055c:	strls	r0, [r0, #-2944]	; 0xfffff480
   20560:	mcr2	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   20564:	stcle	14, cr1, [r4, #-16]!
   20568:	stmdbne	fp!, {r3, fp, ip, pc}
   2056c:	blle	ff070fd4 <__assert_fail@plt+0xff06d79c>
   20570:	ldrdcs	pc, [r0], -sl
   20574:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   20578:	bls	28cacc <__assert_fail@plt+0x289294>
   2057c:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   20580:	ldmvs	r2, {r3, r4, r7, fp, sp, lr}^
   20584:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   20588:	mcr2	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   2058c:			; <UNDEFINED> instruction: 0xd1b12800
   20590:	ldrdne	pc, [r0], -fp
   20594:	ldrmi	r9, [r9], #-2823	; 0xfffff4f9
   20598:	mrc	7, 0, lr, cr8, cr7, {4}
   2059c:			; <UNDEFINED> instruction: 0x462a3a10
   205a0:			; <UNDEFINED> instruction: 0x46484651
   205a4:	cdp2	0, 14, cr15, cr6, cr0, {0}
   205a8:			; <UNDEFINED> instruction: 0xf43f2800
   205ac:	strmi	sl, [r4], -r0, ror #30
   205b0:	rscle	lr, sp, r2
   205b4:	strcs	lr, [ip], #-1950	; 0xfffff862
   205b8:			; <UNDEFINED> instruction: 0xf7e2980c
   205bc:	bmi	59bdec <__assert_fail@plt+0x5985b4>
   205c0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   205c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   205c8:	subsmi	r9, sl, sp, lsl #22
   205cc:			; <UNDEFINED> instruction: 0x4620d11b
   205d0:	ldc	0, cr11, [sp], #60	; 0x3c
   205d4:	pop	{r2, r8, r9, fp, pc}
   205d8:	blls	1c45a0 <__assert_fail@plt+0x1c0d68>
   205dc:	movwls	r3, #25345	; 0x6301
   205e0:			; <UNDEFINED> instruction: 0xf8d99a06
   205e4:	addsmi	r3, r3, #120	; 0x78
   205e8:	svcge	0x0055f6bf
   205ec:	bls	1689f4 <__assert_fail@plt+0x1651bc>
   205f0:			; <UNDEFINED> instruction: 0xf7e2460c
   205f4:	stmdals	ip, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   205f8:	stcl	7, cr15, [sl, #904]!	; 0x388
   205fc:	strcs	lr, [r0], #-2015	; 0xfffff821
   20600:	strcs	lr, [ip], #-2010	; 0xfffff826
   20604:			; <UNDEFINED> instruction: 0xf7e2e7db
   20608:	svclt	0x0000ee62
   2060c:	andeq	lr, r1, r2, ror r8
   20610:			; <UNDEFINED> instruction: 0x000002b4
   20614:	andeq	lr, r1, lr, asr #13
   20618:	svcmi	0x00f0e92d
   2061c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   20620:	ldrmi	r8, [r4], -r2, lsl #22
   20624:			; <UNDEFINED> instruction: 0xf8df461e
   20628:	strmi	r3, [r7], -r8, asr #22
   2062c:	smlabbcs	r0, r8, r2, r2
   20630:	ldrdge	pc, [r0], -r7
   20634:			; <UNDEFINED> instruction: 0xf10db0cd
   20638:	stmib	sp, {r2, r5, r7, fp}^
   2063c:			; <UNDEFINED> instruction: 0xf8df4511
   20640:	andls	r4, r9, r4, lsr fp
   20644:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
   20648:	stmiapl	r3!, {r3, r4, r6, r8, sl, fp, ip, pc}^
   2064c:	movtls	r6, #47131	; 0xb81b
   20650:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20654:	tstls	sl, #93184	; 0x16c00
   20658:	svc	0x00a8f7e2
   2065c:			; <UNDEFINED> instruction: 0xf8cd693a
   20660:	andls	sl, sp, #248	; 0xf8
   20664:	svcvc	0x003ab14a
   20668:	svclt	0x00181b73
   2066c:	b	4e9278 <__assert_fail@plt+0x4e5a40>
   20670:	svclt	0x000803d2
   20674:			; <UNDEFINED> instruction: 0xf040930d
   20678:	blls	280b7c <__assert_fail@plt+0x27d344>
   2067c:	ldmibvs	fp, {r1, r3, r4, r6, r9, fp, ip, pc}
   20680:	svclt	0x00244293
   20684:	tstls	ip, #0, 6
   20688:	bcc	94ea8 <__assert_fail@plt+0x91670>
   2068c:	bne	ff4e70f8 <__assert_fail@plt+0xff4e38c0>
   20690:	blls	16c5308 <__assert_fail@plt+0x16c1ad0>
   20694:	cmpls	sl, #184549376	; 0xb000000
   20698:	stmiavs	r3!, {r0, r3, sl, fp, ip, pc}
   2069c:			; <UNDEFINED> instruction: 0xf0002b00
   206a0:			; <UNDEFINED> instruction: 0xf8da83c0
   206a4:	blcs	2c73c <__assert_fail@plt+0x28f04>
   206a8:			; <UNDEFINED> instruction: 0x83bbf000
   206ac:	ldrdcs	pc, [r8], -sl	; <UNPREDICTABLE>
   206b0:			; <UNDEFINED> instruction: 0xf0002a00
   206b4:			; <UNDEFINED> instruction: 0xf8da83b6
   206b8:	stmdacs	r0, {r2, r3, r5}
   206bc:			; <UNDEFINED> instruction: 0x83b1f000
   206c0:	ldrsbtne	pc, [r0], -sl	; <UNPREDICTABLE>
   206c4:			; <UNDEFINED> instruction: 0xf0002900
   206c8:	ldmvs	fp, {r2, r3, r5, r7, r8, r9, pc}
   206cc:	ldmvs	r3, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
   206d0:	stmvs	r3, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   206d4:			; <UNDEFINED> instruction: 0xf994b11b
   206d8:	blcs	2c750 <__assert_fail@plt+0x28f18>
   206dc:	vstrcc	d13, [r0, #-36]	; 0xffffffdc
   206e0:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   206e4:	svclt	0x00082e00
   206e8:	cfstr32cs	mvfx2, [r0, #-0]
   206ec:	orrshi	pc, r9, #64	; 0x40
   206f0:	blls	16b1fb0 <__assert_fail@plt+0x16ae778>
   206f4:			; <UNDEFINED> instruction: 0xf0402b00
   206f8:			; <UNDEFINED> instruction: 0xf8da80fb
   206fc:	blcc	2c834 <__assert_fail@plt+0x28ffc>
   20700:	movwcs	fp, #7960	; 0x1f18
   20704:	movwls	r9, #21263	; 0x530f
   20708:	strbmi	r9, [r0], -r9, lsl #20
   2070c:			; <UNDEFINED> instruction: 0xf8da9f11
   20710:	ldclne	0, cr3, [r9], #-32	; 0xffffffe0
   20714:			; <UNDEFINED> instruction: 0xf8d26957
   20718:	movwcc	lr, #4108	; 0x100c
   2071c:			; <UNDEFINED> instruction: 0xf8da9a12
   20720:			; <UNDEFINED> instruction: 0x9710405c
   20724:	streq	pc, [r0, lr, lsl #8]
   20728:	eorls	r4, r9, #805306378	; 0x3000000a
   2072c:	svclt	0x00b89a10
   20730:	ldrtls	r4, [sp], #-1571	; 0xfffff9dd
   20734:			; <UNDEFINED> instruction: 0x0c07ea52
   20738:			; <UNDEFINED> instruction: 0xf3ce9f11
   2073c:			; <UNDEFINED> instruction: 0xf88d5280
   20740:	svclt	0x001420ec
   20744:	strcs	r2, [r0], #-1025	; 0xfffffbff
   20748:	bls	4311b4 <__assert_fail@plt+0x42d97c>
   2074c:	ldrvc	lr, [r4, -sp, asr #19]!
   20750:	ldrmi	fp, [r9], -r8, lsr #31
   20754:			; <UNDEFINED> instruction: 0x3058f89a
   20758:	stmib	sp, {r0, r3, r4, r5, r9, ip, pc}^
   2075c:	vbic.i32	d23, #-1241513984	; 0xb6000000
   20760:			; <UNDEFINED> instruction: 0xf88d0280
   20764:	vmla.i<illegal width 8>	q10, <illegal reg q9.5>, d3[7]
   20768:			; <UNDEFINED> instruction: 0xf88d03c0
   2076c:			; <UNDEFINED> instruction: 0xf88d20ed
   20770:			; <UNDEFINED> instruction: 0xf7fa30ee
   20774:	andls	pc, sl, pc, lsl #30
   20778:			; <UNDEFINED> instruction: 0xf0402800
   2077c:			; <UNDEFINED> instruction: 0xf89d8377
   20780:			; <UNDEFINED> instruction: 0xf10a20ef
   20784:			; <UNDEFINED> instruction: 0xf89a0160
   20788:	teqls	sl, r8, asr r0
   2078c:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   20790:	rscscc	pc, r2, sp, lsl #17
   20794:			; <UNDEFINED> instruction: 0xf8dab932
   20798:	bls	4ac910 <__assert_fail@plt+0x4a90d8>
   2079c:	eorls	r2, sl, #1024	; 0x400
   207a0:	strbhi	pc, [r0], #832	; 0x340	; <UNPREDICTABLE>
   207a4:	blls	268bac <__assert_fail@plt+0x265374>
   207a8:	rscscc	pc, pc, #79	; 0x4f
   207ac:	teqls	r1, r0, lsr r1
   207b0:	vmov.f32	d23, #-27	; 0xc1d80000
   207b4:			; <UNDEFINED> instruction: 0xf88d13c0
   207b8:	blls	166cb84 <__assert_fail@plt+0x166934c>
   207bc:	ldrdvc	pc, [ip], #-138	; 0xffffff76
   207c0:	rsbseq	r9, ip, r7, lsr r3
   207c4:	blls	17454a4 <__assert_fail@plt+0x1741c6c>
   207c8:	stmib	sp, {sl, fp, sp}^
   207cc:	lfmle	f3, 4, [r7, #-252]	; 0xffffff04
   207d0:	bicmi	pc, ip, #76, 12	; 0x4c00000
   207d4:	bicmi	pc, ip, #192, 12	; 0xc000000
   207d8:	vqsub.u8	d4, d16, d12
   207dc:			; <UNDEFINED> instruction: 0x201484b2
   207e0:			; <UNDEFINED> instruction: 0xf004fb00
   207e4:	cdp	7, 4, cr15, cr0, cr2, {7}
   207e8:	rscseq	r4, r8, r3, lsl #12
   207ec:	ldrmi	r9, [pc], -r6, asr #6
   207f0:	cdp	7, 3, cr15, cr10, cr2, {7}
   207f4:	svclt	0x00182f00
   207f8:	subls	r2, sl, r0, lsl #16
   207fc:	strthi	pc, [r1], #0
   20800:	movtls	r2, #29441	; 0x7301
   20804:	strbls	r9, [r5], #-2906	; 0xfffff4a6
   20808:	strbls	r2, [r9], #-2817	; 0xfffff4ff
   2080c:	strhi	pc, [sp], #576	; 0x240
   20810:			; <UNDEFINED> instruction: 0xf06f9832
   20814:	addsmi	r4, r8, #64, 6
   20818:	ldrhi	pc, [r3], #128	; 0x80
   2081c:	addeq	r3, r0, r1
   20820:	cdp	7, 2, cr15, cr2, cr2, {7}
   20824:	stmdacs	r0, {r1, r6, ip, pc}
   20828:	bichi	pc, r5, #0
   2082c:			; <UNDEFINED> instruction: 0xf8da9b5c
   20830:			; <UNDEFINED> instruction: 0xf013205c
   20834:	ldrls	r0, [pc], -r1, lsl #30
   20838:	movwcs	fp, #20244	; 0x4f14
   2083c:	teqls	r8, #402653184	; 0x18000000
   20840:	svclt	0x00cc42ae
   20844:	mvnscc	pc, #79	; 0x4f
   20848:	adcmi	r2, lr, #67108864	; 0x4000000
   2084c:			; <UNDEFINED> instruction: 0x46339318
   20850:	svclt	0x00a89217
   20854:	adcmi	r4, lr, #45088768	; 0x2b00000
   20858:			; <UNDEFINED> instruction: 0x46339314
   2085c:			; <UNDEFINED> instruction: 0x462bbfb8
   20860:	blls	3854a0 <__assert_fail@plt+0x381c68>
   20864:			; <UNDEFINED> instruction: 0xf0002b00
   20868:	bcs	81a30 <__assert_fail@plt+0x7e1f8>
   2086c:	andcs	fp, r4, r8, lsl #30
   20870:	blls	294898 <__assert_fail@plt+0x291060>
   20874:	ldmvs	fp, {r4, r9, fp, ip, pc}^
   20878:	orreq	pc, r0, #50331648	; 0x3000000
   2087c:	svclt	0x000c4313
   20880:	andcs	r2, r0, r4
   20884:	bls	4474b4 <__assert_fail@plt+0x443c7c>
   20888:	svclt	0x00d842ae
   2088c:	bcs	2949c <__assert_fail@plt+0x25c64>
   20890:			; <UNDEFINED> instruction: 0xf040bf18
   20894:	tstmi	r8, #1
   20898:	bls	5474d8 <__assert_fail@plt+0x543ca0>
   2089c:	svclt	0x00d4429e
   208a0:	movwcs	r2, #4864	; 0x1300
   208a4:	svclt	0x00b84296
   208a8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   208ac:	blcs	45528 <__assert_fail@plt+0x41cf0>
   208b0:			; <UNDEFINED> instruction: 0x81bef040
   208b4:	tstls	r6, #3, 30
   208b8:			; <UNDEFINED> instruction: 0xf8cdab1f
   208bc:	adcmi	sl, lr, #76	; 0x4c
   208c0:	movwcs	fp, #4040	; 0xfc8
   208c4:	blcc	45530 <__assert_fail@plt+0x41cf8>
   208c8:	vst1.64	{d20-d22}, [pc], r2
   208cc:	vmvn.i32	q10, #3840	; 0x00000f00
   208d0:	svclt	0x00180203
   208d4:	andls	r2, ip, #67108864	; 0x4000000
   208d8:	blls	5c554c <__assert_fail@plt+0x5c1d14>
   208dc:	vqdmulh.s<illegal width 8>	d2, d0, d4
   208e0:	ldm	pc, {r1, r4, r8, sl, pc}^	; <UNPREDICTABLE>
   208e4:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   208e8:			; <UNDEFINED> instruction: 0x01a90010
   208ec:	eoreq	r0, lr, fp, ror r1
   208f0:	movwls	r2, #62209	; 0xf301
   208f4:	str	r9, [r7, -r5, lsl #6]
   208f8:			; <UNDEFINED> instruction: 0xf0129b0d
   208fc:	svclt	0x00180f01
   20900:	movwls	r2, #54016	; 0xd300
   20904:	blls	55a3f0 <__assert_fail@plt+0x556bb8>
   20908:	vqsub.u8	d4, d16, d19
   2090c:	stflsd	f0, [sp], {142}	; 0x8e
   20910:	ldmdbls	r0, {sp}
   20914:	svcls	0x00144633
   20918:			; <UNDEFINED> instruction: 0x5c11e9dd
   2091c:	blcc	98934 <__assert_fail@plt+0x950fc>
   20920:	adcsmi	r2, fp, #1
   20924:	addshi	pc, sp, #192, 4
   20928:	svclt	0x00b442ab
   2092c:	andcs	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
   20930:	mrslt	r2, R9_usr
   20934:	stcpl	12, cr5, [r2], #552	; 0x228
   20938:	rscsle	r2, r0, r0, lsl #20
   2093c:	ldrmi	fp, [lr], -r8, lsl #2
   20940:	bls	17455c4 <__assert_fail@plt+0x1741d8c>
   20944:			; <UNDEFINED> instruction: 0x46504631
   20948:	mrc2	7, 7, pc, cr8, cr12, {7}
   2094c:	stmdacs	r0, {r1, r3, ip, pc}
   20950:	strhi	pc, [r9], #-64	; 0xffffffc0
   20954:	blcs	875b8 <__assert_fail@plt+0x83d80>
   20958:	blls	c54978 <__assert_fail@plt+0xc51140>
   2095c:	blls	b0cdf0 <__assert_fail@plt+0xb095b8>
   20960:	movwcc	r6, #6171	; 0x181b
   20964:	subhi	pc, ip, #0
   20968:	movwcs	r9, #3134	; 0xc3e
   2096c:	movtls	r9, #17223	; 0x4347
   20970:			; <UNDEFINED> instruction: 0x93206a67
   20974:			; <UNDEFINED> instruction: 0xf9979343
   20978:	bls	ceca50 <__assert_fail@plt+0xce9218>
   2097c:	ldrmi	r2, [r1], -r0, lsl #22
   20980:	ble	685194 <__assert_fail@plt+0x68195c>
   20984:	stmdbcc	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}
   20988:			; <UNDEFINED> instruction: 0xf7fc4650
   2098c:			; <UNDEFINED> instruction: 0x07c3fdfb
   20990:	bvs	fea106b8 <__assert_fail@plt+0xfea0ce80>
   20994:	rscshi	pc, r6, #0, 2
   20998:			; <UNDEFINED> instruction: 0xf000b170
   2099c:	blcs	1a15bc <__assert_fail@plt+0x19dd84>
   209a0:	blvs	a105c8 <__assert_fail@plt+0xa0cd90>
   209a4:	rschi	pc, lr, #0
   209a8:	svclt	0x00480786
   209ac:			; <UNDEFINED> instruction: 0xf1006ae7
   209b0:	strbeq	r8, [r5, -r9, ror #5]
   209b4:	sbcshi	pc, pc, #0, 2
   209b8:	blcs	476c8 <__assert_fail@plt+0x43e90>
   209bc:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
   209c0:	stmdbls	r3, {r1, r5, r6, r7, sl, fp, sp, lr}
   209c4:	eorvc	pc, r1, r3, asr #16
   209c8:			; <UNDEFINED> instruction: 0xf0402a00
   209cc:	bls	701a3c <__assert_fail@plt+0x6fe204>
   209d0:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   209d4:	ldrbeq	r9, [ip], r4, lsl #4
   209d8:	andne	pc, r0, r3, asr #7
   209dc:	andls	fp, r7, ip, asr pc
   209e0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   209e4:	mvnhi	pc, #0, 2
   209e8:	fldmdbxls	r3!, {d9-d35}	;@ Deprecated
   209ec:	blls	6714a0 <__assert_fail@plt+0x66dc68>
   209f0:			; <UNDEFINED> instruction: 0xf8cdbfc8
   209f4:	movwls	r9, #45080	; 0xb018
   209f8:	blge	850910 <__assert_fail@plt+0x84d0d8>
   209fc:	bcc	45c224 <__assert_fail@plt+0x4589ec>
   20a00:	cmphi	r9, r0, asr #6	; <UNPREDICTABLE>
   20a04:			; <UNDEFINED> instruction: 0xf1059b32
   20a08:	ldrmi	r0, [r9, #2305]	; 0x901
   20a0c:	blls	c57328 <__assert_fail@plt+0xc53af0>
   20a10:	vshl.s64	d4, d9, #0
   20a14:			; <UNDEFINED> instruction: 0xf89781d2
   20a18:			; <UNDEFINED> instruction: 0x46293034
   20a1c:	strble	r0, [sp], #-1688	; 0xfffff968
   20a20:	mcrrne	11, 2, r9, sl, cr10
   20a24:	lfmpl	f1, 3, [ip], {51}	; 0x33
   20a28:	blcs	3b61c <__assert_fail@plt+0x37de4>
   20a2c:			; <UNDEFINED> instruction: 0x81b4f000
   20a30:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   20a34:	teqlt	r3, r2, asr #22
   20a38:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
   20a3c:			; <UNDEFINED> instruction: 0x46510a10
   20a40:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   20a44:	stccs	6, cr4, [r0], {4}
   20a48:	tsthi	r3, r0	; <UNPREDICTABLE>
   20a4c:	stmdbls	r3, {r2, r9, fp, ip, pc}
   20a50:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   20a54:	svclt	0x001442a7
   20a58:			; <UNDEFINED> instruction: 0xf0022200
   20a5c:	bcs	21268 <__assert_fail@plt+0x1da30>
   20a60:			; <UNDEFINED> instruction: 0x4649bf18
   20a64:			; <UNDEFINED> instruction: 0x06d89d33
   20a68:	tstls	r3, r4, lsl #4
   20a6c:	ldreq	sp, [r9], -fp, lsl #10
   20a70:	msrhi	SPSR_fc, r0, lsl #2
   20a74:	blcs	47690 <__assert_fail@plt+0x43e58>
   20a78:			; <UNDEFINED> instruction: 0x83acf000
   20a7c:	strls	r9, [r6, #-2821]	; 0xfffff4fb
   20a80:	movwcs	r9, #775	; 0x307
   20a84:	blls	e056b8 <__assert_fail@plt+0xe01e80>
   20a88:	vhsub.u8	d20, d16, d27
   20a8c:	blls	cc0ff8 <__assert_fail@plt+0xcbd7c0>
   20a90:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
   20a94:	ldrmi	r4, [r9, #1575]	; 0x627
   20a98:	bls	d97984 <__assert_fail@plt+0xd9414c>
   20a9c:	ble	fedb14f0 <__assert_fail@plt+0xfedadcb8>
   20aa0:	ldrbmi	r1, [r0], -r9, lsr #25
   20aa4:			; <UNDEFINED> instruction: 0xf926f7fb
   20aa8:	stmdacs	r0, {r5, ip, pc}
   20aac:	msrhi	SPSR_fs, #64	; 0x40
   20ab0:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   20ab4:			; <UNDEFINED> instruction: 0x06989d33
   20ab8:	ldrle	r4, [r1, #1577]!	; 0x629
   20abc:	ldrdlt	pc, [r8], -r7
   20ac0:			; <UNDEFINED> instruction: 0xf1bb9e3e
   20ac4:	vpmax.f32	d16, d0, d0
   20ac8:			; <UNDEFINED> instruction: 0xf10681c9
   20acc:			; <UNDEFINED> instruction: 0xf8cd0380
   20ad0:			; <UNDEFINED> instruction: 0xf04f9054
   20ad4:	strtmi	r0, [r9], r0, lsl #16
   20ad8:	bcc	fe45c300 <__assert_fail@plt+0xfe458ac8>
   20adc:	subs	r4, lr, fp, asr r6
   20ae0:	ldrble	r0, [r7, #-1988]	; 0xfffff83c
   20ae4:	ldrble	r0, [r5], #-1809	; 0xfffff8ef
   20ae8:	strle	r0, [r1, #-1681]	; 0xfffff96f
   20aec:	ldrble	r0, [r1, #-1924]	; 0xfffff87c
   20af0:	strle	r0, [r1, #-1553]	; 0xfffff9ef
   20af4:	strble	r0, [sp, #-1794]	; 0xfffff8fe
   20af8:	mrc	6, 0, r4, cr8, cr3, {2}
   20afc:			; <UNDEFINED> instruction: 0x46581a90
   20b00:			; <UNDEFINED> instruction: 0xf8cd462a
   20b04:			; <UNDEFINED> instruction: 0xf7fe9000
   20b08:	strmi	pc, [r3], -pc, lsl #23
   20b0c:	eorsle	r2, lr, r0, lsl #16
   20b10:			; <UNDEFINED> instruction: 0x46509c33
   20b14:	ldrmi	r9, [ip], #-2631	; 0xfffff5b9
   20b18:			; <UNDEFINED> instruction: 0x46214293
   20b1c:			; <UNDEFINED> instruction: 0x4613bfb8
   20b20:			; <UNDEFINED> instruction: 0xf7fb9347
   20b24:	eorls	pc, r1, fp, lsr r9	; <UNPREDICTABLE>
   20b28:			; <UNDEFINED> instruction: 0xf0402800
   20b2c:	ldmvs	r3!, {r0, r1, r3, r7, r8, pc}^
   20b30:			; <UNDEFINED> instruction: 0xf8dd200c
   20b34:	ldmibvs	r1!, {r3, r8, ip, sp, pc}
   20b38:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   20b3c:	eorcc	pc, r4, fp, asr r8	; <UNPREDICTABLE>
   20b40:	andne	pc, r2, #0, 22
   20b44:			; <UNDEFINED> instruction: 0xf0002b00
   20b48:	stfged	f0, [r2, #-36]!	; 0xffffffdc
   20b4c:			; <UNDEFINED> instruction: 0x46286a99
   20b50:			; <UNDEFINED> instruction: 0xf95ef7fc
   20b54:	stmdacs	r0, {r0, r5, ip, pc}
   20b58:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
   20b5c:			; <UNDEFINED> instruction: 0x1e619a3f
   20b60:			; <UNDEFINED> instruction: 0xf7fc4650
   20b64:	strtmi	pc, [sl], -pc, lsl #26
   20b68:			; <UNDEFINED> instruction: 0xf8dd4631
   20b6c:	strmi	fp, [r3], -r8, lsl #2
   20b70:			; <UNDEFINED> instruction: 0xf7fca821
   20b74:			; <UNDEFINED> instruction: 0x4603f9bf
   20b78:			; <UNDEFINED> instruction: 0xf84b9824
   20b7c:			; <UNDEFINED> instruction: 0xf7e23024
   20b80:	blls	10db828 <__assert_fail@plt+0x10d7ff0>
   20b84:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   20b88:			; <UNDEFINED> instruction: 0xf0002a00
   20b8c:			; <UNDEFINED> instruction: 0xf8dd80fe
   20b90:	ldmvs	fp!, {r2, r3, r6, r7, ip, pc}
   20b94:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   20b98:	vshl.s64	d4, d8, #0
   20b9c:	ldmvs	sl!, {r2, r3, r4, r6, r8, pc}^
   20ba0:	ldrdlt	pc, [r0], -r6
   20ba4:	eorpl	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   20ba8:	sbceq	lr, r5, #11264	; 0x2c00
   20bac:			; <UNDEFINED> instruction: 0x06c17990
   20bb0:	ldmdavs	r4, {r4, r5, r6, r7, r8, sl, ip, lr, pc}^
   20bb4:	blls	3457dc <__assert_fail@plt+0x341fa4>
   20bb8:	addsle	r4, sp, r3, lsr #4
   20bbc:			; <UNDEFINED> instruction: 0x46499a3f
   20bc0:			; <UNDEFINED> instruction: 0xf7fc4650
   20bc4:	pldw	[r4], #-3295	; 0xfffff321
   20bc8:	blls	23c9d0 <__assert_fail@plt+0x239198>
   20bcc:	andcs	pc, r9, #196, 6	; 0x10000003
   20bd0:	ldreq	sp, [r1, -r6, lsl #3]
   20bd4:	strbeq	sp, [r4, r8, lsl #11]
   20bd8:			; <UNDEFINED> instruction: 0xe785d4dc
   20bdc:	adcsmi	r9, r3, #14336	; 0x3800
   20be0:	blls	4d80f0 <__assert_fail@plt+0x4d48b8>
   20be4:	stcls	14, cr1, [sp], {114}	; 0x72
   20be8:	ldcls	0, cr2, [r0, #-0]
   20bec:	svcls	0x000e441a
   20bf0:			; <UNDEFINED> instruction: 0xf8124633
   20bf4:	stclpl	15, cr1, [r9], #-4
   20bf8:	stmdbcs	r0, {r0, r5, r6, sl, fp, ip, lr}
   20bfc:	sbcshi	pc, r5, #64	; 0x40
   20c00:	andcs	r3, r1, r1, lsl #6
   20c04:	ldrhle	r4, [r4, #43]!	; 0x2b
   20c08:	vmlals.f64	d9, d14, d14
   20c0c:	blls	485890 <__assert_fail@plt+0x482058>
   20c10:	addsmi	r9, lr, #16, 20	; 0x10000
   20c14:	blls	4d0af4 <__assert_fail@plt+0x4cd2bc>
   20c18:	ldcpl	3, cr2, [fp]
   20c1c:	ldfplp	f3, [r3], {2}
   20c20:	vldmiapl	r3, {s19-s31}
   20c24:			; <UNDEFINED> instruction: 0xf47f2b00
   20c28:	ldrbmi	sl, [r0], ip, lsl #29
   20c2c:	ldrdge	pc, [ip], #-141	; 0xffffff73
   20c30:	stmdals	r2, {r0, r8, r9, sp}^
   20c34:	tst	sl, sl, lsl #6
   20c38:	adcsmi	r9, r3, #14336	; 0x3800
   20c3c:	blls	4d8094 <__assert_fail@plt+0x4d485c>
   20c40:	ldmib	sp, {r1, r4, r5, r6, r9, sl, fp, ip}^
   20c44:	tstcs	r0, sp, lsl #10
   20c48:			; <UNDEFINED> instruction: 0x4633441a
   20c4c:	svceq	0x0001f812
   20c50:	stmdblt	r0!, {r5, sl, fp, ip, lr}
   20c54:	tstcs	r1, r1, lsl #6
   20c58:	mvnsle	r4, fp, lsr #5
   20c5c:	stmdbcs	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   20c60:	mcrge	4, 3, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   20c64:	tstls	pc, #31457280	; 0x1e00000
   20c68:	adcsmi	r9, r3, #14336	; 0x3800
   20c6c:	mcrge	4, 3, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   20c70:	blls	85abac <__assert_fail@plt+0x857374>
   20c74:	blcs	46d84 <__assert_fail@plt+0x4354c>
   20c78:	orrshi	pc, sl, r0, asr #32
   20c7c:	subsle	r2, pc, r0, lsl #16
   20c80:	bls	2078c4 <__assert_fail@plt+0x20408c>
   20c84:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   20c88:	cmple	r9, sl, lsl r2
   20c8c:	bpl	45c4f4 <__assert_fail@plt+0x458cbc>
   20c90:	andcs	r9, r0, #52224	; 0xcc00
   20c94:	bl	485a8 <__assert_fail@plt+0x44d70>
   20c98:	and	r0, r4, r3, lsl #1
   20c9c:	svcne	0x0004f850
   20ca0:	stmdbcs	r0, {r0, r9, sp}
   20ca4:			; <UNDEFINED> instruction: 0x461cd13b
   20ca8:	addsmi	r3, lr, #67108864	; 0x4000000
   20cac:			; <UNDEFINED> instruction: 0xf8dddaf6
   20cb0:	tstlt	r2, r8, lsl r0
   20cb4:	bls	305d88 <__assert_fail@plt+0x302550>
   20cb8:	ldmdavs	r3, {r1, r3, r4, r8, ip, sp, pc}
   20cbc:	strmi	r9, [fp], #-2307	; 0xfffff6fd
   20cc0:			; <UNDEFINED> instruction: 0xf1b96013
   20cc4:			; <UNDEFINED> instruction: 0xf0003fff
   20cc8:			; <UNDEFINED> instruction: 0xf1198097
   20ccc:			; <UNDEFINED> instruction: 0xf0000f02
   20cd0:	blls	2815ac <__assert_fail@plt+0x27dd74>
   20cd4:	smlabtls	r0, sp, r8, pc	; <UNPREDICTABLE>
   20cd8:			; <UNDEFINED> instruction: 0x06da7f1b
   20cdc:	sbcshi	pc, r2, r0, lsl #2
   20ce0:	blcs	87a50 <__assert_fail@plt+0x84218>
   20ce4:	andshi	pc, r6, #64, 4
   20ce8:	strbmi	r9, [fp], -r2, asr #24
   20cec:			; <UNDEFINED> instruction: 0xf8544650
   20cf0:			; <UNDEFINED> instruction: 0xf1011029
   20cf4:	stmvs	r9, {r2, r3, r9}
   20cf8:	stc2l	7, cr15, [r6], #1008	; 0x3f0
   20cfc:			; <UNDEFINED> instruction: 0xf8939b13
   20d00:	andls	r3, r3, r8, asr r0
   20d04:	ldrbeq	r9, [r8, r1, asr #32]
   20d08:	sbchi	pc, lr, r0, lsl #2
   20d0c:	fldmiaxvs	fp, {d25-d33}	;@ Deprecated
   20d10:			; <UNDEFINED> instruction: 0xf0402b00
   20d14:	ldrbmi	r8, [r0], r7, asr #1
   20d18:	ldrdge	pc, [ip], #-141	; 0xffffff73
   20d1c:	andcs	lr, r0, #1073741856	; 0x40000020
   20d20:			; <UNDEFINED> instruction: 0x46284651
   20d24:			; <UNDEFINED> instruction: 0xf7ff9333
   20d28:	blls	85f8ac <__assert_fail@plt+0x85c074>
   20d2c:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   20d30:	subhi	pc, lr, #64	; 0x40
   20d34:	str	r9, [fp, r2, asr #16]!
   20d38:	stmdacs	r0, {r2, r9, sl, lr}
   20d3c:	mcrge	4, 4, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   20d40:			; <UNDEFINED> instruction: 0x9018f8dd
   20d44:	stmiavs	r1!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   20d48:	andeq	pc, ip, #4, 2
   20d4c:	ldrbmi	r4, [r0], -fp, lsr #12
   20d50:	ldc2	7, cr15, [sl], #1008	; 0x3f0
   20d54:			; <UNDEFINED> instruction: 0xf43f2800
   20d58:	pkhbt	sl, fp, r6, lsl #29
   20d5c:	vstmdbge	r2!, {s24-s30}
   20d60:	andeq	lr, r7, r5, lsl #17
   20d64:	bls	fe86f0 <__assert_fail@plt+0xfe4eb8>
   20d68:			; <UNDEFINED> instruction: 0xf7fc4650
   20d6c:	strtmi	pc, [sl], -fp, lsl #24
   20d70:			; <UNDEFINED> instruction: 0x46034631
   20d74:			; <UNDEFINED> instruction: 0xf7fca821
   20d78:	blls	10df074 <__assert_fail@plt+0x10db83c>
   20d7c:	eoreq	pc, r4, fp, asr #16
   20d80:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   20d84:			; <UNDEFINED> instruction: 0xf47f2a00
   20d88:	stmdals	r1!, {r1, r8, r9, sl, fp, sp, pc}
   20d8c:			; <UNDEFINED> instruction: 0xf43f2800
   20d90:			; <UNDEFINED> instruction: 0xf8ddaefe
   20d94:	subs	r9, r8, r4, asr r0
   20d98:	vstrcs	d6, [r0, #-244]	; 0xffffff0c
   20d9c:	msrhi	CPSR_xc, r0
   20da0:			; <UNDEFINED> instruction: 0x46509933
   20da4:	stmdbcc	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}
   20da8:	blx	ffb5eda2 <__assert_fail@plt+0xffb5b56a>
   20dac:	svclt	0x004807c6
   20db0:	strvc	pc, [r0], #1284	; 0x504
   20db4:	eormi	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   20db8:	bls	d9a6b0 <__assert_fail@plt+0xd96e78>
   20dbc:			; <UNDEFINED> instruction: 0xf6bf4293
   20dc0:	strbt	sl, [sp], -sl, lsr #28
   20dc4:	stmdbge	r2!, {r0, r1, r8, r9, fp, ip, pc}
   20dc8:	stmib	sp, {r4, r6, r9, sl, lr}^
   20dcc:	stmib	sp, {r1, r5, r9, sl, lr}^
   20dd0:	stmib	sp, {r1, r2, r5, r9, sl, sp, lr}^
   20dd4:	strtls	r3, [r8], -r4, lsr #18
   20dd8:	blx	65edde <__assert_fail@plt+0x65b5a6>
   20ddc:	stmdals	r8!, {r0, r2, r9, sl, lr}
   20de0:	ldmib	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20de4:			; <UNDEFINED> instruction: 0xf0402d00
   20de8:	stmdavs	r3!, {r0, r6, r9, pc}
   20dec:			; <UNDEFINED> instruction: 0xf0402b00
   20df0:	strtmi	r8, [r0], -lr, lsl #2
   20df4:	stmib	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20df8:			; <UNDEFINED> instruction: 0xf7fb4650
   20dfc:	mrcls	10, 0, APSR_nzcv, cr15, cr13, {2}
   20e00:	bls	547a68 <__assert_fail@plt+0x544230>
   20e04:	blls	3b1e84 <__assert_fail@plt+0x3ae64c>
   20e08:	addsmi	r9, lr, #32505856	; 0x1f00000
   20e0c:	movwcs	fp, #4052	; 0xfd4
   20e10:	addsmi	r2, r6, #67108864	; 0x4000000
   20e14:			; <UNDEFINED> instruction: 0xf043bfb8
   20e18:	blcs	21a24 <__assert_fail@plt+0x1e1ec>
   20e1c:	cfldrdge	mvd15, [sp, #-252]	; 0xffffff04
   20e20:	movwcs	lr, #5891	; 0x1703
   20e24:	bmi	ff545a54 <__assert_fail@plt+0xff54221c>
   20e28:	ldrbtmi	r4, [sl], #-3025	; 0xfffff42f
   20e2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20e30:	subsmi	r9, sl, fp, asr #22
   20e34:	rsbhi	pc, r5, #64	; 0x40
   20e38:	sublt	r9, sp, sl, lsl #16
   20e3c:	blhi	dc138 <__assert_fail@plt+0xd8900>
   20e40:	svchi	0x00f0e8bd
   20e44:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   20e48:	eorls	r9, r0, r2, asr #22
   20e4c:			; <UNDEFINED> instruction: 0xf0002b00
   20e50:	strcs	r8, [r0], #-215	; 0xffffff29
   20e54:			; <UNDEFINED> instruction: 0x4649e5f0
   20e58:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   20e5c:	nopls	{0}	; <UNPREDICTABLE>
   20e60:			; <UNDEFINED> instruction: 0x46d0e5de
   20e64:	ldrdge	pc, [ip], #-141	; 0xffffff73
   20e68:	andls	r9, sl, pc, lsl r3
   20e6c:			; <UNDEFINED> instruction: 0xf7e29842
   20e70:			; <UNDEFINED> instruction: 0xf8dae9b0
   20e74:	blcs	2cfac <__assert_fail@plt+0x29774>
   20e78:	adchi	pc, r6, r0, asr #32
   20e7c:			; <UNDEFINED> instruction: 0xf7fb4640
   20e80:	bfi	pc, r9, (invalid: 19:16)	; <UNPREDICTABLE>
   20e84:	fldmiaxvs	fp, {d25-d33}	;@ Deprecated
   20e88:			; <UNDEFINED> instruction: 0xf43f2b00
   20e8c:	mcrrls	15, 4, sl, r2, cr4
   20e90:	ldrbmi	r4, [r0], -fp, asr #12
   20e94:	eorne	pc, r9, r4, asr r8	; <UNPREDICTABLE>
   20e98:	andeq	pc, ip, #1073741824	; 0x40000000
   20e9c:			; <UNDEFINED> instruction: 0xf7fc6889
   20ea0:	subls	pc, r1, r3, lsl ip	; <UNPREDICTABLE>
   20ea4:	movwls	r9, #15169	; 0x3b41
   20ea8:	movwls	r9, #19262	; 0x4b3e
   20eac:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   20eb0:			; <UNDEFINED> instruction: 0xf0804599
   20eb4:			; <UNDEFINED> instruction: 0xf1098191
   20eb8:	b	13e3ac4 <__assert_fail@plt+0x13e028c>
   20ebc:	strtmi	r0, [r8], -fp, lsl #11
   20ec0:	b	ff4dee50 <__assert_fail@plt+0xff4db618>
   20ec4:	stmdacs	r0, {r2, r9, sl, lr}
   20ec8:	teqhi	r8, r0	; <UNPREDICTABLE>
   20ecc:	vldmiavs	lr, {d25-d26}
   20ed0:			; <UNDEFINED> instruction: 0xf43f2e00
   20ed4:	qsub16mi	sl, r8, r7
   20ed8:	b	ff1dee68 <__assert_fail@plt+0xff1db630>
   20edc:	beq	45c704 <__assert_fail@plt+0x458ecc>
   20ee0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   20ee4:			; <UNDEFINED> instruction: 0x81b8f000
   20ee8:			; <UNDEFINED> instruction: 0xf10dab22
   20eec:			; <UNDEFINED> instruction: 0x26000898
   20ef0:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx13
   20ef4:	b	13ef93c <__assert_fail@plt+0x13ec104>
   20ef8:	smlabbcs	r0, fp, r2, r0
   20efc:	andls	r4, r6, #56, 12	; 0x3800000
   20f00:	bl	155ee90 <__assert_fail@plt+0x155b658>
   20f04:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
   20f08:	ldrbmi	r4, [r0], -r2, lsr #14
   20f0c:	bne	fe45c774 <__assert_fail@plt+0xfe458f3c>
   20f10:	strcc	lr, [r4, #-2509]!	; 0xfffff633
   20f14:	strvs	lr, [r0], -r8, asr #19
   20f18:	andvs	pc, r8, r8, asr #17
   20f1c:	blx	1ddef20 <__assert_fail@plt+0x1ddb6e8>
   20f20:	stmdals	r8!, {r0, r7, r9, sl, lr}
   20f24:	ldmdb	r4, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20f28:	svceq	0x0000f1b9
   20f2c:	orrhi	pc, r3, r0, asr #32
   20f30:	stmdbcs	r0, {r0, r5, fp, sp, lr}
   20f34:	orrshi	pc, sp, r0, asr #32
   20f38:	stmdbcs	r0, {r0, r3, r4, r5, fp, sp, lr}
   20f3c:	orrshi	pc, r9, r0, asr #32
   20f40:	movwle	r3, #56577	; 0xdd01
   20f44:	blls	10c7764 <__assert_fail@plt+0x10c3f2c>
   20f48:	ldrmi	r3, [sl], #-2564	; 0xfffff5fc
   20f4c:	stcne	8, cr15, [r4, #-328]	; 0xfffffeb8
   20f50:			; <UNDEFINED> instruction: 0xf891b121
   20f54:			; <UNDEFINED> instruction: 0x06db3034
   20f58:	rscshi	pc, sl, r0, lsl #2
   20f5c:	rscsle	r3, r5, #1, 26	; 0x40
   20f60:			; <UNDEFINED> instruction: 0xf7e24620
   20f64:			; <UNDEFINED> instruction: 0x4638e936
   20f68:	ldmdb	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f6c:			; <UNDEFINED> instruction: 0xf7fb4650
   20f70:	vnmlsls.f16	s30, s31, s7	; <UNPREDICTABLE>
   20f74:	bvs	feedac8c <__assert_fail@plt+0xfeed7454>
   20f78:	strtmi	r4, [r1], -r3, lsl #12
   20f7c:			; <UNDEFINED> instruction: 0xf7fba820
   20f80:			; <UNDEFINED> instruction: 0x4607ffb9
   20f84:			; <UNDEFINED> instruction: 0xf47f2f00
   20f88:	blls	84c3ec <__assert_fail@plt+0x848bb4>
   20f8c:			; <UNDEFINED> instruction: 0xf8dd46d0
   20f90:	blcs	3490c8 <__assert_fail@plt+0x345890>
   20f94:			; <UNDEFINED> instruction: 0xf43f930a
   20f98:	blmi	1e4cd44 <__assert_fail@plt+0x1e4950c>
   20f9c:	eorsmi	pc, r5, #64, 4
   20fa0:	ldmdami	r8!, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
   20fa4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   20fa8:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   20fac:	mcrr	7, 14, pc, r4, cr2	; <UNPREDICTABLE>
   20fb0:			; <UNDEFINED> instruction: 0xf8dd46d0
   20fb4:	movwcs	sl, #49228	; 0xc04c
   20fb8:			; <UNDEFINED> instruction: 0xf7e2930a
   20fbc:			; <UNDEFINED> instruction: 0xf8dae90a
   20fc0:	blcs	2d0f8 <__assert_fail@plt+0x298c0>
   20fc4:	svcge	0x005af43f
   20fc8:			; <UNDEFINED> instruction: 0xf7fb4640
   20fcc:	stmdals	sl, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
   20fd0:	ldm	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20fd4:			; <UNDEFINED> instruction: 0xf7e29846
   20fd8:			; <UNDEFINED> instruction: 0xe74fe8fc
   20fdc:	movwls	r9, #19227	; 0x4b1b
   20fe0:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   20fe4:	ldmdals	lr!, {r0, r1, r2, r4, r5, r6, r7, sl, sp, lr, pc}
   20fe8:			; <UNDEFINED> instruction: 0xf7fc4639
   20fec:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   20ff0:	cfldrsge	mvf15, [sl, #-508]	; 0xfffffe04
   20ff4:	andcs	r9, ip, #67584	; 0x10800
   20ff8:	blcs	45880 <__assert_fail@plt+0x42048>
   20ffc:	svcge	0x0029f47f
   21000:	movwcs	r4, #50896	; 0xc6d0
   21004:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21008:	movwls	r2, #40960	; 0xa000
   2100c:	stmdals	r2, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   21010:			; <UNDEFINED> instruction: 0xf8dd46d0
   21014:			; <UNDEFINED> instruction: 0xf7e2a04c
   21018:	blls	11b390 <__assert_fail@plt+0x117b58>
   2101c:	stmib	sp, {r1, r6, sl, ip, pc}^
   21020:	blls	16c5d28 <__assert_fail@plt+0x16c24f0>
   21024:			; <UNDEFINED> instruction: 0xf43f2b00
   21028:	blls	16cccb4 <__assert_fail@plt+0x16c947c>
   2102c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   21030:	bls	16c15c0 <__assert_fail@plt+0x16bdd88>
   21034:			; <UNDEFINED> instruction: 0xf1a39b1a
   21038:	bl	61460 <__assert_fail@plt+0x5dc28>
   2103c:			; <UNDEFINED> instruction: 0xf04f01c2
   21040:	ldrshvs	r3, [sl], #47	; 0x2f
   21044:	svccs	0x0008f843
   21048:			; <UNDEFINED> instruction: 0xd1fa4299
   2104c:	andcs	r9, r0, r9, lsl #22
   21050:			; <UNDEFINED> instruction: 0x9c1a9a5a
   21054:	bcc	80cc8 <__assert_fail@plt+0x7d490>
   21058:			; <UNDEFINED> instruction: 0xf0839940
   2105c:	svclt	0x00180310
   21060:	eorvs	r2, r0, r1, lsl #4
   21064:	tstne	r3, #73728	; 0x12000
   21068:			; <UNDEFINED> instruction: 0xf0406061
   2106c:			; <UNDEFINED> instruction: 0xf89d812b
   21070:	strdcs	r5, [r0, -r0]
   21074:			; <UNDEFINED> instruction: 0x9e309a1a
   21078:			; <UNDEFINED> instruction: 0xf8dd9f2c
   2107c:	ldcls	0, cr12, [pc], {196}	; 0xc4
   21080:	ldrd	pc, [r8, #-141]!	; 0xffffff73
   21084:			; <UNDEFINED> instruction: 0xf852e001
   21088:	mrrcne	15, 0, r3, r8, cr8
   2108c:	ldmdavs	r0, {r0, r1, r2, ip, lr, pc}^
   21090:			; <UNDEFINED> instruction: 0xf0402d00
   21094:	strtmi	r8, [r3], #-267	; 0xfffffef5
   21098:	stmib	r2, {r5, sl, lr}^
   2109c:	mrscc	r3, (UNDEF: 1)
   210a0:	mvnsle	r4, r1, ror r5
   210a4:	blcs	47d1c <__assert_fail@plt+0x444e4>
   210a8:	bls	16d84ec <__assert_fail@plt+0x16d4cb4>
   210ac:	ldmdals	sl, {r2, r3, r4, r8, r9, fp, ip, pc}
   210b0:			; <UNDEFINED> instruction: 0x46194413
   210b4:	biceq	lr, r2, #0, 22
   210b8:	biceq	lr, r1, r0, lsl #22
   210bc:	rscscc	pc, pc, #79	; 0x4f
   210c0:	andcs	lr, r0, #3194880	; 0x30c000
   210c4:	addsmi	r3, r9, #8, 6	; 0x20000000
   210c8:			; <UNDEFINED> instruction: 0xf8dad1fa
   210cc:	stmdals	r2, {r2, r7, ip}^
   210d0:			; <UNDEFINED> instruction: 0xf43f2900
   210d4:	blls	16ccc0c <__assert_fail@plt+0x16c93d4>
   210d8:			; <UNDEFINED> instruction: 0xf67f2b01
   210dc:	svcls	0x001aaec8
   210e0:	vnmlsne.f16	s7, s24, s8	; <UNPREDICTABLE>
   210e4:			; <UNDEFINED> instruction: 0xf1072300
   210e8:			; <UNDEFINED> instruction: 0xf1070608
   210ec:			; <UNDEFINED> instruction: 0xf851050c
   210f0:	addsmi	r2, sl, #4, 30
   210f4:	andcc	sp, r1, #10
   210f8:	eorscs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   210fc:	eorscs	pc, r3, r6, asr #16
   21100:	bl	1fb130 <__assert_fail@plt+0x1f78f8>
   21104:	ldmvs	r2, {r1, r6, r7, r9}^
   21108:	eorscs	pc, r3, r5, asr #16
   2110c:	addsmi	r3, ip, #67108864	; 0x4000000
   21110:	strt	sp, [ip], sp, ror #3
   21114:	vldmiavs	r3, {s19-s37}
   21118:			; <UNDEFINED> instruction: 0xf47f2b00
   2111c:			; <UNDEFINED> instruction: 0x46d0aeb8
   21120:			; <UNDEFINED> instruction: 0xe77e4692
   21124:			; <UNDEFINED> instruction: 0xf7ff9911
   21128:			; <UNDEFINED> instruction: 0xf89abb3e
   2112c:			; <UNDEFINED> instruction: 0xf0133058
   21130:			; <UNDEFINED> instruction: 0xf47f0302
   21134:	movtls	sl, #11117	; 0x2b6d
   21138:	bllt	1e5f13c <__assert_fail@plt+0x1e5b904>
   2113c:			; <UNDEFINED> instruction: 0xf8dd46d0
   21140:	movwcs	sl, #49228	; 0xc04c
   21144:	movwls	r9, #43074	; 0xa842
   21148:	mulcs	r8, r1, r6
   2114c:	bllt	fe95f150 <__assert_fail@plt+0xfe95b918>
   21150:	andeq	pc, ip, #1073741824	; 0x40000000
   21154:	stmvs	r9, {r0, r1, r3, r5, r9, sl, lr}
   21158:			; <UNDEFINED> instruction: 0xf7fc4650
   2115c:			; <UNDEFINED> instruction: 0xf105fab5
   21160:	andls	r0, r3, r1, lsl #22
   21164:	ldrbmi	lr, [r0], r7, asr #13
   21168:			; <UNDEFINED> instruction: 0xf8dd9842
   2116c:	ldrbt	sl, [lr], -ip, asr #32
   21170:			; <UNDEFINED> instruction: 0x000002b4
   21174:	andeq	lr, r1, sl, asr #12
   21178:	andeq	sp, r1, r6, ror #28
   2117c:	andeq	fp, r0, r0, asr #29
   21180:	andeq	fp, r0, r6, lsl #27
   21184:	strdeq	fp, [r0], -r2
   21188:	ldrbmi	r2, [r0], ip, lsl #16
   2118c:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21190:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   21194:	vpadd.i8	q10, q0, q10
   21198:	ldmdbmi	r4!, {r2, r3, r5, r6, r9, lr}^
   2119c:	ldrbtmi	r4, [fp], #-2164	; 0xfffff78c
   211a0:	teqcc	r0, #2030043136	; 0x79000000
   211a4:			; <UNDEFINED> instruction: 0xf7e24478
   211a8:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
   211ac:	blge	ff29e2b0 <__assert_fail@plt+0xff29aa78>
   211b0:	tstls	pc, #31457280	; 0x1e00000
   211b4:			; <UNDEFINED> instruction: 0xf997e558
   211b8:	blcs	2d290 <__assert_fail@plt+0x29a58>
   211bc:	blls	197e10 <__assert_fail@plt+0x1945d8>
   211c0:	ldrdls	pc, [ip], -sp
   211c4:			; <UNDEFINED> instruction: 0xf43f2b00
   211c8:	blls	18c7c0 <__assert_fail@plt+0x188f88>
   211cc:	str	r9, [fp], #-775	; 0xfffffcf9
   211d0:	ldrt	r4, [fp], #-1540	; 0xfffff9fc
   211d4:	ldrb	r4, [r4, #-1705]!	; 0xfffff957
   211d8:	movwcs	r4, #50896	; 0xc6d0
   211dc:	ldrdge	pc, [ip], #-141	; 0xffffff73
   211e0:	movwls	r4, #42528	; 0xa620
   211e4:	blls	11aaf8 <__assert_fail@plt+0x1172c0>
   211e8:	andeq	pc, ip, #-1073741823	; 0xc0000001
   211ec:			; <UNDEFINED> instruction: 0x465068b9
   211f0:	blx	1adf1e8 <__assert_fail@plt+0x1adb9b0>
   211f4:	stmdacs	r0, {r0, r1, r2, ip, pc}
   211f8:			; <UNDEFINED> instruction: 0xf04fd1e1
   211fc:			; <UNDEFINED> instruction: 0xf7ff39ff
   21200:			; <UNDEFINED> instruction: 0xf107bbf3
   21204:			; <UNDEFINED> instruction: 0xf1070108
   21208:	movwcs	r0, #524	; 0x20c
   2120c:	tstls	r6, r0, asr r6
   21210:			; <UNDEFINED> instruction: 0xf7fc9204
   21214:	strmi	pc, [r1], r7, ror #18
   21218:	stmdacs	r0, {r5, ip, pc}
   2121c:	cfldrdge	mvd15, [r1, #-508]	; 0xfffffe04
   21220:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   21224:			; <UNDEFINED> instruction: 0xf0139a04
   21228:	stmdbls	r6, {r6, r8, r9, sl, fp}
   2122c:	andcs	sp, r0, #-1073741812	; 0xc000000c
   21230:			; <UNDEFINED> instruction: 0xf7ff9204
   21234:			; <UNDEFINED> instruction: 0x464dbbd0
   21238:			; <UNDEFINED> instruction: 0xf7e14620
   2123c:	cdp	15, 1, cr14, cr8, cr10, {6}
   21240:			; <UNDEFINED> instruction: 0xf7e10a10
   21244:	stccs	15, cr14, [r1, #-792]	; 0xfffffce8
   21248:	cfldrdge	mvd15, [r6, #252]	; 0xfc
   2124c:	stmdals	r2, {r4, r6, r7, r9, sl, lr}^
   21250:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21254:	str	r9, [sl], -sl, lsl #10
   21258:	movwcs	r4, #50720	; 0xc620
   2125c:	movwls	r4, #42704	; 0xa6d0
   21260:	ldrdge	pc, [ip], #-141	; 0xffffff73
   21264:	svc	0x00b4f7e1
   21268:	str	r9, [r0], -r2, asr #16
   2126c:	bvs	45ca94 <__assert_fail@plt+0x45925c>
   21270:	stmdals	r4, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   21274:			; <UNDEFINED> instruction: 0x463a465b
   21278:			; <UNDEFINED> instruction: 0xf7fb4621
   2127c:	strtmi	pc, [r9], r3, ror #31
   21280:	ldrtmi	r4, [r8], -r5, lsl #12
   21284:	svc	0x00a4f7e1
   21288:			; <UNDEFINED> instruction: 0xf43f2d00
   2128c:	movwcs	sl, #3776	; 0xec0
   21290:	bcc	45cab8 <__assert_fail@plt+0x459280>
   21294:			; <UNDEFINED> instruction: 0x4650e7d0
   21298:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
   2129c:	eorls	r4, r0, r1, lsl #13
   212a0:			; <UNDEFINED> instruction: 0xf47f2800
   212a4:			; <UNDEFINED> instruction: 0xf897ad0e
   212a8:			; <UNDEFINED> instruction: 0xe7c03034
   212ac:	svclt	0x0014429e
   212b0:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   212b4:	addmi	r4, r6, #103809024	; 0x6300000
   212b8:	svclt	0x000c6013
   212bc:			; <UNDEFINED> instruction: 0xf8574660
   212c0:	strbt	r0, [r8], r0, lsr #32
   212c4:			; <UNDEFINED> instruction: 0x3058f89a
   212c8:	strle	r0, [r6, #-2012]	; 0xfffff824
   212cc:	ldrdcc	pc, [ip], #-138	; 0xffffff76
   212d0:	svclt	0x00d42b00
   212d4:	movwcs	r2, #4864	; 0x1300
   212d8:	blls	785f54 <__assert_fail@plt+0x78271c>
   212dc:	ldcls	6, cr4, [sl], {65}	; 0x41
   212e0:	movwls	r9, #2057	; 0x809
   212e4:			; <UNDEFINED> instruction: 0x46239a5a
   212e8:	blx	fe05f2e8 <__assert_fail@plt+0xfe05bab0>
   212ec:			; <UNDEFINED> instruction: 0xf47f2800
   212f0:	stmdavs	r3!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, pc}
   212f4:	bls	105ade8 <__assert_fail@plt+0x10575b0>
   212f8:	ldmdbls	sl, {r8, r9, sp}
   212fc:	andcc	lr, r0, #3162112	; 0x304000
   21300:			; <UNDEFINED> instruction: 0xf7e1e6b5
   21304:	bls	c1d29c <__assert_fail@plt+0xc19a64>
   21308:	ldmdbls	r1!, {r0, r2, r3, sl, fp, ip, pc}
   2130c:	addsmi	r1, r9, #733184	; 0xb3000
   21310:	ldmdbls	r1, {r1, r3, r4, r8, fp, ip, lr, pc}
   21314:	svclt	0x00c942b1
   21318:	strtmi	r9, [r3], -sl, lsr #18
   2131c:	ldmdbne	fp, {r0, r1, r3, r6, r7, sl, fp, ip, lr}
   21320:	blcs	3f394 <__assert_fail@plt+0x3bb5c>
   21324:	blge	39e528 <__assert_fail@plt+0x39acf0>
   21328:	ldmdbls	r4, {r3, r4, r8, r9, fp, ip, pc}
   2132c:	blls	3b23ac <__assert_fail@plt+0x3aeb74>
   21330:	addsmi	r9, lr, #32505856	; 0x1f00000
   21334:	movwcs	fp, #4052	; 0xfd4
   21338:	addmi	r2, lr, #67108864	; 0x4000000
   2133c:			; <UNDEFINED> instruction: 0xf043bfb8
   21340:	blcs	21f4c <__assert_fail@plt+0x1e714>
   21344:	ldrbt	sp, [r0], #-225	; 0xffffff1f
   21348:			; <UNDEFINED> instruction: 0x46319a5c
   2134c:			; <UNDEFINED> instruction: 0xf7fc4650
   21350:	ldmdblt	r0, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   21354:	bne	fed07c18 <__assert_fail@plt+0xfed043e0>
   21358:			; <UNDEFINED> instruction: 0x46d0e7db
   2135c:			; <UNDEFINED> instruction: 0xf8dd900a
   21360:	stmdals	r2, {r2, r3, r6, sp, pc}^
   21364:	svclt	0x0000e583
   21368:	andeq	fp, r0, r6, asr #25
   2136c:	andeq	fp, r0, ip, lsl #23
   21370:	strdeq	fp, [r0], -r8
   21374:	svcmi	0x00f0e92d
   21378:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   2137c:	strmi	r8, [r3], r4, lsl #22
   21380:	strmi	r6, [ip], -r2, asr #28
   21384:	strbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   21388:			; <UNDEFINED> instruction: 0xf8df461d
   2138c:	b	13e2724 <__assert_fail@plt+0x13deeec>
   21390:			; <UNDEFINED> instruction: 0xf852038a
   21394:	addslt	r1, r9, sl, lsr #32
   21398:	ldrmi	r4, [sl], #-1150	; 0xfffffb82
   2139c:	strcs	r9, [r0, -r6, lsl #6]
   213a0:	ldmdapl	r0!, {r0, r2, r8, ip, pc}
   213a4:	stmdavs	r0, {r0, r1, r3, r5, r6, fp, sp, lr}
   213a8:			; <UNDEFINED> instruction: 0xf04f9017
   213ac:			; <UNDEFINED> instruction: 0xf8db0000
   213b0:	smlsdls	pc, r4, r0, r6	; <UNPREDICTABLE>
   213b4:			; <UNDEFINED> instruction: 0xf0002900
   213b8:	ldmiblt	r3, {r0, r2, r3, r6, r8, pc}^
   213bc:			; <UNDEFINED> instruction: 0xf8416821
   213c0:	ldmdavs	r3, {r1, r3, r5, ip, sp}
   213c4:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
   213c8:	subeq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   213cc:	strmi	sp, [r3], -r8, asr #2
   213d0:	strtne	pc, [r0], #2271	; 0x8df
   213d4:	ldrcs	pc, [r8], #2271	; 0x8df
   213d8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   213dc:	bls	5fb428 <__assert_fail@plt+0x5f7bf0>
   213e0:			; <UNDEFINED> instruction: 0xf0404051
   213e4:			; <UNDEFINED> instruction: 0x4618823e
   213e8:	ldc	0, cr11, [sp], #100	; 0x64
   213ec:	pop	{r2, r8, r9, fp, pc}
   213f0:	ldmdage	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   213f4:	ldrtmi	r4, [r1], -sl, lsr #12
   213f8:			; <UNDEFINED> instruction: 0xf7fb9710
   213fc:	blls	460dd8 <__assert_fail@plt+0x45d5a0>
   21400:	blcs	32e08 <__assert_fail@plt+0x2f5d0>
   21404:	strmi	sp, [r7], -r4, ror #3
   21408:	svcls	0x001cf857
   2140c:	svceq	0x0000f1b9
   21410:	rscshi	pc, pc, r0, asr #32
   21414:	stmib	r8, {r3, r5, r6, fp, sp, lr}^
   21418:	addeq	r0, r0, r7, lsl #6
   2141c:	stmda	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21420:	eoreq	pc, r4, r8, asr #17
   21424:	stmdavs	fp!, {r4, r6, r7, r8, ip, sp, pc}^
   21428:	subls	pc, r0, sp, asr #17
   2142c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   21430:			; <UNDEFINED> instruction: 0xf04f80f0
   21434:	and	r0, r5, ip, lsl #16
   21438:			; <UNDEFINED> instruction: 0xf109686b
   2143c:	ldrmi	r0, [r9, #2305]	; 0x901
   21440:	rschi	pc, r7, r0, lsl #5
   21444:	ldrtmi	r6, [r8], -sl, lsr #17
   21448:			; <UNDEFINED> instruction: 0xf85269f3
   2144c:	blx	2254fa <__assert_fail@plt+0x221cc2>
   21450:			; <UNDEFINED> instruction: 0xf7fb3101
   21454:	andsls	pc, r0, r3, asr #17
   21458:	rscle	r2, sp, r0, lsl #16
   2145c:	ldr	r2, [r7, ip, lsl #6]!
   21460:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   21464:	andscs	r2, r4, r0, lsl #12
   21468:	and	r4, sl, r9, lsr #12
   2146c:			; <UNDEFINED> instruction: 0xf8db198b
   21470:	subsne	r2, fp, r4, ror r0
   21474:	andcs	pc, r3, #0, 22
   21478:	ldrmi	r6, [r2, #2130]	; 0x852
   2147c:	mrrcne	15, 12, fp, lr, cr12
   21480:	adcsmi	r4, r1, #26214400	; 0x1900000
   21484:	adcsmi	sp, r5, #61952	; 0xf200
   21488:	vmax.u8	d25, d0, d10
   2148c:	stmdbls	sl, {r0, r2, r4, r5, r6, r7, pc}
   21490:			; <UNDEFINED> instruction: 0xf8db2214
   21494:	blx	ad66e <__assert_fail@plt+0xa9e36>
   21498:	ldrmi	pc, [r3], #-513	; 0xfffffdff
   2149c:	andls	r6, ip, #5963776	; 0x5b0000
   214a0:			; <UNDEFINED> instruction: 0xf040459a
   214a4:	blls	181850 <__assert_fail@plt+0x17e018>
   214a8:	ldrsbls	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   214ac:	movwcs	r6, #2200	; 0x898
   214b0:	addsmi	r9, r8, #16, 6	; 0x40000000
   214b4:	rschi	pc, r0, r0, asr #6
   214b8:	andseq	pc, r8, #4, 2
   214bc:	mcr	6, 0, r4, cr8, cr8, {4}
   214c0:	mul	r6, r0, sl
   214c4:	andsle	r2, r5, r4, lsl #22
   214c8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   214cc:	vabal.s8	q2, d16, d0
   214d0:	blls	181814 <__assert_fail@plt+0x17dfdc>
   214d4:	ldmvs	r9, {r1, r5, r7, fp, sp, lr}^
   214d8:	ldrdcc	pc, [r0], -r9
   214dc:	eorvs	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   214e0:	bl	f1f40 <__assert_fail@plt+0xee708>
   214e4:	ldmdbvc	fp, {r1, r2, r6, r7, r8, r9}
   214e8:	stmiavs	r2!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   214ec:	smlalle	r4, fp, r2, r5
   214f0:	mvnle	r2, r4, lsl #22
   214f4:	movwls	r0, #28851	; 0x70b3
   214f8:			; <UNDEFINED> instruction: 0xf8db230c
   214fc:	blx	f56d6 <__assert_fail@plt+0xf1e9e>
   21500:			; <UNDEFINED> instruction: 0xf8cdf306
   21504:	svcls	0x000a8034
   21508:			; <UNDEFINED> instruction: 0x465646b0
   2150c:	blls	346134 <__assert_fail@plt+0x3428fc>
   21510:			; <UNDEFINED> instruction: 0xf104441d
   21514:	mcr	3, 0, r0, cr8, cr4, {0}
   21518:	blge	42fd60 <__assert_fail@plt+0x42c528>
   2151c:	bcc	45cd48 <__assert_fail@plt+0x459510>
   21520:			; <UNDEFINED> instruction: 0xf8d9e066
   21524:	blls	1e955c <__assert_fail@plt+0x1e5d24>
   21528:	stmiavs	r1!, {r1, r4, r6, r7, fp, ip, lr}^
   2152c:	cfldr64le	mvdx4, [sl], {138}	; 0x8a
   21530:			; <UNDEFINED> instruction: 0xf8516821
   21534:	stmdacs	r0, {r1, r3, r5}
   21538:			; <UNDEFINED> instruction: 0xf100d055
   2153c:	stmvs	r0, {r2, r3, r8}
   21540:			; <UNDEFINED> instruction: 0xff06f7fa
   21544:	suble	r2, lr, r0, lsl #16
   21548:	strbmi	r9, [r3], -r1, lsl #4
   2154c:	bcs	fe45cdb4 <__assert_fail@plt+0xfe45957c>
   21550:	mrc	6, 0, r4, cr8, cr8, {2}
   21554:			; <UNDEFINED> instruction: 0xf8cd1a10
   21558:	strls	sl, [r0], -r8
   2155c:			; <UNDEFINED> instruction: 0xffbaf7fa
   21560:	cmple	r0, r0, lsl #16
   21564:	blcs	481ac <__assert_fail@plt+0x44974>
   21568:	addhi	pc, r8, r0
   2156c:			; <UNDEFINED> instruction: 0x4628ad14
   21570:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
   21574:			; <UNDEFINED> instruction: 0xf7fa8612
   21578:	stmdacs	r0, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   2157c:	msrhi	SPSR_fx, r0
   21580:			; <UNDEFINED> instruction: 0x46589b10
   21584:	vnmls.f32	s18, s18, s12
   21588:	ldmpl	sp, {r4, r9, fp, ip}
   2158c:			; <UNDEFINED> instruction: 0xff3ef7fe
   21590:			; <UNDEFINED> instruction: 0xf0402800
   21594:	stmdavs	r1!, {r1, r2, r7, pc}^
   21598:	teqlt	r1, r0, lsl sl
   2159c:			; <UNDEFINED> instruction: 0x46481c73
   215a0:	mrc2	7, 2, pc, cr0, cr11, {7}
   215a4:	cmnle	ip, r0, lsl #16
   215a8:	blls	587df0 <__assert_fail@plt+0x5845b8>
   215ac:	stmdals	r6, {r1, r2, r4, r8, fp, sp, pc}
   215b0:	movwls	r9, #37131	; 0x910b
   215b4:			; <UNDEFINED> instruction: 0x463a5015
   215b8:			; <UNDEFINED> instruction: 0xf7fa4618
   215bc:	blls	2a10e8 <__assert_fail@plt+0x29d8b0>
   215c0:	addsmi	r1, r3, #1056	; 0x420
   215c4:	andcs	fp, r0, ip, asr #31
   215c8:	b	14295d4 <__assert_fail@plt+0x1425d9c>
   215cc:	ldrdle	r7, [r5, -r2]
   215d0:	ldmdage	r5, {r0, r1, r3, r8, fp, ip, pc}
   215d4:	tstls	r5, #1024	; 0x400
   215d8:			; <UNDEFINED> instruction: 0xff20f7fa
   215dc:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   215e0:	blx	16aa3a <__assert_fail@plt+0x167202>
   215e4:	cfstr32vc	mvfx3, [fp], #-28	; 0xffffffe4
   215e8:	ldrcc	r3, [r4, #-1793]	; 0xfffff8ff
   215ec:	rsble	r2, r3, r0, lsl #22
   215f0:	ldrmi	r6, [r8, #2091]	; 0x82b
   215f4:	ldmib	r5, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   215f8:	bne	ff4ade08 <__assert_fail@plt+0xff4aa5d0>
   215fc:	beq	dc21c <__assert_fail@plt+0xd89e4>
   21600:	orrle	r2, lr, r0, lsl #20
   21604:			; <UNDEFINED> instruction: 0x2014f8d9
   21608:	ldrmi	r9, [sl], #-2824	; 0xfffff4f8
   2160c:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}
   21610:	blls	19b444 <__assert_fail@plt+0x197c0c>
   21614:			; <UNDEFINED> instruction: 0x4628463a
   21618:	ldrmi	r3, [r9], -r4, lsl #6
   2161c:	bcc	45ce44 <__assert_fail@plt+0x45960c>
   21620:			; <UNDEFINED> instruction: 0xf9aaf7fb
   21624:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   21628:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
   2162c:	blcs	3bbc0 <__assert_fail@plt+0x38388>
   21630:	strtmi	sp, [sl], -r8, asr #2
   21634:	ldrtmi	sl, [r1], -pc, lsl #16
   21638:			; <UNDEFINED> instruction: 0xf7fb6825
   2163c:	blls	420b98 <__assert_fail@plt+0x41d360>
   21640:	eoreq	pc, sl, r5, asr #16
   21644:			; <UNDEFINED> instruction: 0xf47f2b00
   21648:			; <UNDEFINED> instruction: 0xf8dbaec3
   2164c:	blls	1a97e4 <__assert_fail@plt+0x1a5fac>
   21650:	ssat	r4, #23, sl, lsl #8
   21654:	ldmdblt	r3, {r2, r5, fp, sp, lr}
   21658:	eorcc	pc, sl, r4, asr #16
   2165c:	stmdage	pc, {r3, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   21660:	ldrtmi	r4, [r1], -sl, lsr #12
   21664:	stc2l	7, cr15, [r0, #-1004]	; 0xfffffc14
   21668:			; <UNDEFINED> instruction: 0xf8449b0f
   2166c:	strt	r0, [pc], sl, lsr #32
   21670:	blcs	482b8 <__assert_fail@plt+0x44a80>
   21674:	rscshi	pc, r7, r0, asr #32
   21678:	strt	r2, [r9], r0, lsl #6
   2167c:	b	45cee8 <__assert_fail@plt+0x4596b0>
   21680:	ldm	ip!, {r2, r5, r7, r9, sl, lr}
   21684:	ldcge	0, cr0, [r4, #-60]	; 0xffffffc4
   21688:	andeq	lr, pc, lr, lsr #17
   2168c:	muleq	r7, ip, r8
   21690:	andeq	lr, r7, lr, lsl #17
   21694:	strtmi	r4, [r8], -r1, ror #12
   21698:	blx	fe5df68e <__assert_fail@plt+0xfe5dbe56>
   2169c:			; <UNDEFINED> instruction: 0xf43f2800
   216a0:	strmi	sl, [r3], -r6, ror #30
   216a4:	bcs	47eec <__assert_fail@plt+0x446b4>
   216a8:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {1}
   216ac:	movwls	r9, #22550	; 0x5816
   216b0:	stc	7, cr15, [lr, #900]	; 0x384
   216b4:	str	r9, [fp], r5, lsl #22
   216b8:	ldrtmi	r9, [r2], r5, lsl #22
   216bc:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
   216c0:			; <UNDEFINED> instruction: 0xe7016898
   216c4:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   216c8:	stclle	3, cr9, [pc, #-32]	; 216b0 <__assert_fail@plt+0x1de78>
   216cc:	andsge	pc, ip, sp, asr #17
   216d0:	strmi	r4, [r2], r1, lsr #13
   216d4:	eorlt	pc, r8, sp, asr #17
   216d8:			; <UNDEFINED> instruction: 0x3018f8d9
   216dc:	svcls	0x00082214
   216e0:			; <UNDEFINED> instruction: 0xf8539807
   216e4:	blx	ad796 <__assert_fail@plt+0xa9f5e>
   216e8:	ldmne	sl!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   216ec:	addmi	r6, r8, #9502720	; 0x910000
   216f0:	ldmdavs	r1, {r0, r4, r5, r8, sl, fp, ip, lr, pc}^
   216f4:	sfmle	f4, 4, [lr], #-544	; 0xfffffde0
   216f8:	ldmpl	r9!, {r1, r4, r6, r7, fp, sp, lr}^
   216fc:	addsmi	r6, r0, #3342336	; 0x330000
   21700:			; <UNDEFINED> instruction: 0xf853686f
   21704:	eorsle	r4, r4, r1, lsr r0
   21708:	svclt	0x00c42f00
   2170c:	blt	45cf74 <__assert_fail@plt+0x45973c>
   21710:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21714:	ands	sp, lr, r5, lsl #24
   21718:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2171c:	ble	6b2e04 <__assert_fail@plt+0x6af5cc>
   21720:	stmiavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
   21724:	eorne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   21728:	sbceq	lr, r1, #3072	; 0xc00
   2172c:	stmdacc	r8, {r4, r8, fp, ip, sp, lr}
   21730:	ldmle	r1!, {r0, fp, sp}^
   21734:	eorscc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   21738:			; <UNDEFINED> instruction: 0xd1ed429c
   2173c:			; <UNDEFINED> instruction: 0x462a465b
   21740:			; <UNDEFINED> instruction: 0xf7fc4630
   21744:	stmdacs	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   21748:	mcrge	4, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   2174c:			; <UNDEFINED> instruction: 0xf108686f
   21750:	ldrmi	r0, [r8, #2049]!	; 0x801
   21754:			; <UNDEFINED> instruction: 0xf8d9dbe4
   21758:			; <UNDEFINED> instruction: 0xf10a3014
   2175c:	ldrmi	r0, [sl, #2561]	; 0xa01
   21760:			; <UNDEFINED> instruction: 0xf8dddbba
   21764:	strbmi	fp, [ip], -r8, lsr #32
   21768:			; <UNDEFINED> instruction: 0xa01cf8dd
   2176c:	movwls	r2, #62208	; 0xf300
   21770:	svccs	0x0000e75f
   21774:	stmiavs	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   21778:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2177c:	eorge	pc, r4, sp, asr #17
   21780:	bl	732a0 <__assert_fail@plt+0x6fa68>
   21784:	strmi	r0, [ip], r7, lsl #5
   21788:	mul	r8, r2, r6
   2178c:	tstle	r4, r9, lsl #16
   21790:	ldrdeq	pc, [r0], -fp
   21794:	svclt	0x00084284
   21798:	strbmi	r4, [r2, #1680]!	; 0x690
   2179c:			; <UNDEFINED> instruction: 0xf85cd00e
   217a0:	bl	ec3b8 <__assert_fail@plt+0xe8b80>
   217a4:			; <UNDEFINED> instruction: 0xf89b0bc2
   217a8:	stmdacs	r8, {r2}
   217ac:			; <UNDEFINED> instruction: 0xf853d1ee
   217b0:	addmi	r0, r4, #50	; 0x32
   217b4:	ldrmi	fp, [r6], r8, lsl #30
   217b8:	mvnsle	r4, r2, ror #11
   217bc:	svceq	0x0000f1be
   217c0:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   217c4:			; <UNDEFINED> instruction: 0xf1b8da34
   217c8:	blle	ff1253d0 <__assert_fail@plt+0xff121b98>
   217cc:	eorls	pc, ip, sp, asr #17
   217d0:	cfmuls	mvf2, mvf8, mvf0
   217d4:	ssatmi	r9, #28, r0, lsl #20
   217d8:	eorge	pc, r4, sp, asr #17
   217dc:	strcc	lr, [r1], #-3
   217e0:	cfldr32le	mvfx4, [r9, #-652]!	; 0xfffffd74
   217e4:			; <UNDEFINED> instruction: 0xf85168a9
   217e8:	movwcs	r7, #49188	; 0xc024
   217ec:			; <UNDEFINED> instruction: 0x464269f0
   217f0:	blx	220404 <__assert_fail@plt+0x21cbcc>
   217f4:			; <UNDEFINED> instruction: 0xf1004450
   217f8:	stmdavs	r0, {r3, r8}^
   217fc:	stc2	7, cr15, [r8, #1000]!	; 0x3e8
   21800:	mvnle	r2, r0, lsl #16
   21804:	bl	7bed0 <__assert_fail@plt+0x78698>
   21808:			; <UNDEFINED> instruction: 0xf103030a
   2180c:	ldmdavs	r8, {r3, r8}^
   21810:	ldc2	7, cr15, [lr, #1000]	; 0x3e8
   21814:	mvnle	r2, r0, lsl #16
   21818:			; <UNDEFINED> instruction: 0x464b4639
   2181c:	ldrtmi	r4, [r0], -sl, lsr #12
   21820:	blx	10df818 <__assert_fail@plt+0x10dbfe0>
   21824:			; <UNDEFINED> instruction: 0xf47f2800
   21828:			; <UNDEFINED> instruction: 0xf8d5add2
   2182c:	ldrb	fp, [r7, r4]
   21830:	bcc	45d098 <__assert_fail@plt+0x459860>
   21834:			; <UNDEFINED> instruction: 0x462a4671
   21838:			; <UNDEFINED> instruction: 0xf7fc4630
   2183c:	stmdacs	r0, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   21840:	cfstrdge	mvd15, [r5, #508]	; 0x1fc
   21844:	svceq	0x0000f1b8
   21848:	stmdavs	pc!, {r0, r2, r7, r8, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2184c:	stcle	15, cr2, [r2]
   21850:	ldr	r6, [fp, r9, lsr #17]!
   21854:	str	r2, [r5, -ip, lsl #6]!
   21858:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   2185c:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   21860:			; <UNDEFINED> instruction: 0xf7e1e779
   21864:	movwcs	lr, #3380	; 0xd34
   21868:	svclt	0x0000e720
   2186c:	strdeq	sp, [r1], -r8
   21870:			; <UNDEFINED> instruction: 0x000002b4
   21874:			; <UNDEFINED> instruction: 0x0001d8b8
   21878:	mvnsmi	lr, #737280	; 0xb4000
   2187c:	bmi	17b30dc <__assert_fail@plt+0x17af8a4>
   21880:	blmi	17b32e8 <__assert_fail@plt+0x17afab0>
   21884:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   21888:	ldrdls	pc, [r8], -r1	; <UNPREDICTABLE>
   2188c:	mlasvc	ip, sp, r8, pc	; <UNPREDICTABLE>
   21890:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   21894:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   21898:			; <UNDEFINED> instruction: 0xf04f9305
   2189c:	stcvs	3, cr0, [fp, #-0]
   218a0:	andle	r2, r5, r1, lsl #22
   218a4:	strtmi	r4, [r0], -r9, asr #12
   218a8:	ldc2	7, cr15, [ip, #-1000]!	; 0xfffffc18
   218ac:	stcle	8, cr2, [r1], #-4
   218b0:	bl	27fd78 <__assert_fail@plt+0x27c540>
   218b4:	adcvs	r0, r3, #8, 6	; 0x20000000
   218b8:	rscseq	pc, fp, #0
   218bc:	svclt	0x0018281c
   218c0:	eorle	r2, r2, sl, lsl sl
   218c4:	svclt	0x000c2816
   218c8:			; <UNDEFINED> instruction: 0xf0474638
   218cc:	stmdacs	r0, {r0}
   218d0:	ldmdavc	r2!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
   218d4:	ldrmi	r2, [r8], -r0, lsl #6
   218d8:			; <UNDEFINED> instruction: 0x712a602b
   218dc:	blmi	11f4204 <__assert_fail@plt+0x11f09cc>
   218e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   218e4:	blls	17b954 <__assert_fail@plt+0x17811c>
   218e8:			; <UNDEFINED> instruction: 0xf040405a
   218ec:	andlt	r8, r7, r3, lsl #1
   218f0:	mvnshi	lr, #12386304	; 0xbd0000
   218f4:	andcs	r6, r1, #10682368	; 0xa30000
   218f8:	bl	2799a8 <__assert_fail@plt+0x276170>
   218fc:	andcs	r0, r0, r0, lsl #4
   21900:	eorcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   21904:	adcvs	r6, r2, #107	; 0x6b
   21908:	blvs	fe8db8b0 <__assert_fail@plt+0xfe8d8078>
   2190c:	ble	ab2360 <__assert_fail@plt+0xaaeb28>
   21910:	mulhi	r0, r6, r8
   21914:	and	r2, r8, r0, lsl #14
   21918:			; <UNDEFINED> instruction: 0xf803686b
   2191c:	strcc	r9, [r1, -r7]
   21920:	eorle	r2, r0, r0, lsr #30
   21924:	bvs	fe8ffdec <__assert_fail@plt+0xfe8fc5b4>
   21928:	ldmdacs	lr, {r1, r5, r7, r8, r9, fp, sp, lr}
   2192c:	stmdavs	r1!, {r0, r2, r3, r4, ip, lr, pc}^
   21930:	adcvs	r1, r0, #88, 24	; 0x5800
   21934:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   21938:	ble	532380 <__assert_fail@plt+0x52eb48>
   2193c:	mvnle	r4, r8, asr #11
   21940:	ldcpl	8, cr6, [fp], {99}	; 0x63
   21944:	mvnle	r2, sp, asr fp
   21948:	mcrrne	8, 6, r6, r3, cr10
   2194c:	adcvs	r2, r3, #0
   21950:	ldmdbvc	r3!, {r4, r6, r7, r8, sl, ip, lr}
   21954:	suble	r2, sl, ip, lsl fp
   21958:	suble	r2, r5, lr, lsl fp
   2195c:	svclt	0x00042b1a
   21960:	eorvs	r2, fp, r3, lsl #6
   21964:			; <UNDEFINED> instruction: 0x2007e7ba
   21968:			; <UNDEFINED> instruction: 0xf894e7b8
   2196c:	stmdbcs	r0, {r0, r1, r3, r6, ip}
   21970:			; <UNDEFINED> instruction: 0xf894d0dd
   21974:	tstlt	r1, #76	; 0x4c
   21978:	b	13fc104 <__assert_fail@plt+0x13f88cc>
   2197c:	addmi	r0, fp, #33536	; 0x8300
   21980:	stmiavs	r1!, {r2, ip, lr, pc}
   21984:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   21988:	sbcsle	r3, r0, r1, lsl #2
   2198c:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
   21990:	andne	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   21994:	stmibvs	r1!, {r3, sl, lr}
   21998:	andls	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   2199c:	svceq	0x0080f019
   219a0:	stfvsd	f5, [r0, #-788]!	; 0xfffffcec
   219a4:	andle	r2, r7, r1, lsl #16
   219a8:			; <UNDEFINED> instruction: 0x46204619
   219ac:	movwls	r9, #513	; 0x201
   219b0:	ldc2	7, cr15, [r8], #1000	; 0x3e8
   219b4:	andcc	lr, r0, #3620864	; 0x374000
   219b8:	adcvs	r4, r0, #24, 8	; 0x18000000
   219bc:	stmdavs	r1!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   219c0:	adcvs	r1, r0, #88, 24	; 0x5800
   219c4:	stmibvs	r3!, {r0, r3, r4, sl, lr}
   219c8:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   219cc:	bls	3db8a4 <__assert_fail@plt+0x3d806c>
   219d0:	strtmi	sl, [r1], -r3, lsl #16
   219d4:	stc2l	7, cr15, [ip], #-996	; 0xfffffc1c
   219d8:	mulscc	r0, sp, r8
   219dc:	svclt	0x00182b15
   219e0:			; <UNDEFINED> instruction: 0xf43f200b
   219e4:			; <UNDEFINED> instruction: 0xe779af76
   219e8:	eorvs	r2, fp, r4, lsl #6
   219ec:	movwcs	lr, #10102	; 0x2776
   219f0:	ldrb	r6, [r3, -fp, lsr #32]!
   219f4:	stcl	7, cr15, [sl], #-900	; 0xfffffc7c
   219f8:	andeq	sp, r1, sl, lsl #8
   219fc:			; <UNDEFINED> instruction: 0x000002b4
   21a00:			; <UNDEFINED> instruction: 0x0001d3b0
   21a04:	ldrbmi	lr, [r0, sp, lsr #18]!
   21a08:	blvs	fe2f3244 <__assert_fail@plt+0xfe2efa0c>
   21a0c:	bvs	fe3f3454 <__assert_fail@plt+0xfe3efc1c>
   21a10:			; <UNDEFINED> instruction: 0xf8df4606
   21a14:	addlt	r1, r4, r0, lsl #12
   21a18:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   21a1c:	ldrbtmi	r4, [r9], #-699	; 0xfffffd45
   21a20:	movwcs	fp, #12252	; 0x2fdc
   21a24:	stmpl	sl, {sp}
   21a28:	andls	r6, r3, #1179648	; 0x120000
   21a2c:	andeq	pc, r0, #79	; 0x4f
   21a30:	teqvc	r3, r8	; <illegal shifter operand>
   21a34:	addhi	pc, sl, r0, asr #6
   21a38:	ldrdls	pc, [r4], -r5
   21a3c:	ldmibvc	r3!, {r1, r3, r5, r8, sl, fp, sp, lr}
   21a40:	andmi	pc, r7, r9, lsl r8	; <UNPREDICTABLE>
   21a44:			; <UNDEFINED> instruction: 0xf0232a01
   21a48:			; <UNDEFINED> instruction: 0x71b30360
   21a4c:	vqadd.u8	d23, d0, d20
   21a50:	stmibvs	fp!, {r0, r1, r3, r4, r7, pc}^
   21a54:	mulle	r5, pc, r2	; <UNPREDICTABLE>
   21a58:			; <UNDEFINED> instruction: 0xf85368ab
   21a5c:	movwcc	r3, #4135	; 0x1027
   21a60:	orrhi	pc, r6, r0
   21a64:			; <UNDEFINED> instruction: 0xf0002c5c
   21a68:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, r7, pc}
   21a6c:	teqvc	r2, r1, lsl #4
   21a70:	eorge	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   21a74:			; <UNDEFINED> instruction: 0xf1aa4650
   21a78:			; <UNDEFINED> instruction: 0xf7e10a5f
   21a7c:	blx	feedd05c <__assert_fail@plt+0xfeed9824>
   21a80:	ldmibvc	r3!, {r1, r3, r7, r9, fp, ip, sp, lr, pc}
   21a84:	bne	16dc3c8 <__assert_fail@plt+0x16d8b90>
   21a88:	svclt	0x00182800
   21a8c:	beq	9dbd0 <__assert_fail@plt+0x9a398>
   21a90:	vqrdmlsh.s32	d18, d10, d31
   21a94:			; <UNDEFINED> instruction: 0x71b31386
   21a98:	addshi	pc, r2, r0, lsl #4
   21a9c:	ldmdble	r1!, {r0, r3, sl, fp, sp}^
   21aa0:	ldccs	12, cr3, [r5], #-40	; 0xffffffd8
   21aa4:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   21aa8:	cmneq	r9, r4, lsl r0	; <UNPREDICTABLE>
   21aac:	rsbeq	r0, sp, sp, rrx
   21ab0:	rsbeq	r0, sp, sp, rrx
   21ab4:	rsbeq	r0, sp, sp, rrx
   21ab8:	rsbeq	r0, sp, sp, rrx
   21abc:	rsbeq	r0, sp, sp, rrx
   21ac0:	rsbeq	r0, sp, sp, rrx
   21ac4:	rsbeq	r0, sp, sp, rrx
   21ac8:	rsbeq	r0, sp, sp, rrx
   21acc:	rsbeq	r0, sp, sp, rrx
   21ad0:	rsbeq	r0, sp, sp, rrx
   21ad4:	rsbeq	r0, sp, sp, rrx
   21ad8:	rsbeq	r0, sp, sp, rrx
   21adc:	eorseq	r0, r6, sp, rrx
   21ae0:	rsbeq	r0, sp, sp, rrx
   21ae4:	orreq	r0, r1, sp, rrx
   21ae8:	orrseq	r0, r1, r9, lsl #3
   21aec:	mlseq	sp, r5, r1, r0
   21af0:	orrseq	r0, pc, sp, rrx
   21af4:	rsbeq	r0, sp, sp, rrx
   21af8:	rsbeq	r0, sp, sp, rrx
   21afc:	rsbeq	r0, sp, sp, rrx
   21b00:	rsbeq	r0, sp, sp, rrx
   21b04:	rsbeq	r0, sp, sp, rrx
   21b08:	rsbeq	r0, sp, sp, rrx
   21b0c:	rsbeq	r0, sp, sp, rrx
   21b10:	rsbeq	r0, sp, sp, rrx
   21b14:			; <UNDEFINED> instruction: 0xf01801a3
   21b18:	tstle	r2, r8, lsl #30
   21b1c:	strcc	r6, [r1, -fp, lsr #22]
   21b20:	mulle	lr, pc, r2	; <UNPREDICTABLE>
   21b24:	stmdage	r1, {r1, r6, r9, sl, lr}
   21b28:	adcvs	r4, pc, #42991616	; 0x2900000
   21b2c:			; <UNDEFINED> instruction: 0xff6af7ff
   21b30:	mulcc	r8, sp, r8
   21b34:	blcc	27c5e4 <__assert_fail@plt+0x278dac>
   21b38:			; <UNDEFINED> instruction: 0xf1022b01
   21b3c:	adcvs	r3, sl, #-268435441	; 0xf000000f
   21b40:	andcs	sp, r1, r0, lsr #16
   21b44:			; <UNDEFINED> instruction: 0x2320220c
   21b48:	eorsvs	r7, r3, r2, lsr r1
   21b4c:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   21b50:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   21b54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21b58:	blls	fbbc8 <__assert_fail@plt+0xf8390>
   21b5c:			; <UNDEFINED> instruction: 0xf040405a
   21b60:	andlt	r8, r4, r6, asr r2
   21b64:			; <UNDEFINED> instruction: 0x87f0e8bd
   21b68:	vst1.16	{d4[1]}, [r8]
   21b6c:	vsubw.u8	q11, <illegal reg q1.5>, d0
   21b70:			; <UNDEFINED> instruction: 0xf81723c0
   21b74:	bcs	2acb80 <__assert_fail@plt+0x2a9348>
   21b78:			; <UNDEFINED> instruction: 0xf043bf18
   21b7c:	blcs	22788 <__assert_fail@plt+0x1ef50>
   21b80:	cmphi	r4, r0	; <UNPREDICTABLE>
   21b84:	strb	r2, [r1, r1]!
   21b88:	rsble	r2, fp, ip, asr ip
   21b8c:	stc	7, cr15, [r8], #900	; 0x384
   21b90:	vld2.16	{d6-d7}, [r2 :256], r2
   21b94:			; <UNDEFINED> instruction: 0xf0220280
   21b98:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9}
   21b9c:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   21ba0:	biceq	pc, r0, #201326595	; 0xc000003
   21ba4:	svclt	0x00082c5f
   21ba8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   21bac:	b	13eccb0 <__assert_fail@plt+0x13e9478>
   21bb0:			; <UNDEFINED> instruction: 0xf0435383
   21bb4:	b	10e27c0 <__assert_fail@plt+0x10def88>
   21bb8:	rsbsvs	r0, r3, r2, lsl #6
   21bbc:	svcge	0x006ef67f
   21bc0:	rsclt	r3, r3, #23296	; 0x5b00
   21bc4:	ldmle	sp, {r1, r5, r8, r9, fp, sp}^
   21bc8:	ldmle	fp, {r1, r5, sl, fp, sp}^
   21bcc:			; <UNDEFINED> instruction: 0xf853a302
   21bd0:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   21bd4:	svclt	0x00004718
   21bd8:	andeq	r0, r0, sp, lsr #4
   21bdc:			; <UNDEFINED> instruction: 0xffffffad
   21be0:			; <UNDEFINED> instruction: 0xffffffad
   21be4:	andeq	r0, r0, r5, lsr r2
   21be8:			; <UNDEFINED> instruction: 0xffffffad
   21bec:			; <UNDEFINED> instruction: 0xffffffad
   21bf0:			; <UNDEFINED> instruction: 0xffffffad
   21bf4:			; <UNDEFINED> instruction: 0xffffffad
   21bf8:			; <UNDEFINED> instruction: 0xffffffad
   21bfc:			; <UNDEFINED> instruction: 0xffffffad
   21c00:			; <UNDEFINED> instruction: 0xffffffad
   21c04:			; <UNDEFINED> instruction: 0xffffffad
   21c08:			; <UNDEFINED> instruction: 0xffffffad
   21c0c:			; <UNDEFINED> instruction: 0xffffffad
   21c10:			; <UNDEFINED> instruction: 0xffffffad
   21c14:			; <UNDEFINED> instruction: 0xffffffad
   21c18:			; <UNDEFINED> instruction: 0xffffffad
   21c1c:			; <UNDEFINED> instruction: 0xffffffad
   21c20:			; <UNDEFINED> instruction: 0xffffffad
   21c24:			; <UNDEFINED> instruction: 0xffffffad
   21c28:			; <UNDEFINED> instruction: 0xffffffad
   21c2c:			; <UNDEFINED> instruction: 0xffffffad
   21c30:			; <UNDEFINED> instruction: 0xffffffad
   21c34:			; <UNDEFINED> instruction: 0xffffffad
   21c38:			; <UNDEFINED> instruction: 0xffffffad
   21c3c:			; <UNDEFINED> instruction: 0xffffffad
   21c40:			; <UNDEFINED> instruction: 0xffffffad
   21c44:			; <UNDEFINED> instruction: 0xffffffad
   21c48:			; <UNDEFINED> instruction: 0xffffffad
   21c4c:			; <UNDEFINED> instruction: 0xffffffad
   21c50:			; <UNDEFINED> instruction: 0xffffffad
   21c54:			; <UNDEFINED> instruction: 0xffffffad
   21c58:	andeq	r0, r0, r1, ror #4
   21c5c:	andeq	r0, r0, r7, ror r2
   21c60:	andeq	r0, r0, pc, lsr #3
   21c64:			; <UNDEFINED> instruction: 0x1c7b6b29
   21c68:	blle	f269c <__assert_fail@plt+0xeee64>
   21c6c:	andcs	r2, r1, r4, lsr #6
   21c70:			; <UNDEFINED> instruction: 0xe76b7133
   21c74:	umaalne	pc, fp, r5, r8	; <UNPREDICTABLE>
   21c78:			; <UNDEFINED> instruction: 0xf0402900
   21c7c:			; <UNDEFINED> instruction: 0xf81981a1
   21c80:	tstcs	r1, r3
   21c84:	eorsvc	r4, r7, sl, lsl #5
   21c88:	veor	d23, d0, d17
   21c8c:	stmiavs	r8!, {r0, r1, r4, r5, r6, r7, pc}
   21c90:	addeq	lr, r3, r0, lsl #22
   21c94:	strtmi	r6, [r0], -r4, lsl #16
   21c98:	ldrbeq	pc, [pc], #-420	; 21ca0 <__assert_fail@plt+0x1e468>	; <UNPREDICTABLE>
   21c9c:	stcl	7, cr15, [r4], #-900	; 0xfffffc7c
   21ca0:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   21ca4:	stmdbeq	r4!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr}^
   21ca8:	svclt	0x00182800
   21cac:	vshl.u32	d18, d1, d4
   21cb0:			; <UNDEFINED> instruction: 0x71b31386
   21cb4:	msreq	CPSR_sxc, #-1073741783	; 0xc0000029
   21cb8:	vpadd.i8	q1, q0, q3
   21cbc:	ldm	pc, {r0, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   21cc0:	teqeq	r9, r3, lsl r0	; <UNPREDICTABLE>
   21cc4:			; <UNDEFINED> instruction: 0x012b0132
   21cc8:	ldrdeq	r0, [r0, -r7]!
   21ccc:	ldrsbeq	r0, [r7], #7
   21cd0:	ldrsbeq	r0, [r7], #7
   21cd4:	ldrdeq	r0, [r9], #7	; <UNPREDICTABLE>
   21cd8:	rsceq	r0, r9, r9, ror #1
   21cdc:	rsceq	r0, r9, r9, ror #1
   21ce0:	rsceq	r0, r9, r9, ror #1
   21ce4:	rsceq	r0, r9, r9, ror #1
   21ce8:	ldrsbeq	r0, [r7], #7
   21cec:	sbcseq	r0, r7, r3, lsl #2
   21cf0:	tsteq	ip, r7, lsl r1
   21cf4:	ldrsbeq	r0, [r7], #7
   21cf8:	sbcseq	r0, r7, r4, ror r1
   21cfc:	ldrsbeq	r0, [r7], #7
   21d00:	ldrsbeq	r0, [r7], #7
   21d04:	ldrsbeq	r0, [r7], #7
   21d08:	ldrsbeq	r0, [r7], #7
   21d0c:	ldrsbeq	r0, [r7], #7
   21d10:	ldrsbeq	r0, [r7], #7
   21d14:	ldrsbeq	r0, [r7], #7
   21d18:	ldrdeq	r0, [ip, #-7]!
   21d1c:	ldrsbeq	r0, [r7], #7
   21d20:	ldrdeq	r0, [r4, #-7]!
   21d24:	ldrsbeq	r0, [r7], #7
   21d28:	ldrsbeq	r0, [r7], #7
   21d2c:	ldrsbeq	r0, [r7], #7
   21d30:	ldrsbeq	r0, [r7], #7
   21d34:	sbcseq	r0, r7, sl, asr r1
   21d38:	sbcseq	r0, r7, r0, asr r1
   21d3c:	ldrsbeq	r0, [r7], #7
   21d40:	ldrsbeq	r0, [r7], #7
   21d44:	ldrsbeq	r0, [r7], #7
   21d48:	ldrsbeq	r0, [r7], #7
   21d4c:	ldrsbeq	r0, [r7], #7
   21d50:	ldrsbeq	r0, [r7], #7
   21d54:	ldrsbeq	r0, [r7], #7
   21d58:	ldrdeq	r0, [r9, #-7]
   21d5c:	ldrsbeq	r0, [r7], #7
   21d60:	ldrdeq	r0, [r2, #-7]
   21d64:	ldrsbeq	r0, [r7], #7
   21d68:	ldrdeq	r0, [sp], #7
   21d6c:	ldrshteq	r0, [r2], #12
   21d70:	andcs	r6, r1, r3, ror r8
   21d74:	movwne	pc, #1059	; 0x423	; <UNPREDICTABLE>
   21d78:	mvnseq	pc, #35	; 0x23
   21d7c:	movwne	pc, #1091	; 0x443	; <UNPREDICTABLE>
   21d80:	rsbsvs	r4, r3, r3, lsl #6
   21d84:	vst1.64	{d14-d16}, [r8 :128], r2
   21d88:			; <UNDEFINED> instruction: 0xf5b25290
   21d8c:	svclt	0x00025f90
   21d90:	andcs	r2, r1, r8, lsl r3
   21d94:			; <UNDEFINED> instruction: 0xf47f7133
   21d98:			; <UNDEFINED> instruction: 0xe6d7aef5
   21d9c:	svcvs	0x0000f418
   21da0:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
   21da4:	andcs	r2, r1, sl, lsl #6
   21da8:			; <UNDEFINED> instruction: 0xe6cf7133
   21dac:	svcpl	0x0000f418
   21db0:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   21db4:	andcs	r2, r1, r8, lsl #6
   21db8:			; <UNDEFINED> instruction: 0xe6c77133
   21dbc:	svcpl	0x0000f418
   21dc0:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   21dc4:	andcs	r2, r1, r9, lsl #6
   21dc8:			; <UNDEFINED> instruction: 0xe6bf7133
   21dcc:	andcs	r2, r1, fp, lsl #6
   21dd0:			; <UNDEFINED> instruction: 0xe6bb7133
   21dd4:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   21dd8:	svceq	0x0003ea18
   21ddc:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
   21de0:	andcs	r2, r1, r2, lsl r3
   21de4:			; <UNDEFINED> instruction: 0xe6b17133
   21de8:	andcs	r2, r1, r5, lsl #6
   21dec:			; <UNDEFINED> instruction: 0xe6ad7133
   21df0:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   21df4:	svceq	0x0003ea18
   21df8:	mcrge	4, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   21dfc:	andcs	r2, r1, r3, lsl r3
   21e00:			; <UNDEFINED> instruction: 0xe6a37133
   21e04:	andcs	r2, r1, r4, lsl r3
   21e08:			; <UNDEFINED> instruction: 0xe69f7133
   21e0c:			; <UNDEFINED> instruction: 0xf04f1e3a
   21e10:	vsubw.s8	q8, q0, d8
   21e14:	b	222c1c <__assert_fail@plt+0x21f3e4>
   21e18:	svclt	0x00180303
   21e1c:	blcs	2a628 <__assert_fail@plt+0x26df0>
   21e20:	ldrmi	fp, [r3], -ip, lsl #30
   21e24:	blcs	2aa2c <__assert_fail@plt+0x271f4>
   21e28:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {3}
   21e2c:	tstcs	r0, #12, 4	; 0xc0000000
   21e30:	teqvc	r2, r1
   21e34:			; <UNDEFINED> instruction: 0xe6896033
   21e38:	addspl	pc, r0, #8, 8	; 0x8000000
   21e3c:	svcpl	0x0090f5b2
   21e40:	tstcs	r7, #2, 30
   21e44:	teqvc	r3, r1
   21e48:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
   21e4c:	vst1.16	{d14-d16}, [r8 :256], lr
   21e50:			; <UNDEFINED> instruction: 0xf5b24204
   21e54:			; <UNDEFINED> instruction: 0xf47f4f00
   21e58:			; <UNDEFINED> instruction: 0xe7a3ae95
   21e5c:	addspl	pc, r0, #8, 8	; 0x8000000
   21e60:	svcvc	0x0000f5b2
   21e64:	tstcs	r7, #2, 30
   21e68:	teqvc	r3, r2
   21e6c:	mcrge	4, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   21e70:	strbt	r2, [fp], -r2
   21e74:	bl	d5fe00 <__assert_fail@plt+0xd5c5c8>
   21e78:	stmdavs	r3, {r1, r4, r5, r7, r8, fp, ip, sp, lr}
   21e7c:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   21e80:	biceq	pc, r0, #201326595	; 0xc000003
   21e84:	svclt	0x00082f5f
   21e88:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   21e8c:	addne	pc, r6, #-1946157055	; 0x8c000001
   21e90:			; <UNDEFINED> instruction: 0xe70f71b2
   21e94:	svcmi	0x0080f418
   21e98:	svccc	0x0031d1ea
   21e9c:	andcs	r2, r2, r4, lsl #6
   21ea0:	teqvc	r3, r7, lsr r0
   21ea4:	vst1.16	{d14-d16}, [r8 :64], r2
   21ea8:			; <UNDEFINED> instruction: 0xf5b25290
   21eac:	svclt	0x00027f00
   21eb0:	andcs	r2, r2, r8, lsl r3
   21eb4:	bicsle	r7, fp, r3, lsr r1
   21eb8:			; <UNDEFINED> instruction: 0xf418e648
   21ebc:	bicsle	r4, r7, r4, lsl #30
   21ec0:	andcs	r2, r2, sl, lsl #6
   21ec4:			; <UNDEFINED> instruction: 0xe6417133
   21ec8:	svccs	0x0000f418
   21ecc:	andcs	sp, ip, #208, 2	; 0x34
   21ed0:	andcs	r2, r2, r6, lsl #6
   21ed4:	eorsvs	r7, r3, r2, lsr r1
   21ed8:	vmin.s8	d30, d0, d24
   21edc:	b	2326ec <__assert_fail@plt+0x22eeb4>
   21ee0:	bcs	a26f0 <__assert_fail@plt+0x9eeb8>
   21ee4:	tstcs	r3, #2, 30
   21ee8:	teqvc	r3, r0, lsl r6
   21eec:	strt	sp, [sp], -r0, asr #3
   21ef0:	svccs	0x0000f418
   21ef4:	andcs	sp, ip, #188, 2	; 0x2f
   21ef8:	andcs	r2, r2, r9, lsl #6
   21efc:	eorsvs	r7, r3, r2, lsr r1
   21f00:	vmax.s8	d30, d0, d20
   21f04:	b	232714 <__assert_fail@plt+0x22eedc>
   21f08:	bcs	a2718 <__assert_fail@plt+0x9eee0>
   21f0c:	tstcs	r2, #2, 30
   21f10:	teqvc	r3, r0, lsl r6
   21f14:	ldr	sp, [r9], -ip, lsr #3
   21f18:	svcpl	0x0000f418
   21f1c:	movwcs	sp, #37288	; 0x91a8
   21f20:	teqvc	r3, r2
   21f24:			; <UNDEFINED> instruction: 0xf418e612
   21f28:			; <UNDEFINED> instruction: 0xd1a15f00
   21f2c:	andcs	r2, r2, r8, lsl #6
   21f30:			; <UNDEFINED> instruction: 0xe60b7133
   21f34:	svccs	0x0000f418
   21f38:	andcs	sp, ip, #-2147483610	; 0x80000026
   21f3c:	andcs	r2, r2, r0, lsl #7
   21f40:	eorsvs	r7, r3, r2, lsr r1
   21f44:			; <UNDEFINED> instruction: 0xf418e602
   21f48:	orrsle	r2, r1, r0, lsl #30
   21f4c:	andcs	r2, r2, r0, lsr #6
   21f50:	ldrb	r7, [fp, #307]!	; 0x133
   21f54:	svccs	0x0000f418
   21f58:			; <UNDEFINED> instruction: 0x2322d18a
   21f5c:	teqvc	r3, r2
   21f60:			; <UNDEFINED> instruction: 0xf418e5f4
   21f64:	orrle	r2, r3, r0, lsl #30
   21f68:	vst1.8	{d18-d21}, [pc], ip
   21f6c:	andcs	r7, r2, r0, lsl #7
   21f70:	eorsvs	r7, r3, r2, lsr r1
   21f74:			; <UNDEFINED> instruction: 0xf418e5ea
   21f78:			; <UNDEFINED> instruction: 0xf47f2f00
   21f7c:	andcs	sl, ip, #484	; 0x1e4
   21f80:	andcs	r2, r2, r0, asr #6
   21f84:	eorsvs	r7, r3, r2, lsr r1
   21f88:			; <UNDEFINED> instruction: 0xf418e5e0
   21f8c:			; <UNDEFINED> instruction: 0xf47f2f00
   21f90:			; <UNDEFINED> instruction: 0x2321af6f
   21f94:	teqvc	r3, r2
   21f98:			; <UNDEFINED> instruction: 0xf418e5d8
   21f9c:			; <UNDEFINED> instruction: 0xf47f2f00
   21fa0:			; <UNDEFINED> instruction: 0x2323af67
   21fa4:	teqvc	r3, r2
   21fa8:			; <UNDEFINED> instruction: 0xf418e5d0
   21fac:			; <UNDEFINED> instruction: 0xf47f2f00
   21fb0:	andcs	sl, ip, #380	; 0x17c
   21fb4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   21fb8:	teqvc	r2, r2
   21fbc:	strb	r6, [r5, #51]	; 0x33
   21fc0:	vstrle	s4, [sp, #-4]
   21fc4:	bl	7c270 <__assert_fail@plt+0x78a38>
   21fc8:			; <UNDEFINED> instruction: 0xf8510083
   21fcc:	tstcc	r1, r3, lsr #32
   21fd0:	stmibvs	r9!, {r0, r1, r2, r4, ip, lr, pc}^
   21fd4:	adcsmi	r3, r9, #524288	; 0x80000
   21fd8:	stmdavs	r1, {r1, ip, lr, pc}^
   21fdc:	andsle	r3, r0, r1, lsl #2
   21fe0:	umaaleq	pc, ip, r5, r8	; <UNPREDICTABLE>
   21fe4:	stmibvs	ip!, {r0, r3, r5, fp, sp, lr}
   21fe8:	stmiavs	r8!, {r6, r8, ip, sp, pc}^
   21fec:			; <UNDEFINED> instruction: 0xf8504421
   21ff0:	stcpl	0, cr0, [pc], {35}	; 0x23
   21ff4:			; <UNDEFINED> instruction: 0xf57f0639
   21ff8:	strb	sl, [r0], -r4, asr #28
   21ffc:	cfstrspl	mvf4, [pc, #-100]	; 21fa0 <__assert_fail@plt+0x1e768>
   22000:			; <UNDEFINED> instruction: 0xf819e63f
   22004:	movwcs	r7, #4099	; 0x1003
   22008:	eorsvc	r7, r7, r3, lsr r1
   2200c:			; <UNDEFINED> instruction: 0xf7e1e642
   22010:	svclt	0x0000e95e
   22014:	andeq	sp, r1, r2, ror r2
   22018:			; <UNDEFINED> instruction: 0x000002b4
   2201c:	andeq	sp, r1, ip, lsr r1
   22020:	ldrbmi	lr, [r0, sp, lsr #18]!
   22024:	strmi	r4, [sp], -r6, lsl #12
   22028:			; <UNDEFINED> instruction: 0xf04f4692
   2202c:			; <UNDEFINED> instruction: 0xf04f37ff
   22030:	vadd.i8	d16, d8, d10
   22034:			; <UNDEFINED> instruction: 0x46520930
   22038:			; <UNDEFINED> instruction: 0x46284631
   2203c:	stc2l	7, cr15, [r2], #1020	; 0x3fc
   22040:	bvs	fed004f8 <__assert_fail@plt+0xfecfccc0>
   22044:	stmdavc	sl!, {r1, sl, fp, sp}
   22048:	adcsvs	r4, r3, #50331648	; 0x3000000
   2204c:	ldccs	0, cr13, [r8], {32}
   22050:	bcs	b51cb8 <__assert_fail@plt+0xb4e480>
   22054:	stccs	0, cr13, [r1], {30}
   22058:			; <UNDEFINED> instruction: 0xf06fd002
   2205c:	strb	r0, [sl, r1, lsl #14]!
   22060:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   22064:	blcs	28eb98 <__assert_fail@plt+0x28b360>
   22068:	movwcs	fp, #3980	; 0xf8c
   2206c:	ldcne	3, cr2, [r8], #4
   22070:	movwcs	fp, #3848	; 0xf08
   22074:	rscsle	r2, r0, r0, lsl #22
   22078:	andcs	pc, r7, #8, 22	; 0x2000
   2207c:	svclt	0x00083701
   22080:	sbcsle	r4, r8, pc, lsl #12
   22084:	svclt	0x00a8454a
   22088:			; <UNDEFINED> instruction: 0xf1a2464a
   2208c:			; <UNDEFINED> instruction: 0xe7d20730
   22090:	streq	pc, [r1, -pc, rrx]
   22094:	pop	{r3, r4, r5, r9, sl, lr}
   22098:	svclt	0x000087f0
   2209c:	svcmi	0x00f0e92d
   220a0:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   220a4:	strmi	r8, [ip], -r2, lsl #22
   220a8:	bleq	fe46042c <__assert_fail@plt+0xfe45cbf4>
   220ac:	ldmdbvc	r1, {r1, r2, r4, r9, sl, lr}
   220b0:	bcc	45d8d8 <__assert_fail@plt+0x45a0a0>
   220b4:	blcc	fe260438 <__assert_fail@plt+0xfe25cc00>
   220b8:	adclt	r4, r9, r8, ror r4
   220bc:			; <UNDEFINED> instruction: 0xf8d41e4a
   220c0:	stmiapl	r3, {ip, sp, pc}^
   220c4:			; <UNDEFINED> instruction: 0x9327681b
   220c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   220cc:	movwls	r9, #31541	; 0x7b35
   220d0:	ldmdale	r9, {r0, r1, r5, r9, fp, sp}^
   220d4:			; <UNDEFINED> instruction: 0xf012e8df
   220d8:	subseq	r0, r8, r6, ror r2
   220dc:	sbceq	r0, sp, #88	; 0x58
   220e0:	ldrsheq	r0, [r8], #-34	; 0xffffffde
   220e4:	eoreq	r0, r4, r8, asr r0
   220e8:	ldrsheq	r0, [r8], #-49	; 0xffffffcf
   220ec:	movweq	r0, #41072	; 0xa070
   220f0:	subseq	r0, r8, r8, asr r0
   220f4:	subseq	r0, r8, r8, asr r0
   220f8:	rsbseq	r0, r0, r8, asr r0
   220fc:	orreq	r0, r1, #112	; 0x70
   22100:	subseq	r0, r8, r8, asr r0
   22104:	rsbseq	r0, sp, fp, rrx
   22108:	subseq	r0, r8, r8, asr r0
   2210c:	subseq	r0, r8, r8, asr r0
   22110:	subseq	r0, r8, r8, asr r0
   22114:	rsbeq	r0, r6, #88	; 0x58
   22118:	subeq	r0, r7, #1610612742	; 0x60000006
   2211c:	mvneq	r0, #1879048196	; 0x70000004
   22120:	bvc	45d988 <__assert_fail@plt+0x45a150>
   22124:	stmibvs	r5!, {r0, r6, r9, sl, lr}
   22128:	stclne	6, cr4, [fp], #-192	; 0xffffff40
   2212c:	vst4.32	{d22,d24,d26,d28}, [r7 :128], r3
   22130:			; <UNDEFINED> instruction: 0xf7ff0200
   22134:	ldmdbvc	r2!, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   22138:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   2213c:	svclt	0x00082a09
   22140:	ldrmi	r2, [r8], #-512	; 0xfffffe00
   22144:	eoreq	pc, r8, r8, asr #17
   22148:	bichi	pc, r2, #0
   2214c:	strtmi	r9, [r1], -r7, lsl #22
   22150:			; <UNDEFINED> instruction: 0x46409a34
   22154:	movwls	r3, #4609	; 0x1201
   22158:	ldrtmi	r9, [r2], -r0, lsl #4
   2215c:	bcc	45d9c4 <__assert_fail@plt+0x45a18c>
   22160:			; <UNDEFINED> instruction: 0xff90f000
   22164:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   22168:	stmdblt	fp!, {r1, r9, sl, lr}^
   2216c:	stmdbcs	r9, {r0, r4, r5, r8, fp, ip, sp, lr}
   22170:			; <UNDEFINED> instruction: 0x83aef000
   22174:			; <UNDEFINED> instruction: 0xf8dfb128
   22178:	ldrmi	r1, [sl], -ip, asr #21
   2217c:			; <UNDEFINED> instruction: 0xf7f94479
   22180:	bls	2208ac <__assert_fail@plt+0x21d074>
   22184:	andsvs	r2, r3, r8, lsl #6
   22188:	movwls	r2, #25344	; 0x6300
   2218c:	bcs	fee60510 <__assert_fail@plt+0xfee5ccd8>
   22190:	bcc	feb60514 <__assert_fail@plt+0xfeb5ccdc>
   22194:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22198:	blls	9fc208 <__assert_fail@plt+0x9f89d0>
   2219c:			; <UNDEFINED> instruction: 0xf040405a
   221a0:	stmdals	r6, {r0, r1, r4, r5, r6, r9, sl, pc}
   221a4:	ldc	0, cr11, [sp], #164	; 0xa4
   221a8:	pop	{r1, r8, r9, fp, pc}
   221ac:	mrc	15, 0, r8, cr8, cr0, {7}
   221b0:	bicseq	r3, pc, r0, lsl sl	; <UNPREDICTABLE>
   221b4:	bichi	pc, r1, r0, lsl #2
   221b8:	bcc	45da20 <__assert_fail@plt+0x45a1e8>
   221bc:	bcs	45da24 <__assert_fail@plt+0x45a1ec>
   221c0:			; <UNDEFINED> instruction: 0xf100069d
   221c4:			; <UNDEFINED> instruction: 0x06d881ba
   221c8:	strthi	pc, [fp], #-256	; 0xffffff00
   221cc:			; <UNDEFINED> instruction: 0xf0002909
   221d0:	movwcs	r8, #884	; 0x374
   221d4:	strls	r2, [r0], -r1
   221d8:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   221dc:			; <UNDEFINED> instruction: 0x461a7130
   221e0:	eorseq	pc, r8, fp, lsl #2
   221e4:	mrrc2	7, 15, pc, r2, cr10	; <UNPREDICTABLE>
   221e8:	stmdacs	r0, {r1, r2, ip, pc}
   221ec:	eorshi	pc, fp, #0
   221f0:	bcs	45da58 <__assert_fail@plt+0x45a220>
   221f4:	ldrtmi	r4, [r0], -r1, asr #12
   221f8:	stc2	7, cr15, [r4], {255}	; 0xff
   221fc:			; <UNDEFINED> instruction: 0xf8d87933
   22200:	blcs	5ea2a8 <__assert_fail@plt+0x5e6a70>
   22204:	streq	lr, [r2, #-2816]	; 0xfffff500
   22208:	eorpl	pc, r8, r8, asr #17
   2220c:	vst2.32	{d29-d30}, [pc :256], lr
   22210:	vsubl.s8	q11, d0, d0
   22214:			; <UNDEFINED> instruction: 0xf1a3028c
   22218:	sbcsmi	r0, sl, r2, lsl r4
   2221c:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   22220:	b	13e4170 <__assert_fail@plt+0x13e0938>
   22224:	ldrle	r1, [r1, #1108]!	; 0x454
   22228:	bcs	8605ac <__assert_fail@plt+0x85cd74>
   2222c:	ldm	r6, {r0, r1, r2, r4, r8, r9, fp, sp}
   22230:	ldrbtmi	r0, [sl], #-3
   22234:	bcs	fe45da5c <__assert_fail@plt+0xfe45a224>
   22238:	andls	sl, r8, #77824	; 0x13000
   2223c:	stm	r2, {r3, r9, fp, ip, pc}
   22240:			; <UNDEFINED> instruction: 0xf0000003
   22244:	blcs	5024d8 <__assert_fail@plt+0x4feca0>
   22248:	bcs	45dab0 <__assert_fail@plt+0x45a278>
   2224c:	ldrtmi	r4, [r0], -r1, asr #12
   22250:	movwcs	fp, #7948	; 0x1f0c
   22254:	mvnscc	pc, #79	; 0x4f
   22258:			; <UNDEFINED> instruction: 0xf7ff9305
   2225c:			; <UNDEFINED> instruction: 0xf8d8fbd3
   22260:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   22264:			; <UNDEFINED> instruction: 0xf8c89b06
   22268:	blcs	22310 <__assert_fail@plt+0x1ead8>
   2226c:	rscshi	pc, r6, r0
   22270:			; <UNDEFINED> instruction: 0xf0402c00
   22274:	stcls	3, cr8, [r6, #-260]	; 0xfffffefc
   22278:	cdpvc	4, 2, cr9, cr11, cr9, {0}
   2227c:			; <UNDEFINED> instruction: 0xf0002b11
   22280:	blls	182620 <__assert_fail@plt+0x17ede8>
   22284:	ldmdbeq	r8!, {r0, r1, r3, r8, ip, sp, lr, pc}
   22288:	beq	105e6bc <__assert_fail@plt+0x105ae84>
   2228c:	movwcc	r4, #5674	; 0x162a
   22290:			; <UNDEFINED> instruction: 0x4648af15
   22294:			; <UNDEFINED> instruction: 0xf04f4651
   22298:	strls	r0, [r0, -r0, lsl #6]
   2229c:			; <UNDEFINED> instruction: 0xf04fbf0c
   222a0:			; <UNDEFINED> instruction: 0xf04f0c0b
   222a4:			; <UNDEFINED> instruction: 0xf88d0c0a
   222a8:			; <UNDEFINED> instruction: 0xf7fac058
   222ac:	strmi	pc, [r2], -pc, ror #23
   222b0:			; <UNDEFINED> instruction: 0xf0002800
   222b4:	blls	1825bc <__assert_fail@plt+0x17ed84>
   222b8:	addsmi	r3, ip, #33554432	; 0x2000000
   222bc:	strls	sp, [sl], -lr, lsr #24
   222c0:	strtmi	r4, [r8], -r6, lsl #12
   222c4:			; <UNDEFINED> instruction: 0xf7fa4659
   222c8:	ldrtmi	pc, [r2], -r5, lsr #24	; <UNPREDICTABLE>
   222cc:	smlsdls	r0, r1, r6, r4
   222d0:	ldreq	pc, [r0], -pc, asr #32
   222d4:	subsvs	pc, r8, sp, lsl #17
   222d8:	strmi	r4, [r5], -r3, lsl #12
   222dc:			; <UNDEFINED> instruction: 0xf7fa4648
   222e0:	blx	fec6123c <__assert_fail@plt+0xfec5da04>
   222e4:	strmi	pc, [r2], -r0, lsl #7
   222e8:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
   222ec:	movwcs	fp, #7944	; 0x1f08
   222f0:			; <UNDEFINED> instruction: 0xf0402b00
   222f4:	ldrbmi	r8, [r1], -r0, lsr #1
   222f8:	strls	r4, [r0, -r8, asr #12]
   222fc:	streq	pc, [sl], -pc, asr #32
   22300:	subsvs	pc, r8, sp, lsl #17
   22304:	blx	ff0e02f6 <__assert_fail@plt+0xff0dcabe>
   22308:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2230c:	addshi	pc, r3, r0
   22310:	strcc	r9, [r1], #-2821	; 0xfffff4fb
   22314:	lfmle	f4, 2, [r4, #624]	; 0x270
   22318:	strmi	r9, [r2], -sl, lsl #28
   2231c:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
   22320:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   22324:			; <UNDEFINED> instruction: 0x46484613
   22328:	strls	r4, [r0, -sl, lsl #12]
   2232c:	ldrcs	r4, [r0], #-1617	; 0xfffff9af
   22330:	subsmi	pc, r8, sp, lsl #17
   22334:	blx	feae0326 <__assert_fail@plt+0xfeadcaee>
   22338:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   2233c:	cmple	sl, r0, lsl #22
   22340:	cdp	0, 1, cr9, cr8, cr6, {0}
   22344:	ldmdbvc	r3!, {r4, r9, fp, sp}
   22348:	strle	r0, [r4, #-465]	; 0xfffffe2f
   2234c:	svclt	0x00182b17
   22350:			; <UNDEFINED> instruction: 0xf0002b0b
   22354:	blcs	602700 <__assert_fail@plt+0x5feec8>
   22358:	svcge	0x0018f63f
   2235c:	andvs	pc, r0, #1325400064	; 0x4f000000
   22360:	addeq	pc, ip, #192, 4
   22364:	ldreq	pc, [r2], #-419	; 0xfffffe5d
   22368:	blx	fed326d8 <__assert_fail@plt+0xfed2eea0>
   2236c:	ldrbeq	pc, [r2, r4, lsl #9]	; <UNPREDICTABLE>
   22370:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
   22374:	svcge	0x000af57f
   22378:	muleq	r3, r6, r8
   2237c:	bls	22cfe0 <__assert_fail@plt+0x2297a8>
   22380:	ldrdpl	pc, [r8], -r8	; <UNPREDICTABLE>
   22384:	andeq	lr, r3, r2, lsl #17
   22388:	svcge	0x005df47f
   2238c:	bcs	45dbf4 <__assert_fail@plt+0x45a3bc>
   22390:			; <UNDEFINED> instruction: 0x46404631
   22394:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   22398:	strmi	r1, [r4], -r3, asr #24
   2239c:	stcne	0, cr13, [r7], {102}	; 0x66
   223a0:	ldmdbvc	r3!, {r1, r2, ip, lr, pc}
   223a4:			; <UNDEFINED> instruction: 0xf0002b18
   223a8:	blcs	8262c <__assert_fail@plt+0x7edf4>
   223ac:	adchi	pc, r9, r0
   223b0:	bcc	45dc18 <__assert_fail@plt+0x45a3e0>
   223b4:			; <UNDEFINED> instruction: 0xf1400298
   223b8:	blls	2433ec <__assert_fail@plt+0x23fbb4>
   223bc:	eorpl	pc, r8, r8, asr #17
   223c0:	muleq	r3, r3, r8
   223c4:	stm	r6, {r0, r8, r9, sp}
   223c8:	teqvc	r3, r3
   223cc:	stmdals	r6, {r0, r1, r2, r8, r9, fp, ip, pc}
   223d0:	blcs	3c444 <__assert_fail@plt+0x38c0c>
   223d4:	stmdacs	r0, {r2, r4, r5, r7, ip, lr, pc}
   223d8:			; <UNDEFINED> instruction: 0xe09dd1b2
   223dc:			; <UNDEFINED> instruction: 0xf3402c00
   223e0:	cfstr32cs	mvfx8, [r1], {68}	; 0x44
   223e4:	strbhi	pc, [ip, #-0]	; <UNPREDICTABLE>
   223e8:			; <UNDEFINED> instruction: 0xf10b9b06
   223ec:			; <UNDEFINED> instruction: 0xf8cd0938
   223f0:			; <UNDEFINED> instruction: 0xf10b8028
   223f4:	strls	r0, [fp], -r0, asr #20
   223f8:	strcs	sl, [r2, #-3861]	; 0xfffff0eb
   223fc:			; <UNDEFINED> instruction: 0x461e4698
   22400:	strcc	lr, [r1, #-3]
   22404:	vsubl.s8	q10, d16, d28
   22408:			; <UNDEFINED> instruction: 0x4640809e
   2240c:			; <UNDEFINED> instruction: 0xf7fa4659
   22410:	ldrtmi	pc, [r2], -r1, lsl #23	; <UNPREDICTABLE>
   22414:	smlsdls	r0, r1, r6, r4
   22418:	ldreq	pc, [r0], -pc, asr #32
   2241c:	subsvs	pc, r8, sp, lsl #17
   22420:	strmi	r4, [r3], -r0, lsl #13
   22424:			; <UNDEFINED> instruction: 0xf7fa4648
   22428:	stmdacs	r0, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   2242c:			; <UNDEFINED> instruction: 0xf1b8bf18
   22430:	strmi	r0, [r6], -r0, lsl #30
   22434:	bls	216bd0 <__assert_fail@plt+0x213398>
   22438:	andsvs	r2, r3, ip, lsl #6
   2243c:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22440:	stmdals	r6, {r9, sp}
   22444:	andls	r4, r6, #2030043136	; 0x79000000
   22448:			; <UNDEFINED> instruction: 0xf864f7f9
   2244c:	mrc	6, 0, lr, cr8, cr14, {4}
   22450:			; <UNDEFINED> instruction: 0x46281a90
   22454:			; <UNDEFINED> instruction: 0xf7f9696a
   22458:			; <UNDEFINED> instruction: 0xe712f85d
   2245c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   22460:			; <UNDEFINED> instruction: 0xf47f2b00
   22464:	movwcs	sl, #3729	; 0xe91
   22468:	strb	r9, [sl, -r6, lsl #6]!
   2246c:	blcs	80940 <__assert_fail@plt+0x7d108>
   22470:	ldmdavc	r3!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
   22474:	cmple	ip, ip, lsr #22
   22478:	cfmuls	mvf2, mvf8, mvf0
   2247c:			; <UNDEFINED> instruction: 0x46312a10
   22480:			; <UNDEFINED> instruction: 0xf7ff4640
   22484:	strmi	pc, [r3], -sp, asr #27
   22488:	andls	r3, r5, r2, lsl #6
   2248c:	bls	1966d4 <__assert_fail@plt+0x192e9c>
   22490:	svccc	0x00fff1b2
   22494:	addsmi	fp, r4, #24, 30	; 0x60
   22498:	ldmdbvc	r3!, {r0, r1, r3, r4, r5, sl, fp, ip, lr, pc}
   2249c:	teqle	r8, r8, lsl fp
   224a0:			; <UNDEFINED> instruction: 0xd1223201
   224a4:	svcmi	0x0000f5b4
   224a8:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   224ac:	bllt	96b8b8 <__assert_fail@plt+0x968080>
   224b0:	bcs	45dd18 <__assert_fail@plt+0x45a4e0>
   224b4:	ldrtmi	r4, [r0], -r1, asr #12
   224b8:	blx	fe9604bc <__assert_fail@plt+0xfe95cc84>
   224bc:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   224c0:			; <UNDEFINED> instruction: 0xf8c84418
   224c4:	stmdals	r6, {r3, r5}
   224c8:	sbcle	r2, r7, r0, lsl #16
   224cc:			; <UNDEFINED> instruction: 0x43239b05
   224d0:			; <UNDEFINED> instruction: 0xf8dfd184
   224d4:	strtmi	r1, [sl], -r0, lsl #15
   224d8:			; <UNDEFINED> instruction: 0xf7f94479
   224dc:	blls	220550 <__assert_fail@plt+0x21cd18>
   224e0:	blcs	3c554 <__assert_fail@plt+0x38d1c>
   224e4:			; <UNDEFINED> instruction: 0xe7a9d0bf
   224e8:	blls	186504 <__assert_fail@plt+0x182ccc>
   224ec:	svcmi	0x0000f5b3
   224f0:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   224f4:	cfstr32cs	mvfx2, [r0, #-4]
   224f8:	bls	216868 <__assert_fail@plt+0x213030>
   224fc:	andsvs	r2, r3, pc, lsl #6
   22500:	ldmdavc	r3!, {r1, r3, sp, lr, pc}
   22504:	adcsle	r2, r8, ip, lsr #22
   22508:	bcc	45dd70 <__assert_fail@plt+0x45a538>
   2250c:			; <UNDEFINED> instruction: 0xf53f029b
   22510:	bls	20e268 <__assert_fail@plt+0x20aa30>
   22514:	andsvs	r2, r3, sl, lsl #6
   22518:	blcs	49138 <__assert_fail@plt+0x45900>
   2251c:	mrcge	4, 1, APSR_nzcv, cr4, cr15, {1}
   22520:	bls	29c358 <__assert_fail@plt+0x298b20>
   22524:	str	r9, [ip, -r6, lsl #4]
   22528:	teqlt	r3, r6, lsl #22
   2252c:			; <UNDEFINED> instruction: 0x1728f8df
   22530:	andcs	r4, r0, #24, 12	; 0x1800000
   22534:			; <UNDEFINED> instruction: 0xf7f84479
   22538:	andcs	pc, r0, #948	; 0x3b4
   2253c:	bls	206d5c <__assert_fail@plt+0x203524>
   22540:	andsvs	r2, r3, sp, lsl #6
   22544:	strbmi	lr, [r3], -r2, lsr #12
   22548:			; <UNDEFINED> instruction: 0x860ae9dd
   2254c:	bls	186578 <__assert_fail@plt+0x182d40>
   22550:	rscle	r4, r6, r2, lsr #5
   22554:			; <UNDEFINED> instruction: 0x46594618
   22558:	blx	ff760548 <__assert_fail@plt+0xff75cd10>
   2255c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   22560:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   22564:			; <UNDEFINED> instruction: 0xf8dfe767
   22568:			; <UNDEFINED> instruction: 0xf1a136f4
   2256c:			; <UNDEFINED> instruction: 0xf8df0123
   22570:	blx	fec6c138 <__assert_fail@plt+0xfec68900>
   22574:	stflsd	f7, [r7], {129}	; 0x81
   22578:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2257c:	stmdbeq	r9, {r3, r4, r6, r9, sl, lr}^
   22580:	strne	lr, [r0], #-2509	; 0xfffff633
   22584:	ldrdne	pc, [r0], #-136	; 0xffffff78
   22588:	blx	ffa60582 <__assert_fail@plt+0xffa5cd4a>
   2258c:	blx	fec3c61c <__assert_fail@plt+0xfec38de4>
   22590:	andls	pc, r6, r0, lsl #7
   22594:	bcs	24b08 <__assert_fail@plt+0x212d0>
   22598:	movwcs	fp, #3848	; 0xf08
   2259c:			; <UNDEFINED> instruction: 0xf43f2b00
   225a0:	ldrb	sl, [r1, #3623]!	; 0xe27
   225a4:			; <UNDEFINED> instruction: 0xf1a19c07
   225a8:			; <UNDEFINED> instruction: 0xf8df0121
   225ac:	blx	fec70094 <__assert_fail@plt+0xfec6c85c>
   225b0:			; <UNDEFINED> instruction: 0xf8dff181
   225b4:			; <UNDEFINED> instruction: 0x465826b4
   225b8:	ldrbtmi	r0, [fp], #-2377	; 0xfffff6b7
   225bc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   225c0:	ldrb	r1, [pc, r0, lsl #8]
   225c4:	ldrteq	pc, [r8], #-267	; 0xfffffef5	; <UNPREDICTABLE>
   225c8:	strbeq	pc, [r0, #-267]	; 0xfffffef5	; <UNPREDICTABLE>
   225cc:	strls	r2, [r0], -r0, lsl #6
   225d0:	strtmi	r4, [r9], -r0, lsr #12
   225d4:			; <UNDEFINED> instruction: 0xf7fa461a
   225d8:	andls	pc, r6, r9, asr sl	; <UNPREDICTABLE>
   225dc:	suble	r2, r2, r0, lsl #16
   225e0:	ldrsbcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   225e4:			; <UNDEFINED> instruction: 0xf77f2b01
   225e8:			; <UNDEFINED> instruction: 0xf8cdae03
   225ec:			; <UNDEFINED> instruction: 0xf04fb020
   225f0:	vmov.f16	r0, s16
   225f4:	svcge	0x0015ba10
   225f8:			; <UNDEFINED> instruction: 0xa018f8dd
   225fc:			; <UNDEFINED> instruction: 0xf8d89705
   22600:			; <UNDEFINED> instruction: 0xf8d83028
   22604:	addsmi	r2, sl, #56	; 0x38
   22608:	eorhi	pc, r7, #64, 6
   2260c:			; <UNDEFINED> instruction: 0x201cf8d8
   22610:			; <UNDEFINED> instruction: 0xf0004293
   22614:			; <UNDEFINED> instruction: 0xf8d88222
   22618:			; <UNDEFINED> instruction: 0xf8522008
   2261c:	movwcc	r3, #4131	; 0x1023
   22620:	andshi	pc, fp, #64	; 0x40
   22624:			; <UNDEFINED> instruction: 0x4641465a
   22628:			; <UNDEFINED> instruction: 0xf7ff4630
   2262c:			; <UNDEFINED> instruction: 0xf8d8f9eb
   22630:	movwcs	r1, #40	; 0x28
   22634:	ldrmi	r9, [sl], -r0, lsl #12
   22638:	strtmi	r4, [r9], -r8, lsl #8
   2263c:	eoreq	pc, r8, r8, asr #17
   22640:			; <UNDEFINED> instruction: 0xf7fa4620
   22644:	blls	1a0ed8 <__assert_fail@plt+0x19d6a0>
   22648:			; <UNDEFINED> instruction: 0x46294652
   2264c:	subsls	pc, r8, sp, lsl #17
   22650:	strmi	r9, [r7], -r0, lsl #6
   22654:	strtmi	r4, [r0], -r3, lsl #12
   22658:	blx	660648 <__assert_fail@plt+0x65ce10>
   2265c:	svclt	0x00182800
   22660:	strmi	r2, [r2], r0, lsl #30
   22664:	andcs	sp, r0, #-1073741774	; 0xc0000032
   22668:	bls	206e88 <__assert_fail@plt+0x203650>
   2266c:	andsvs	r2, r3, ip, lsl #6
   22670:	ldmdavs	r2!, {r2, r3, r7, r8, sl, sp, lr, pc}
   22674:			; <UNDEFINED> instruction: 0xf8db2401
   22678:	addsmi	r3, r4, r4, asr r0
   2267c:			; <UNDEFINED> instruction: 0xf0004023
   22680:			; <UNDEFINED> instruction: 0xf8db82b3
   22684:	movwcs	r0, #80	; 0x50
   22688:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   2268c:			; <UNDEFINED> instruction: 0x4320461a
   22690:	subseq	pc, r0, fp, asr #17
   22694:	eorseq	pc, r8, fp, lsl #2
   22698:			; <UNDEFINED> instruction: 0xf7fa9600
   2269c:	strdls	pc, [r6], -r7
   226a0:	rscle	r2, r0, r0, lsl #16
   226a4:	ldrdcs	pc, [ip], #-139	; 0xffffff75
   226a8:			; <UNDEFINED> instruction: 0x3058f89b
   226ac:			; <UNDEFINED> instruction: 0xf8cb3201
   226b0:			; <UNDEFINED> instruction: 0xf043204c
   226b4:			; <UNDEFINED> instruction: 0xf88b0302
   226b8:	ldr	r3, [r9, #88]	; 0x58
   226bc:			; <UNDEFINED> instruction: 0xf10b2300
   226c0:			; <UNDEFINED> instruction: 0xf10b0140
   226c4:			; <UNDEFINED> instruction: 0x461a0038
   226c8:			; <UNDEFINED> instruction: 0xf7fa9600
   226cc:	ldrdls	pc, [r6], -pc	; <UNPREDICTABLE>
   226d0:	sbcle	r2, r8, r0, lsl #16
   226d4:	ldrsbcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   226d8:			; <UNDEFINED> instruction: 0xf77f2b01
   226dc:			; <UNDEFINED> instruction: 0xf89bad89
   226e0:			; <UNDEFINED> instruction: 0xf0433058
   226e4:			; <UNDEFINED> instruction: 0xf88b0302
   226e8:	str	r3, [r1, #88]	; 0x58
   226ec:	vtst.8	d22, d0, d21
   226f0:	andsmi	r3, sp, #1006632960	; 0x3c000000
   226f4:			; <UNDEFINED> instruction: 0xf89bd02b
   226f8:			; <UNDEFINED> instruction: 0xf0133058
   226fc:			; <UNDEFINED> instruction: 0xd1260410
   22700:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   22704:	subscc	pc, r8, fp, lsl #17
   22708:	andeq	pc, r8, #19
   2270c:	orrshi	pc, ip, #64	; 0x40
   22710:	vaddw.s8	q9, q0, d0
   22714:			; <UNDEFINED> instruction: 0xf8cb31ff
   22718:			; <UNDEFINED> instruction: 0xf64f1064
   2271c:	vsra.s64	<illegal reg q11.5>, q15, #56
   22720:			; <UNDEFINED> instruction: 0xf8cb71ff
   22724:			; <UNDEFINED> instruction: 0xf64f1068
   22728:	vsra.s64	<illegal reg q11.5>, q15, #64
   2272c:			; <UNDEFINED> instruction: 0xf8cb71ff
   22730:	ldrbeq	r1, [r9, -ip, rrx]
   22734:	rsbcs	pc, r0, fp, asr #17
   22738:	cmphi	r7, #64, 2	; <UNPREDICTABLE>
   2273c:	rsbscs	pc, r0, fp, asr #17
   22740:	rsbscs	pc, r4, fp, asr #17
   22744:	rsbscs	pc, r8, fp, asr #17
   22748:	rsbscs	pc, ip, fp, asr #17
   2274c:			; <UNDEFINED> instruction: 0xf5a56835
   22750:			; <UNDEFINED> instruction: 0xf10b7380
   22754:			; <UNDEFINED> instruction: 0xf4330738
   22758:			; <UNDEFINED> instruction: 0xf10b7380
   2275c:			; <UNDEFINED> instruction: 0xf0400140
   22760:			; <UNDEFINED> instruction: 0xf5b5812e
   22764:	strls	r7, [r0], -r0, lsl #31
   22768:	cmnhi	sp, r0	; <UNPREDICTABLE>
   2276c:	ldrtmi	r2, [r8], -r5, lsl #4
   22770:			; <UNDEFINED> instruction: 0x461a6032
   22774:			; <UNDEFINED> instruction: 0xf7fa9105
   22778:	stmdbls	r5, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
   2277c:	eorsvs	r2, r3, sl, lsl #6
   22780:	movwcs	r4, #1540	; 0x604
   22784:			; <UNDEFINED> instruction: 0x461a4638
   22788:	tstls	r5, r0, lsl #12
   2278c:			; <UNDEFINED> instruction: 0xf97ef7fa
   22790:	strtmi	r9, [r2], -r5, lsl #18
   22794:	ldrtmi	r4, [r8], -r5, lsl #12
   22798:	svcge	0x0015462b
   2279c:	strcs	r9, [sl, -r0, lsl #14]
   227a0:	subsvc	pc, r8, sp, lsl #17
   227a4:			; <UNDEFINED> instruction: 0xf972f7fa
   227a8:			; <UNDEFINED> instruction: 0xf385fab5
   227ac:			; <UNDEFINED> instruction: 0x2c00095b
   227b0:	movwcs	fp, #7944	; 0x1f08
   227b4:	svclt	0x00082800
   227b8:	andls	r2, r6, r1, lsl #6
   227bc:			; <UNDEFINED> instruction: 0xf47f2b00
   227c0:	mrc	15, 0, sl, cr8, cr2, {2}
   227c4:			; <UNDEFINED> instruction: 0x46302a10
   227c8:			; <UNDEFINED> instruction: 0xf7ff4641
   227cc:			; <UNDEFINED> instruction: 0xf8d8f91b
   227d0:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   227d4:	eoreq	pc, r8, r8, asr #17
   227d8:	ldrdcs	lr, [r1, -r8]
   227dc:	strcs	r2, [r0, -r0, lsr #32]
   227e0:			; <UNDEFINED> instruction: 0xf7e09710
   227e4:	tstcs	r1, ip, ror #24
   227e8:	eorcs	r4, r8, r5, lsl #12
   227ec:	stcl	7, cr15, [r6], #-896	; 0xfffffc80
   227f0:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   227f4:	stmdbeq	r4!, {r1, r7, r9, sl, lr}^
   227f8:	svclt	0x000842bd
   227fc:	cfstrscs	mvf2, [r0], {1}
   22800:	mvnshi	pc, r0, asr #32
   22804:	bcs	45e06c <__assert_fail@plt+0x45a834>
   22808:	ldrtmi	r4, [r0], -r1, asr #12
   2280c:	ldc2l	7, cr15, [r0, #-992]	; 0xfffffc20
   22810:	blcs	c0ce4 <__assert_fail@plt+0xbd4ac>
   22814:			; <UNDEFINED> instruction: 0xf0004681
   22818:	blcs	682fac <__assert_fail@plt+0x67f774>
   2281c:	strls	fp, [sl], #-3864	; 0xfffff0e8
   22820:	sbcshi	pc, r8, r0
   22824:	bcs	45e08c <__assert_fail@plt+0x45a854>
   22828:			; <UNDEFINED> instruction: 0xf8cd2b15
   2282c:			; <UNDEFINED> instruction: 0xf04fb014
   22830:	mufe	f0, f0, f0
   22834:	svclt	0x0004ba10
   22838:	teqvc	r3, r1, lsl #6
   2283c:	movwls	sl, #27415	; 0x6b17
   22840:	tstls	r9, r1, lsl fp
   22844:	bcc	fe45e06c <__assert_fail@plt+0xfe45a834>
   22848:	vaddw.u8	<illegal reg q12.5>, q1, d8
   2284c:	movwls	r4, #49920	; 0xc300
   22850:	movwmi	pc, #962	; 0x3c2	; <UNPREDICTABLE>
   22854:	movwcs	r9, #4877	; 0x130d
   22858:	ldrtmi	r9, [r2], -r6, lsl #24
   2285c:	strbmi	r9, [r1], -r1, lsl #6
   22860:	beq	fe45e0c8 <__assert_fail@plt+0xfe45a890>
   22864:			; <UNDEFINED> instruction: 0xf8cd464b
   22868:	ldrls	fp, [r2], #-0
   2286c:	ldrls	r2, [r1], #-1027	; 0xfffffbfd
   22870:			; <UNDEFINED> instruction: 0xf802f7ff
   22874:			; <UNDEFINED> instruction: 0xf0402800
   22878:	ldrbmi	r8, [sl], -fp, ror #1
   2287c:	ldrtmi	r4, [r0], -r1, asr #12
   22880:	ldc2	7, cr15, [r6, #-992]	; 0xfffffc20
   22884:	vmovne.32	r9, d10[0]
   22888:	andeq	pc, r2, #50	; 0x32
   2288c:	andle	r4, r6, r1, lsl #13
   22890:	bcs	c0d60 <__assert_fail@plt+0xbd528>
   22894:	adcshi	pc, pc, r0
   22898:			; <UNDEFINED> instruction: 0xf0002a16
   2289c:	blcs	142c64 <__assert_fail@plt+0x13f42c>
   228a0:	teqhi	r9, #0, 4	; <UNPREDICTABLE>
   228a4:			; <UNDEFINED> instruction: 0xf003e8df
   228a8:	mcrmi	14, 3, r6, cr5, cr13, {3}
   228ac:	andcs	r0, r0, #52	; 0x34
   228b0:	bls	2070d0 <__assert_fail@plt+0x203898>
   228b4:	andsvs	r2, r3, r5, lsl #6
   228b8:	cdp	4, 1, cr14, cr8, cr8, {3}
   228bc:			; <UNDEFINED> instruction: 0xf4133a10
   228c0:			; <UNDEFINED> instruction: 0xf47f3300
   228c4:	bls	20dae4 <__assert_fail@plt+0x20a2ac>
   228c8:	tstcs	r0, #402653184	; 0x18000000
   228cc:	ldrb	r6, [sp], #-19	; 0xffffffed
   228d0:	ldmdble	r5, {r3, r8, sl, fp, sp}
   228d4:			; <UNDEFINED> instruction: 0xf10bac15
   228d8:	strls	r0, [r0], #-320	; 0xfffffec0
   228dc:	eorseq	pc, r8, fp, lsl #2
   228e0:	ldrcs	r2, [r1], #-768	; 0xfffffd00
   228e4:	subsmi	pc, r8, sp, lsl #17
   228e8:			; <UNDEFINED> instruction: 0xf8d0f7fa
   228ec:	stmdacs	r0, {r1, r2, ip, pc}
   228f0:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
   228f4:	ldrbt	r6, [fp], #-325	; 0xfffffebb
   228f8:	strcs	r9, [r1], #-2822	; 0xfffff4fa
   228fc:	strt	r9, [r6], -r9, lsl #6
   22900:	ldrsbcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   22904:	adcmi	r2, r9, r1, lsl #2
   22908:			; <UNDEFINED> instruction: 0xf8cb430b
   2290c:	ubfx	r3, r4, #0, #2
   22910:			; <UNDEFINED> instruction: 0xf10a9912
   22914:	bge	4235ac <__assert_fail@plt+0x41fd74>
   22918:	andlt	pc, r8, sp, asr #17
   2291c:			; <UNDEFINED> instruction: 0xf10a9200
   22920:	tstls	r1, ip, lsl #4
   22924:			; <UNDEFINED> instruction: 0xf8d84629
   22928:			; <UNDEFINED> instruction: 0xf7fb0040
   2292c:	blls	2224f0 <__assert_fail@plt+0x21ecb8>
   22930:	ldmdblt	r8!, {r3, r4, sp, lr}^
   22934:	blcs	c0e08 <__assert_fail@plt+0xbd5d0>
   22938:	blcs	596af4 <__assert_fail@plt+0x5932bc>
   2293c:	orrshi	pc, r6, r0
   22940:	str	r2, [r9, r0, lsl #6]
   22944:			; <UNDEFINED> instruction: 0x46289912
   22948:	mcr2	7, 6, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   2294c:	andsvs	r9, r8, r7, lsl #22
   22950:	rscle	r2, pc, r0, lsl #16
   22954:			; <UNDEFINED> instruction: 0xb014f8dd
   22958:			; <UNDEFINED> instruction: 0xf7e04628
   2295c:			; <UNDEFINED> instruction: 0x4650ec3a
   22960:	blx	12e094c <__assert_fail@plt+0x12dd114>
   22964:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
   22968:			; <UNDEFINED> instruction: 0xf47f2800
   2296c:	andls	sl, r6, sp, lsl #24
   22970:	ldmdbls	r2, {r1, r2, r3, r4, r5, sl, sp, lr, pc}
   22974:			; <UNDEFINED> instruction: 0xf7fb4628
   22978:	blls	222444 <__assert_fail@plt+0x21ec0c>
   2297c:	stmdacs	r0, {r3, r4, sp, lr}
   22980:	ubfx	sp, r8, #1, #8
   22984:			; <UNDEFINED> instruction: 0x3014f8da
   22988:			; <UNDEFINED> instruction: 0xf8da9a08
   2298c:	addsmi	r0, r3, #0
   22990:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   22994:	vmovne	r9, r9, s4, s5
   22998:	andsne	pc, r4, sl, asr #17
   2299c:	eorcs	pc, r3, r0, asr #16
   229a0:			; <UNDEFINED> instruction: 0xf89de7c8
   229a4:	andcs	r3, r1, #72	; 0x48
   229a8:	tsteq	pc, r3	; <UNPREDICTABLE>
   229ac:	blx	a6f20 <__assert_fail@plt+0xa36e8>
   229b0:			; <UNDEFINED> instruction: 0xf855f101
   229b4:	movwmi	r2, #40995	; 0xa023
   229b8:	eorcs	pc, r3, r5, asr #16
   229bc:	movwcs	lr, #1978	; 0x7ba
   229c0:			; <UNDEFINED> instruction: 0x461a4638
   229c4:			; <UNDEFINED> instruction: 0xf7fa9600
   229c8:	andls	pc, r6, r1, ror #16
   229cc:			; <UNDEFINED> instruction: 0xf47f2800
   229d0:			; <UNDEFINED> instruction: 0xe648aef8
   229d4:	mulscc	r0, sl, r8
   229d8:			; <UNDEFINED> instruction: 0xf0434641
   229dc:			; <UNDEFINED> instruction: 0xf88a0301
   229e0:	mrc	0, 0, r3, cr8, cr0, {0}
   229e4:	ldrbeq	r3, [sl, #2576]	; 0xa10
   229e8:	bcs	45e250 <__assert_fail@plt+0x45aa18>
   229ec:	stmdavs	fp!, {r1, r6, r8, r9, sl, fp, ip, sp, pc}
   229f0:	orrvs	pc, r0, #1124073472	; 0x43000000
   229f4:			; <UNDEFINED> instruction: 0xf8d8602b
   229f8:	strmi	r3, [r3], #-40	; 0xffffffd8
   229fc:			; <UNDEFINED> instruction: 0xf8c84630
   22a00:			; <UNDEFINED> instruction: 0xf7f83028
   22a04:	ldmdbvc	r3!, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   22a08:	strmi	r2, [r1], r2, lsl #22
   22a0c:	rschi	pc, r8, r0
   22a10:	andls	r2, sl, #268435456	; 0x10000000
   22a14:	bls	21c634 <__assert_fail@plt+0x218dfc>
   22a18:			; <UNDEFINED> instruction: 0xf8dd2307
   22a1c:	andsvs	fp, r3, r4, lsl r0
   22a20:			; <UNDEFINED> instruction: 0x4641e79a
   22a24:			; <UNDEFINED> instruction: 0xf7fe4630
   22a28:	bls	2229e4 <__assert_fail@plt+0x21f1ac>
   22a2c:			; <UNDEFINED> instruction: 0xf8d89934
   22a30:	cdp	0, 1, cr5, cr8, cr8, {1}
   22a34:	andls	r3, r1, #16, 20	; 0x10000
   22a38:	tstls	r0, r2, lsr r6
   22a3c:	strmi	r4, [r5], #-1569	; 0xfffff9df
   22a40:			; <UNDEFINED> instruction: 0xf8c84640
   22a44:			; <UNDEFINED> instruction: 0xf7ff5028
   22a48:	andls	pc, r6, r9, lsr #22
   22a4c:	bllt	fe7e0a50 <__assert_fail@plt+0xfe7dd218>
   22a50:			; <UNDEFINED> instruction: 0xf8dd9b07
   22a54:	andsvs	fp, r8, r4, lsl r0
   22a58:			; <UNDEFINED> instruction: 0xf8dde77e
   22a5c:			; <UNDEFINED> instruction: 0xf8cdb020
   22a60:			; <UNDEFINED> instruction: 0xf7ffa018
   22a64:	andcs	fp, r6, #201728	; 0x31400
   22a68:	eorsvs	r4, r2, r8, lsr r6
   22a6c:	tstls	r5, sl, lsl r6
   22a70:			; <UNDEFINED> instruction: 0xf80cf7fa
   22a74:	stmdbls	r5, {r0, r3, r8, r9, sp}
   22a78:			; <UNDEFINED> instruction: 0x46046033
   22a7c:			; <UNDEFINED> instruction: 0xf8d8e681
   22a80:	svcge	0x00153028
   22a84:			; <UNDEFINED> instruction: 0x4641465a
   22a88:	ldrtmi	r4, [r8], -r3, lsl #8
   22a8c:	eorcc	pc, r8, r8, asr #17
   22a90:	stc2	7, cr15, [lr], {248}	; 0xf8
   22a94:			; <UNDEFINED> instruction: 0x2058f89d
   22a98:	strmi	r2, [r3], -r2, lsl #20
   22a9c:	bcs	596d90 <__assert_fail@plt+0x593558>
   22aa0:	adcshi	pc, r4, r0
   22aa4:	ldmdage	r3, {r0, r8, sp}
   22aa8:	ldrtmi	r9, [sl], -r1, lsl #2
   22aac:			; <UNDEFINED> instruction: 0xf8cd4641
   22ab0:	ldrls	fp, [r3], #-0
   22ab4:	ldrls	sl, [r4], #-3103	; 0xfffff3e1
   22ab8:	mrc2	7, 6, pc, cr14, cr14, {7}
   22abc:	bicle	r2, r7, r0, lsl #16
   22ac0:			; <UNDEFINED> instruction: 0x4641465a
   22ac4:			; <UNDEFINED> instruction: 0xf7f84630
   22ac8:	blls	1a1a9c <__assert_fail@plt+0x19e264>
   22acc:	ldclvs	15, cr9, [fp, #68]	; 0x44
   22ad0:	blcs	aa5c0 <__assert_fail@plt+0xa6d88>
   22ad4:	ldrbmi	fp, [r3], -ip, lsr #31
   22ad8:			; <UNDEFINED> instruction: 0xf0322300
   22adc:	strmi	r0, [r1], r2, lsl #4
   22ae0:	cmnhi	r4, r0	; <UNPREDICTABLE>
   22ae4:			; <UNDEFINED> instruction: 0x1e919a13
   22ae8:	tsteq	r2, r1, lsr r0	; <UNPREDICTABLE>
   22aec:	msrhi	SPSR_fsx, r0
   22af0:	svclt	0x000c2f03
   22af4:	tstcs	r0, r1, lsl #2
   22af8:			; <UNDEFINED> instruction: 0xf000910b
   22afc:	bcs	1032c4 <__assert_fail@plt+0xffa8c>
   22b00:	bicshi	pc, sp, r0
   22b04:			; <UNDEFINED> instruction: 0xf0402f00
   22b08:			; <UNDEFINED> instruction: 0xf89d8167
   22b0c:	stmdbls	fp, {r3, r6, lr}
   22b10:	svclt	0x00082f00
   22b14:	strmi	r2, [r8], -r1, lsl #2
   22b18:			; <UNDEFINED> instruction: 0xf0002a00
   22b1c:	bcs	1030b0 <__assert_fail@plt+0xff878>
   22b20:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   22b24:	stmdavc	pc, {r2, r4, r8, fp, ip, pc}	; <UNPREDICTABLE>
   22b28:			; <UNDEFINED> instruction: 0xf0002800
   22b2c:	blcs	43034 <__assert_fail@plt+0x3f7fc>
   22b30:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
   22b34:	movwls	r4, #46624	; 0xb620
   22b38:	stcl	7, cr15, [sl, #-896]	; 0xfffffc80
   22b3c:	blls	309390 <__assert_fail@plt+0x305b58>
   22b40:	svclt	0x00182a03
   22b44:	strmi	r2, [r4], -r0, lsl #20
   22b48:	msrhi	CPSR_fsxc, r0, asr #32
   22b4c:	movwls	r4, #46648	; 0xb638
   22b50:	ldc	7, cr15, [lr, #-896]!	; 0xfffffc80
   22b54:	strmi	r9, [r7], -fp, lsl #22
   22b58:	svccc	0x00fff1b7
   22b5c:			; <UNDEFINED> instruction: 0xf1b4bf18
   22b60:			; <UNDEFINED> instruction: 0xf0003fff
   22b64:	bls	34315c <__assert_fail@plt+0x33f924>
   22b68:	svclt	0x002c42a7
   22b6c:			; <UNDEFINED> instruction: 0xf0022200
   22b70:	bcs	2337c <__assert_fail@plt+0x1fb44>
   22b74:	msrhi	CPSR_fx, r0, asr #32
   22b78:	bvs	64f12c <__assert_fail@plt+0x64b8f4>
   22b7c:	ldmdavs	sl, {r0, r3, r8, fp, ip, pc}^
   22b80:			; <UNDEFINED> instruction: 0xf0004288
   22b84:			; <UNDEFINED> instruction: 0xf8428183
   22b88:	ldmvs	r9, {r5, lr}
   22b8c:	vmovne	r6, r0, s20, s21
   22b90:			; <UNDEFINED> instruction: 0xf8416218
   22b94:	movwcs	r7, #34	; 0x22
   22b98:	stceq	0, cr15, [r1], {79}	; 0x4f
   22b9c:	svclt	0x008c429c
   22ba0:	andcs	r2, r1, #0, 4
   22ba4:	svclt	0x0038429f
   22ba8:	mrslt	r2, (UNDEF: 106)
   22bac:			; <UNDEFINED> instruction: 0xf0031158
   22bb0:	blx	323434 <__assert_fail@plt+0x31fbfc>
   22bb4:			; <UNDEFINED> instruction: 0xf855f102
   22bb8:	movwmi	r2, #40992	; 0xa020
   22bbc:	eorcs	pc, r0, r5, asr #16
   22bc0:			; <UNDEFINED> instruction: 0xf5b33301
   22bc4:	mvnle	r7, r0, lsl #31
   22bc8:	movwcs	r9, #2567	; 0xa07
   22bcc:	ssat	r6, #18, r3
   22bd0:	blcs	c10a4 <__assert_fail@plt+0xbd86c>
   22bd4:	cfldrsge	mvf15, [sp], {127}	; 0x7f
   22bd8:	movwcs	r9, #39431	; 0x9a07
   22bdc:	ldr	r6, [fp], #19
   22be0:	movwcs	r9, #10759	; 0x2a07
   22be4:	ssat	r6, #24, r3
   22be8:	movwls	r9, #27143	; 0x6a07
   22bec:	andsvs	r2, r3, r6, lsl #6
   22bf0:	blt	ff360bf4 <__assert_fail@plt+0xff35d3bc>
   22bf4:	strls	r4, [r6, -r8, lsr #12]
   22bf8:	b	ffae0b80 <__assert_fail@plt+0xffadd348>
   22bfc:			; <UNDEFINED> instruction: 0xf7e04650
   22c00:	bls	21d7a8 <__assert_fail@plt+0x219f70>
   22c04:	andsvs	r2, r3, ip, lsl #6
   22c08:	blt	ff060c0c <__assert_fail@plt+0xff05d3d4>
   22c0c:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   22c10:	bl	fe8eb41c <__assert_fail@plt+0xfe8e7be4>
   22c14:			; <UNDEFINED> instruction: 0xf8c80309
   22c18:	blls	46ecc0 <__assert_fail@plt+0x46b488>
   22c1c:			; <UNDEFINED> instruction: 0xe63e7132
   22c20:	movwcc	r0, #4179	; 0x1053
   22c24:	addseq	r9, r9, r8, lsl #6
   22c28:	bl	18e0bb0 <__assert_fail@plt+0x18dd378>
   22c2c:			; <UNDEFINED> instruction: 0xf0002800
   22c30:			; <UNDEFINED> instruction: 0xf8da8124
   22c34:			; <UNDEFINED> instruction: 0xf8ca3014
   22c38:	strt	r0, [fp], r0
   22c3c:	ldrdeq	ip, [r1], -r8
   22c40:			; <UNDEFINED> instruction: 0x000002b4
   22c44:			; <UNDEFINED> instruction: 0xffff9cc1
   22c48:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   22c4c:			; <UNDEFINED> instruction: 0xffff9143
   22c50:			; <UNDEFINED> instruction: 0xffff99f9
   22c54:			; <UNDEFINED> instruction: 0xffff9965
   22c58:			; <UNDEFINED> instruction: 0xffff9909
   22c5c:	andeq	r8, r0, r0, lsr #26
   22c60:	strdeq	sl, [r0], -r2
   22c64:	andeq	sl, r0, r2, lsl #16
   22c68:	andeq	sl, r0, r0, lsr #15
   22c6c:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   22c70:			; <UNDEFINED> instruction: 0xb014f8dd
   22c74:			; <UNDEFINED> instruction: 0xf8c8444b
   22c78:	blls	2aed20 <__assert_fail@plt+0x2ab4e8>
   22c7c:	svcne	0x002bb14b
   22c80:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   22c84:	svccs	0x0004f853
   22c88:	b	1bf36f4 <__assert_fail@plt+0x1befebc>
   22c8c:	andsvs	r0, sl, r2, lsl #4
   22c90:			; <UNDEFINED> instruction: 0xf8dbd1f8
   22c94:	stmdacs	r1, {r2, r3, r4, r6}
   22c98:			; <UNDEFINED> instruction: 0xf8dbdd0e
   22c9c:	svcne	0x002a303c
   22ca0:	ldreq	pc, [ip], #-261	; 0xfffffefb
   22ca4:			; <UNDEFINED> instruction: 0xf8523b04
   22ca8:			; <UNDEFINED> instruction: 0xf8531f04
   22cac:	addsmi	r7, r4, #4, 30
   22cb0:	tsteq	r7, r1, lsl #20
   22cb4:	mvnsle	r6, r1, lsl r0
   22cb8:			; <UNDEFINED> instruction: 0x3014f8da
   22cbc:			; <UNDEFINED> instruction: 0xf8dabb5b
   22cc0:	bllt	10eed28 <__assert_fail@plt+0x10eb4f0>
   22cc4:			; <UNDEFINED> instruction: 0x301cf8da
   22cc8:			; <UNDEFINED> instruction: 0xf8dabb2b
   22ccc:	bllt	4eed54 <__assert_fail@plt+0x4eb51c>
   22cd0:	stcle	8, cr2, [r6, #-4]
   22cd4:	ldrdcc	pc, [r4], -sl	; <UNPREDICTABLE>
   22cd8:			; <UNDEFINED> instruction: 0xf89ab9eb
   22cdc:	bfieq	r3, r0, #0, #28
   22ce0:	blge	517d4c <__assert_fail@plt+0x514514>
   22ce4:			; <UNDEFINED> instruction: 0x461c4650
   22ce8:			; <UNDEFINED> instruction: 0xf886f7f9
   22cec:	strls	r2, [r0], #-768	; 0xfffffd00
   22cf0:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   22cf4:	eorseq	pc, r8, fp, lsl #2
   22cf8:	strcs	r4, [r3], #-1562	; 0xfffff9e6
   22cfc:			; <UNDEFINED> instruction: 0xf88d9513
   22d00:			; <UNDEFINED> instruction: 0xf7f94050
   22d04:	andls	pc, r6, r3, asr #29
   22d08:			; <UNDEFINED> instruction: 0xf47f2800
   22d0c:	bls	20d6d8 <__assert_fail@plt+0x209ea0>
   22d10:	andsvs	r2, r3, ip, lsl #6
   22d14:			; <UNDEFINED> instruction: 0xf89be620
   22d18:			; <UNDEFINED> instruction: 0xf10b2058
   22d1c:	movwcs	r0, #1080	; 0x438
   22d20:			; <UNDEFINED> instruction: 0xf10baf13
   22d24:			; <UNDEFINED> instruction: 0xf0420140
   22d28:	strtmi	r0, [r0], -r2, lsl #4
   22d2c:	subscs	pc, r8, fp, lsl #17
   22d30:	ldrmi	r9, [sl], -r0, lsl #14
   22d34:	strcs	r9, [r6, -r8, lsl #14]
   22d38:			; <UNDEFINED> instruction: 0xf8cd9105
   22d3c:			; <UNDEFINED> instruction: 0xf88da04c
   22d40:			; <UNDEFINED> instruction: 0xf7f97050
   22d44:	andls	pc, r6, r3, lsr #29
   22d48:	rscle	r2, r0, r0, lsl #16
   22d4c:	svcne	0x002b9905
   22d50:	andseq	pc, ip, #1073741825	; 0x40000001
   22d54:	svceq	0x0004f853
   22d58:	addsmi	fp, sl, #48, 18	; 0xc0000
   22d5c:			; <UNDEFINED> instruction: 0x4628d1fa
   22d60:	b	de0ce8 <__assert_fail@plt+0xddd4b0>
   22d64:	blt	1160d68 <__assert_fail@plt+0x115d530>
   22d68:	movwcs	r9, #2568	; 0xa08
   22d6c:	tstls	r5, r0, lsr #12
   22d70:	ldrls	r2, [r3, #-1795]	; 0xfffff8fd
   22d74:	ldrmi	r9, [sl], -r0, lsl #4
   22d78:	subsvc	pc, r0, sp, lsl #17
   22d7c:	mcr2	7, 4, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
   22d80:	strmi	r9, [r2], -r5, lsl #18
   22d84:	sbcle	r2, r2, r0, lsl #16
   22d88:	blls	1b4610 <__assert_fail@plt+0x1b0dd8>
   22d8c:	strls	sl, [r0], #-3093	; 0xfffff3eb
   22d90:			; <UNDEFINED> instruction: 0xf88d240a
   22d94:			; <UNDEFINED> instruction: 0xf7f94058
   22d98:	andls	pc, r6, r9, ror lr	; <UNPREDICTABLE>
   22d9c:			; <UNDEFINED> instruction: 0xf47f2800
   22da0:	ldr	sl, [r4, r7, lsr #20]!
   22da4:	cmnle	r4, r0, lsl #16
   22da8:	svcls	0x00149c12
   22dac:	ldcls	6, cr14, [r2], {212}	; 0xd4
   22db0:			; <UNDEFINED> instruction: 0xf47f2b00
   22db4:	strb	sl, [pc], fp, asr #29
   22db8:	bcs	10f1e8 <__assert_fail@plt+0x10b9b0>
   22dbc:	blls	397598 <__assert_fail@plt+0x393d60>
   22dc0:			; <UNDEFINED> instruction: 0xf43f2b00
   22dc4:	adcmi	sl, r7, #232, 28	; 0xe80
   22dc8:	mcrge	4, 7, pc, cr5, cr15, {5}	; <UNPREDICTABLE>
   22dcc:	movwcs	r9, #47623	; 0xba07
   22dd0:			; <UNDEFINED> instruction: 0xb014f8dd
   22dd4:	ldr	r6, [pc, #19]!	; 22def <__assert_fail@plt+0x1f5b7>
   22dd8:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
   22ddc:	bcs	2bde4 <__assert_fail@plt+0x285ac>
   22de0:	ldrmi	sp, [r4], -r0, ror #3
   22de4:			; <UNDEFINED> instruction: 0x7050f89d
   22de8:	strcs	lr, [r0], #1694	; 0x69e
   22dec:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22df0:	bl	1de0d78 <__assert_fail@plt+0x1ddd540>
   22df4:	movwmi	pc, #260	; 0x104	; <UNPREDICTABLE>
   22df8:			; <UNDEFINED> instruction: 0xf10b3b01
   22dfc:	stmdavs	r7, {r7, r9, sl, fp}
   22e00:	andseq	pc, r8, r9, lsl #2
   22e04:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22e08:	addeq	lr, r0, fp, lsl #22
   22e0c:	strbeq	lr, [r3, -r7, lsl #22]
   22e10:			; <UNDEFINED> instruction: 0x210046bc
   22e14:	svccs	0x0002f83c
   22e18:	vmul.i<illegal width 8>	<illegal reg q8.5>, q1, d3[4]
   22e1c:	blcs	17e3924 <__assert_fail@plt+0x17e00ec>
   22e20:	sadd16mi	fp, r3, r4
   22e24:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   22e28:	stmdavs	r3, {r0, r1, r5, r8, ip, sp, pc}
   22e2c:	vpmax.s8	d15, d1, d9
   22e30:	andvs	r4, r3, r3, lsl r3
   22e34:	stmdbcs	r0!, {r0, r8, ip, sp}
   22e38:	andcc	sp, r4, ip, ror #3
   22e3c:	strmi	r3, [r6, #1056]	; 0x420
   22e40:	strbeq	pc, [r0, -r7, lsl #2]	; <UNPREDICTABLE>
   22e44:	str	sp, [r2], #484	; 0x1e4
   22e48:	ldrb	r4, [r1, r1, lsr #13]
   22e4c:	stmib	sp, {r2, r4, fp, ip, pc}^
   22e50:			; <UNDEFINED> instruction: 0xf7e0320e
   22e54:	ldmib	sp, {r2, r5, r6, r8, r9, fp, sp, lr, pc}^
   22e58:	stmdacs	r1, {r1, r2, r3, r9, ip, sp}
   22e5c:	bls	21938c <__assert_fail@plt+0x215b54>
   22e60:			; <UNDEFINED> instruction: 0xf8dd2303
   22e64:	andsvs	fp, r3, r4, lsl r0
   22e68:	strls	lr, [r9, #-1398]	; 0xfffffa8a
   22e6c:			; <UNDEFINED> instruction: 0xf7ff9d06
   22e70:	blcs	51688 <__assert_fail@plt+0x4de50>
   22e74:			; <UNDEFINED> instruction: 0x2700d099
   22e78:			; <UNDEFINED> instruction: 0xf8dde65c
   22e7c:	smlald	fp, r6, r4, r0
   22e80:	movwls	r9, #39686	; 0x9b06
   22e84:	bllt	1920e88 <__assert_fail@plt+0x191d650>
   22e88:	b	860e10 <__assert_fail@plt+0x85d5d8>
   22e8c:	movwls	r0, #57417	; 0xe049
   22e90:	ldrmi	r1, [r0], -fp, asr #24
   22e94:	addseq	r9, r9, r9, lsl #6
   22e98:			; <UNDEFINED> instruction: 0xf7e0910b
   22e9c:	blls	3dd74c <__assert_fail@plt+0x3d9f14>
   22ea0:	strmi	r9, [r2], -fp, lsl #18
   22ea4:	andls	r6, fp, #152, 16	; 0x980000
   22ea8:	b	8e0e30 <__assert_fail@plt+0x8dd5f8>
   22eac:	strmi	r9, [r1], -fp, lsl #20
   22eb0:	blls	3cfb20 <__assert_fail@plt+0x3cc2e8>
   22eb4:	bvs	64fadc <__assert_fail@plt+0x64c2a4>
   22eb8:	smlabtcs	r1, r3, r9, lr
   22ebc:	ldmdals	r4, {r0, r1, r5, r6, r9, sl, sp, lr, pc}
   22ec0:	andcc	lr, lr, #3358720	; 0x334000
   22ec4:	bl	ae0e4c <__assert_fail@plt+0xadd614>
   22ec8:	stmiale	r8, {r0, fp, sp}^
   22ecc:	andcc	lr, lr, #3620864	; 0x374000
   22ed0:			; <UNDEFINED> instruction: 0xf43f2f00
   22ed4:			; <UNDEFINED> instruction: 0xf89dae1a
   22ed8:	strcs	r0, [r0], #-44	; 0xffffffd4
   22edc:	ldmdals	r2, {r1, r5, r9, sl, sp, lr, pc}
   22ee0:	andcc	lr, lr, #3358720	; 0x334000
   22ee4:	bl	6e0e6c <__assert_fail@plt+0x6dd634>
   22ee8:	andcc	lr, lr, #3620864	; 0x374000
   22eec:	ldmle	r6!, {r0, fp, sp}
   22ef0:	adcle	r2, fp, r3, lsl #20
   22ef4:	stmdavc	ip, {r1, r4, r8, fp, ip, pc}
   22ef8:	ldrmi	lr, [r0], -r9, lsl #12
   22efc:			; <UNDEFINED> instruction: 0xb014f8dd
   22f00:			; <UNDEFINED> instruction: 0xf7e09105
   22f04:	stmdbls	r5, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   22f08:			; <UNDEFINED> instruction: 0xf7e04608
   22f0c:	bls	21d49c <__assert_fail@plt+0x219c64>
   22f10:	andsvs	r2, r3, ip, lsl #6
   22f14:	blmi	19c39c <__assert_fail@plt+0x198b64>
   22f18:	rscmi	pc, sp, #64, 12	; 0x4000000
   22f1c:	stmdami	r5, {r2, r8, fp, lr}
   22f20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   22f24:	ldrbtmi	r3, [r8], #-832	; 0xfffffcc0
   22f28:	stc	7, cr15, [r6], {224}	; 0xe0
   22f2c:	andeq	r9, r0, r4, asr #30
   22f30:	andeq	r9, r0, lr, lsl #29
   22f34:	andeq	r4, r0, r2, asr r9
   22f38:	svcmi	0x00f0e92d
   22f3c:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   22f40:	strmi	r8, [pc], -r2, lsl #22
   22f44:	strmi	r4, [r1], sl, asr #26
   22f48:	ldrbtmi	r4, [sp], #-3146	; 0xfffff3b6
   22f4c:	ldmib	sp, {r0, r3, r7, ip, sp, pc}^
   22f50:	stmib	sp, {r2, r4, r9, sl, ip, sp, pc}^
   22f54:	stmdbpl	ip!, {r9, sl, ip, sp, pc}
   22f58:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
   22f5c:			; <UNDEFINED> instruction: 0xf04f9407
   22f60:	stmdavs	ip, {sl}
   22f64:			; <UNDEFINED> instruction: 0xf7ff9402
   22f68:	ldmdavs	r2!, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
   22f6c:			; <UNDEFINED> instruction: 0xf380fab0
   22f70:	bcs	254e4 <__assert_fail@plt+0x21cac>
   22f74:	movwcs	fp, #3848	; 0xf08
   22f78:	cmnle	r5, r0, lsl #22
   22f7c:	strmi	r7, [r4], -fp, lsr #18
   22f80:	rscseq	pc, r7, #3
   22f84:	suble	r2, r6, r2, lsl #20
   22f88:	blx	fef09798 <__assert_fail@plt+0xfef05f60>
   22f8c:	b	14211c0 <__assert_fail@plt+0x141d988>
   22f90:			; <UNDEFINED> instruction: 0x46111858
   22f94:	cmpcc	r0, r8, lsr r2
   22f98:	bcs	fe45e7c0 <__assert_fail@plt+0xfe45af88>
   22f9c:	bne	45e7c4 <__assert_fail@plt+0x45af8c>
   22fa0:	stmdbvc	fp!, {r0, r1, r2, sp, lr, pc}
   22fa4:	svclt	0x00082c00
   22fa8:			; <UNDEFINED> instruction: 0xf0034604
   22fac:	bcs	a3b90 <__assert_fail@plt+0xa0358>
   22fb0:	blcs	29707c <__assert_fail@plt+0x293844>
   22fb4:	strbmi	fp, [r3], -ip, lsl #30
   22fb8:	movweq	pc, #4168	; 0x1048	; <UNPREDICTABLE>
   22fbc:			; <UNDEFINED> instruction: 0x4653b35b
   22fc0:	ldrtmi	r4, [r9], -sl, lsr #12
   22fc4:	strls	r4, [r1], -r8, asr #12
   22fc8:	andlt	pc, r0, sp, asr #17
   22fcc:			; <UNDEFINED> instruction: 0xf866f7ff
   22fd0:	blx	fec3d09c <__assert_fail@plt+0xfec39864>
   22fd4:	strmi	pc, [r3], -r0, lsl #5
   22fd8:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   22fdc:	andcs	fp, r0, #8, 30
   22fe0:			; <UNDEFINED> instruction: 0x2c00bb3a
   22fe4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   22fe8:	bge	19735c <__assert_fail@plt+0x193b24>
   22fec:	andls	r9, r0, #2
   22ff0:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
   22ff4:			; <UNDEFINED> instruction: 0xf04f1a10
   22ff8:	mrc	12, 0, r0, cr8, cr0, {0}
   22ffc:			; <UNDEFINED> instruction: 0xf88d0a90
   23000:			; <UNDEFINED> instruction: 0xf7f9c018
   23004:	blls	e2518 <__assert_fail@plt+0xdece0>
   23008:	stmdbvc	fp!, {r5, r6, r7, r8, ip, sp, pc}
   2300c:			; <UNDEFINED> instruction: 0xf0034604
   23010:	bcs	a3bf4 <__assert_fail@plt+0xa03bc>
   23014:	bmi	657750 <__assert_fail@plt+0x653f18>
   23018:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   2301c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23020:	subsmi	r9, sl, r7, lsl #22
   23024:	strtmi	sp, [r0], -r2, lsr #2
   23028:	ldc	0, cr11, [sp], #36	; 0x24
   2302c:	pop	{r1, r8, r9, fp, pc}
   23030:	strdlt	r8, [ip, #240]	; 0xf0
   23034:	andcs	r4, r0, #278528	; 0x44000
   23038:	ldrmi	r4, [r4], -r0, lsr #12
   2303c:			; <UNDEFINED> instruction: 0xf7f84479
   23040:	strb	pc, [r8, r9, ror #20]!	; <UNPREDICTABLE>
   23044:	strmi	r4, [r2], -lr, lsl #18
   23048:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   2304c:	smlabtcs	r2, sp, r9, lr
   23050:	blx	1861038 <__assert_fail@plt+0x185d800>
   23054:	ldrdcs	lr, [r2, -sp]
   23058:			; <UNDEFINED> instruction: 0xf7f84620
   2305c:	bls	e19d0 <__assert_fail@plt+0xde198>
   23060:	eorsvs	r2, r3, ip, lsl #6
   23064:	bfi	r4, r4, #12, #11
   23068:	ldrb	r2, [r4, r0, lsl #8]
   2306c:	stmdb	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23070:	andeq	fp, r1, r6, asr #26
   23074:			; <UNDEFINED> instruction: 0x000002b4
   23078:	andeq	fp, r1, r6, ror ip
   2307c:			; <UNDEFINED> instruction: 0xffff8e01
   23080:			; <UNDEFINED> instruction: 0xffff8df3
   23084:	svcmi	0x00f0e92d
   23088:	cdpmi	0, 4, cr11, cr3, cr9, {4}
   2308c:	mcrrmi	6, 9, r4, r3, cr11
   23090:	ldrbtmi	r4, [lr], #-1674	; 0xfffff976
   23094:			; <UNDEFINED> instruction: 0xf8dd680d
   23098:	strmi	r8, [r7], -ip, asr #32
   2309c:			; <UNDEFINED> instruction: 0x46165934
   230a0:	strls	r6, [r7], #-2084	; 0xfffff7dc
   230a4:	streq	pc, [r0], #-79	; 0xffffffb1
   230a8:			; <UNDEFINED> instruction: 0xf8cd6d6c
   230ac:	strls	r8, [r3], #-4
   230b0:	strls	r9, [r0], #-3090	; 0xfffff3ee
   230b4:			; <UNDEFINED> instruction: 0xff40f7ff
   230b8:	ldrdcs	pc, [r0], -r8
   230bc:			; <UNDEFINED> instruction: 0xf380fab0
   230c0:	bcs	25634 <__assert_fail@plt+0x21dfc>
   230c4:	movwcs	fp, #3848	; 0xf08
   230c8:	cmnle	r1, r0, lsl #22
   230cc:	stmdbeq	r0, {r0, r1, r3, r6, sl, ip, sp, lr, pc}
   230d0:	eors	r4, r3, r4, lsl #12
   230d4:	blx	fed09d24 <__assert_fail@plt+0xfed064ec>
   230d8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   230dc:	svclt	0x00182909
   230e0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   230e4:	stfvsp	f3, [fp, #-876]!	; 0xfffffc94
   230e8:	bls	f4a34 <__assert_fail@plt+0xf11fc>
   230ec:	movwls	r9, #10258	; 0x2812
   230f0:	strbvs	r4, [sl, #-1627]!	; 0xfffff9a5
   230f4:	andls	r4, r0, r2, lsr r6
   230f8:			; <UNDEFINED> instruction: 0xf8cd4638
   230fc:			; <UNDEFINED> instruction: 0xf7ff8004
   23100:			; <UNDEFINED> instruction: 0xf8d8ff1b
   23104:	blx	fec2710c <__assert_fail@plt+0xfec238d4>
   23108:	strmi	pc, [r3], -r0, lsl #5
   2310c:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   23110:	andcs	fp, r0, #8, 30
   23114:	vstmdbvs	sl!, {d27-<overflow reg d43>}
   23118:	movwmi	r9, #43266	; 0xa902
   2311c:	stmdage	r5, {r1, r3, r5, r6, r8, sl, sp, lr}
   23120:	andls	r4, r0, r2, lsr #12
   23124:	cmpeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   23128:	eorseq	pc, r8, r5, lsl #2
   2312c:	streq	pc, [sl], #-79	; 0xffffffb1
   23130:	andsmi	pc, r8, sp, lsl #17
   23134:	stc2	7, cr15, [sl], #996	; 0x3e4
   23138:			; <UNDEFINED> instruction: 0xb3284604
   2313c:	blcs	2c1610 <__assert_fail@plt+0x2bddd8>
   23140:			; <UNDEFINED> instruction: 0x464ad116
   23144:			; <UNDEFINED> instruction: 0x46304639
   23148:	mrrc2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   2314c:	bvs	feec1618 <__assert_fail@plt+0xfeebdde0>
   23150:	mvnseq	pc, #1
   23154:	ldrmi	r2, [r0], #-2818	; 0xfffff4fe
   23158:			; <UNDEFINED> instruction: 0xd1bb62b8
   2315c:	ldrb	r2, [lr, r0, lsl #6]
   23160:	stmdbmi	pc, {r2, r4, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   23164:	andcs	r4, r0, #32, 12	; 0x2000000
   23168:			; <UNDEFINED> instruction: 0x46144479
   2316c:			; <UNDEFINED> instruction: 0xf9d2f7f8
   23170:	blmi	2b59a8 <__assert_fail@plt+0x2b2170>
   23174:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23178:	blls	1fd1e8 <__assert_fail@plt+0x1f99b0>
   2317c:	qaddle	r4, sl, r9
   23180:	andlt	r4, r9, r0, lsr #12
   23184:	svchi	0x00f0e8bd
   23188:			; <UNDEFINED> instruction: 0xf8c8230c
   2318c:	strb	r3, [pc, r0]!
   23190:	strb	r2, [sp, r0, lsl #8]!
   23194:	ldm	sl, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23198:	strdeq	fp, [r1], -lr
   2319c:			; <UNDEFINED> instruction: 0x000002b4
   231a0:			; <UNDEFINED> instruction: 0xffff8cd5
   231a4:	andeq	fp, r1, ip, lsl fp
   231a8:	svcmi	0x00f0e92d
   231ac:	stc	6, cr4, [sp, #-16]!
   231b0:	strmi	r8, [pc], -r4, lsl #22
   231b4:	strtmi	r6, [r1], -r5, ror #16
   231b8:			; <UNDEFINED> instruction: 0xf8df461e
   231bc:	vldrcs	d10, [pc, #352]	; 23324 <__assert_fail@plt+0x1faec>
   231c0:	ldrdlt	pc, [r0], -r1
   231c4:	ldrbtmi	fp, [sl], #165	; 0xa5
   231c8:	svcvc	0x00009003
   231cc:	ldrmi	r6, [r4], -r3, ror #1
   231d0:	blcs	1161554 <__assert_fail@plt+0x115dd1c>
   231d4:	rsbeq	pc, pc, r0, lsr #32
   231d8:	blcc	106155c <__assert_fail@plt+0x105dd24>
   231dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   231e0:			; <UNDEFINED> instruction: 0x9323681b
   231e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   231e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   231ec:	addvs	r7, fp, r8, lsl #14
   231f0:	movwls	r6, #33163	; 0x818b
   231f4:	strthi	pc, [r3], #576	; 0x240
   231f8:	adccs	r9, r0, #3072	; 0xc00
   231fc:	ldrbmi	r2, [r8], -r0, lsl #2
   23200:			; <UNDEFINED> instruction: 0xf7e0609a
   23204:			; <UNDEFINED> instruction: 0xf64ae9d4
   23208:			; <UNDEFINED> instruction: 0xf6c023aa
   2320c:	andscs	r2, pc, #-1476395006	; 0xa8000002
   23210:			; <UNDEFINED> instruction: 0xf8cb429c
   23214:			; <UNDEFINED> instruction: 0xf0802040
   23218:			; <UNDEFINED> instruction: 0xf10481ea
   2321c:			; <UNDEFINED> instruction: 0xf8cb0901
   23220:	b	1407238 <__assert_fail@plt+0x1403a00>
   23224:			; <UNDEFINED> instruction: 0xf7e000c9
   23228:			; <UNDEFINED> instruction: 0xf8cbe920
   2322c:	stccs	0, cr0, [r0], {-0}
   23230:	ldrhi	pc, [r3], #0
   23234:	subeq	r2, r9, r1, lsl #2
   23238:	rscsle	r4, ip, #140, 4	; 0xc0000008
   2323c:	andcs	r1, ip, sp, asr #28
   23240:	svc	0x003cf7df
   23244:	subpl	pc, r4, fp, asr #17
   23248:	eoreq	pc, r0, fp, asr #17
   2324c:	ldm	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23250:	andcs	r4, lr, r3, lsl #12
   23254:	subscc	pc, ip, fp, asr #17
   23258:	b	c611e0 <__assert_fail@plt+0xc5d9a8>
   2325c:			; <UNDEFINED> instruction: 0xf0037803
   23260:	blcs	15641e4 <__assert_fail@plt+0x15609ac>
   23264:	stmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
   23268:	bicseq	pc, pc, #3
   2326c:	tstle	r5, r4, asr fp
   23270:			; <UNDEFINED> instruction: 0xf0037883
   23274:	blcs	11a41f8 <__assert_fail@plt+0x11a09c0>
   23278:	stmiavc	r3, {r4, r8, ip, lr, pc}^
   2327c:	svclt	0x000c2b2d
   23280:	movwcs	r2, #13060	; 0x3304
   23284:	stclpl	8, cr1, [r3], {194}	; 0xc2
   23288:	tstle	r7, r8, lsr fp
   2328c:	stmdblt	fp!, {r0, r1, r4, r6, fp, ip, sp, lr}
   23290:			; <UNDEFINED> instruction: 0x3058f89b
   23294:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   23298:	subscc	pc, r8, fp, lsl #17
   2329c:	ldrsbcs	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   232a0:			; <UNDEFINED> instruction: 0x3058f89b
   232a4:	vpmax.u32	d18, d15, d1
   232a8:			; <UNDEFINED> instruction: 0xf88b03c3
   232ac:	stcle	0, cr3, [r9, #-352]	; 0xfffffea0
   232b0:			; <UNDEFINED> instruction: 0xf015b2dd
   232b4:			; <UNDEFINED> instruction: 0xf0000504
   232b8:			; <UNDEFINED> instruction: 0xf8df81b4
   232bc:	ldrbtmi	r3, [fp], #-2660	; 0xfffff59c
   232c0:	eorscc	pc, ip, fp, asr #17
   232c4:	ldrdcc	pc, [r0], -fp
   232c8:			; <UNDEFINED> instruction: 0xf0002b00
   232cc:			; <UNDEFINED> instruction: 0xf8db8190
   232d0:	blcs	2f358 <__assert_fail@plt+0x2bb20>
   232d4:	orrhi	pc, fp, r0
   232d8:	bcc	126165c <__assert_fail@plt+0x125de24>
   232dc:	mrsls	r2, (UNDEF: 24)
   232e0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   232e4:	cmplt	r3, r6, lsl #6
   232e8:	addeq	pc, r8, fp, lsl #2
   232ec:	svc	0x00aaf7df
   232f0:			; <UNDEFINED> instruction: 0xf0402800
   232f4:	blls	2438ec <__assert_fail@plt+0x2400b4>
   232f8:			; <UNDEFINED> instruction: 0xf0402b00
   232fc:	blls	1038ec <__assert_fail@plt+0x1000b4>
   23300:	tstcs	r0, ip, asr #4
   23304:	ldmdbvs	sp, {r0, r1, r2, r3, fp, sp, pc}^
   23308:	ldmdb	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2330c:	addeq	pc, r0, r6, lsl #8
   23310:	ldrsbcs	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   23314:	stmdaeq	r0, {r0, r2, r6, r9, fp, sp, lr, pc}
   23318:			; <UNDEFINED> instruction: 0x3058f89b
   2331c:			; <UNDEFINED> instruction: 0x0100f1b8
   23320:	ldrls	r9, [lr, #-4]
   23324:	svclt	0x0018ad0e
   23328:	stmdacc	r0, {r0, r8, sp}
   2332c:	svclt	0x0018970e
   23330:	ldrls	r2, [sl], #-1
   23334:	addeq	pc, r0, sp, lsl #17
   23338:	addeq	pc, r0, r3, asr #7
   2333c:	vmov.i32	d25, #12124160	; 0x00b90000
   23340:	stmib	sp, {r6, r7, r8, r9}^
   23344:			; <UNDEFINED> instruction: 0xf88d441b
   23348:			; <UNDEFINED> instruction: 0xf88d1083
   2334c:			; <UNDEFINED> instruction: 0xf88d0081
   23350:	eorls	r3, r2, #130	; 0x82
   23354:			; <UNDEFINED> instruction: 0xf0402c00
   23358:	tstlt	r1, fp, lsr r1
   2335c:	blls	14afa0 <__assert_fail@plt+0x147768>
   23360:	blcs	48fa4 <__assert_fail@plt+0x4576c>
   23364:	bcs	9744c <__assert_fail@plt+0x93c14>
   23368:	mvnhi	pc, #64, 6
   2336c:			; <UNDEFINED> instruction: 0xf7f84628
   23370:	stmiblt	r8, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   23374:	addsmi	r9, ip, #22528	; 0x5800
   23378:	ldrhi	pc, [r9], #-832	; 0xfffffcc0
   2337c:			; <UNDEFINED> instruction: 0xf8db9b15
   23380:	ldmdbls	r7, {r2, r3, r4, r6, sp}
   23384:	addsmi	r4, r9, #318767104	; 0x13000000
   23388:	ldrhi	pc, [r1], #-768	; 0xfffffd00
   2338c:	strtmi	r0, [r8], -r9, asr #32
   23390:			; <UNDEFINED> instruction: 0xf900f7f8
   23394:	rscle	r2, r9, r0, lsl #16
   23398:	andls	r9, r8, r3, lsl #22
   2339c:	blvs	fe9bd414 <__assert_fail@plt+0xfe9b9bdc>
   233a0:	ldrtmi	fp, [r0], -lr, lsr #2
   233a4:			; <UNDEFINED> instruction: 0xf7df6836
   233a8:	mcrcs	15, 0, lr, cr0, cr4, {0}
   233ac:	tstcs	pc, #1073741886	; 0x4000003e
   233b0:	strtvs	r6, [r3], #-2336	; 0xfffff6e0
   233b4:	stmib	r4, {r9, sl, sp}^
   233b8:			; <UNDEFINED> instruction: 0xf7df660d
   233bc:	strtmi	lr, [r8], -sl, lsl #30
   233c0:			; <UNDEFINED> instruction: 0xf7f86126
   233c4:	blls	1e2fa8 <__assert_fail@plt+0x1df770>
   233c8:			; <UNDEFINED> instruction: 0xf0002b00
   233cc:			; <UNDEFINED> instruction: 0xf10b8112
   233d0:			; <UNDEFINED> instruction: 0xf7df0088
   233d4:	ldrd	lr, [ip, -r0]
   233d8:	vpmax.u8	d2, d0, d1
   233dc:	ldcls	3, cr8, [r7], {60}	; 0x3c
   233e0:	svceq	0x0000f1b8
   233e4:	eorhi	pc, r7, #0
   233e8:	blls	589c58 <__assert_fail@plt+0x586420>
   233ec:	svclt	0x00a84294
   233f0:	addsmi	r4, ip, #20, 12	; 0x1400000
   233f4:			; <UNDEFINED> instruction: 0xf000dc02
   233f8:	svcls	0x000fbc42
   233fc:	ldmdals	r4, {r1, r2, r3, r9, fp, ip, pc}
   23400:	ldmdbls	lr, {r1, r3, r4, sl, lr}
   23404:	stcpl	12, cr5, [sl], {18}
   23408:	movwcc	r5, #5370	; 0x14fa
   2340c:			; <UNDEFINED> instruction: 0xd1f4429c
   23410:	ldrls	r2, [r5], #-768	; 0xfffffd00
   23414:	movwls	r9, #33814	; 0x8416
   23418:			; <UNDEFINED> instruction: 0xac099b03
   2341c:	andeq	pc, r0, #1174405120	; 0x46000000
   23420:	strtmi	r2, [r0], -r0, lsl #14
   23424:			; <UNDEFINED> instruction: 0xf8d34629
   23428:	cdp	0, 0, cr8, cr9, cr0, {0}
   2342c:	orrsvs	r4, pc, r0, lsl sl	; <UNPREDICTABLE>
   23430:	addvs	pc, r0, r8, asr #17
   23434:	blx	ff9e1434 <__assert_fail@plt+0xff9ddbfc>
   23438:	stmdbge	r8, {r3, r4, sl, fp, ip, pc}
   2343c:	tstls	r1, r3, lsr r6
   23440:	bcs	45ecac <__assert_fail@plt+0x45b474>
   23444:	strls	r9, [r0, -r3, lsl #18]
   23448:	strtmi	r4, [r8], -r4, lsl #8
   2344c:			; <UNDEFINED> instruction: 0xf7ff9418
   23450:	blls	262cbc <__assert_fail@plt+0x25f484>
   23454:	blcs	34c6c <__assert_fail@plt+0x31434>
   23458:	orrhi	pc, fp, #64	; 0x40
   2345c:			; <UNDEFINED> instruction: 0xf108aa0b
   23460:			; <UNDEFINED> instruction: 0xf1080638
   23464:	andls	r0, r0, #64, 2
   23468:	bcs	fe45ec90 <__assert_fail@plt+0xfe45b458>
   2346c:			; <UNDEFINED> instruction: 0x461a4630
   23470:	tstls	r5, r2, lsl #14
   23474:	eorsvc	pc, r0, sp, lsl #17
   23478:	blx	261466 <__assert_fail@plt+0x25dc2e>
   2347c:	strmi	r9, [r7], -r5, lsl #18
   23480:	cmplt	ip, r3, lsl #12
   23484:			; <UNDEFINED> instruction: 0x4622463b
   23488:	bhi	5ebc4 <__assert_fail@plt+0x5b38c>
   2348c:	ldrcs	r4, [r0], #-1584	; 0xfffff9d0
   23490:	eorsmi	pc, r0, sp, lsl #17
   23494:	blx	ffee1480 <__assert_fail@plt+0xffeddc48>
   23498:			; <UNDEFINED> instruction: 0x4607463b
   2349c:			; <UNDEFINED> instruction: 0xf687fab7
   234a0:	ldmdbeq	r6!, {r0, r1, r9, fp, ip, pc}^
   234a4:	svclt	0x00082b00
   234a8:	ldmdavs	r4, {r0, r9, sl, sp}
   234ac:			; <UNDEFINED> instruction: 0xf0402e00
   234b0:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, pc}^
   234b4:	beq	35f5f8 <__assert_fail@plt+0x35bdc0>
   234b8:	eorsvc	pc, r4, fp, asr #17
   234bc:	stmibeq	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   234c0:			; <UNDEFINED> instruction: 0xf703fb0a
   234c4:			; <UNDEFINED> instruction: 0xf7df4648
   234c8:	pkhtbmi	lr, r0, r0, asr #31
   234cc:			; <UNDEFINED> instruction: 0xf8c44648
   234d0:			; <UNDEFINED> instruction: 0xf7df800c
   234d4:	strmi	lr, [r1], sl, asr #31
   234d8:			; <UNDEFINED> instruction: 0xf8c44638
   234dc:			; <UNDEFINED> instruction: 0xf7df9010
   234e0:	strmi	lr, [r3], -r4, asr #31
   234e4:	cmnvs	r3, r8, lsr r6
   234e8:			; <UNDEFINED> instruction: 0xf7df9305
   234ec:	blls	19f3ec <__assert_fail@plt+0x19bbb4>
   234f0:			; <UNDEFINED> instruction: 0xf1b861a0
   234f4:			; <UNDEFINED> instruction: 0xf0000f00
   234f8:			; <UNDEFINED> instruction: 0xf1b982ab
   234fc:			; <UNDEFINED> instruction: 0xf0000f00
   23500:	blcs	43fa4 <__assert_fail@plt+0x4076c>
   23504:	adchi	pc, r4, #0
   23508:			; <UNDEFINED> instruction: 0xf0002800
   2350c:	blls	103f98 <__assert_fail@plt+0x100760>
   23510:	umlalseq	r6, r8, pc, r9	; <UNPREDICTABLE>
   23514:	svc	0x00a8f7df
   23518:	addeq	pc, r4, r4, asr #17
   2351c:	stmdacc	r4, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   23520:			; <UNDEFINED> instruction: 0xf840b127
   23524:	strcc	r6, [r1], -r4, lsl #30
   23528:	ldrhle	r4, [sl, #46]!	; 0x2e
   2352c:	ubfxne	pc, pc, #17, #25
   23530:	blvs	1834dc0 <__assert_fail@plt+0x1831588>
   23534:			; <UNDEFINED> instruction: 0xf7f84479
   23538:	blls	121564 <__assert_fail@plt+0x11dd2c>
   2353c:			; <UNDEFINED> instruction: 0x2e00699e
   23540:	movwhi	pc, #61440	; 0xf000	; <UNPREDICTABLE>
   23544:	ldrdeq	pc, [r4], r4
   23548:	svcne	0x00022300
   2354c:	movwcc	lr, #4099	; 0x1003
   23550:			; <UNDEFINED> instruction: 0xf00042b3
   23554:			; <UNDEFINED> instruction: 0xf8528308
   23558:	addmi	r1, fp, #4, 30
   2355c:			; <UNDEFINED> instruction: 0xf8dfd0f7
   23560:	bls	e9498 <__assert_fail@plt+0xe5c60>
   23564:	ldrbtmi	r6, [r9], #-2912	; 0xfffff4a0
   23568:			; <UNDEFINED> instruction: 0xffd4f7f7
   2356c:			; <UNDEFINED> instruction: 0xf47f2800
   23570:			; <UNDEFINED> instruction: 0xf8dfaf13
   23574:			; <UNDEFINED> instruction: 0x462217bc
   23578:	ldrbtmi	r6, [r9], #-2912	; 0xfffff4a0
   2357c:			; <UNDEFINED> instruction: 0xffcaf7f7
   23580:	stmdacs	r0, {r0, r1, r2, ip, pc}
   23584:	msrhi	SPSR_fs, #64	; 0x40
   23588:	sbfxne	pc, pc, #17, #9
   2358c:	blvs	1834e1c <__assert_fail@plt+0x18315e4>
   23590:	bpl	45edb8 <__assert_fail@plt+0x45b580>
   23594:			; <UNDEFINED> instruction: 0xf04f4479
   23598:			; <UNDEFINED> instruction: 0xf7f70a0c
   2359c:	blvs	1a23500 <__assert_fail@plt+0x1a1fcc8>
   235a0:	andslt	pc, r4, sp, asr #17
   235a4:	ldmibvs	fp!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr}^
   235a8:	bcs	3aafd8 <__assert_fail@plt+0x3a77a0>
   235ac:	ldm	pc, {r0, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   235b0:	teqeq	r0, r2, lsl r0	; <UNPREDICTABLE>
   235b4:			; <UNDEFINED> instruction: 0x01210078
   235b8:	rsbseq	r0, r8, r8, ror r0
   235bc:	addeq	r0, r4, r8, ror r0
   235c0:	rsceq	r0, r3, r4, lsl #1
   235c4:	addeq	r0, r4, r3, ror #1
   235c8:	rsbseq	r0, r8, r8, ror r0
   235cc:	addseq	r0, r8, r8, ror r0
   235d0:	strtmi	r4, [r8], -r9, asr #12
   235d4:			; <UNDEFINED> instruction: 0xffdef7f7
   235d8:			; <UNDEFINED> instruction: 0xf47f2800
   235dc:			; <UNDEFINED> instruction: 0xf89daedd
   235e0:			; <UNDEFINED> instruction: 0xf8db1083
   235e4:	stmdbcs	r0, {r2, r3, r4, r6, sp}
   235e8:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
   235ec:	movwcs	lr, #50870	; 0xc6b6
   235f0:	ldrbmi	r9, [r8], -r8, lsl #6
   235f4:	ldc2l	7, cr15, [r0, #992]!	; 0x3e0
   235f8:	stmdals	r8, {r0, r1, r9, fp, ip, pc}
   235fc:	andsvs	r2, r3, r0, lsl #6
   23600:			; <UNDEFINED> instruction: 0xf8df6053
   23604:			; <UNDEFINED> instruction: 0xf8df2734
   23608:	ldrbtmi	r3, [sl], #-1812	; 0xfffff8ec
   2360c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23610:	subsmi	r9, sl, r3, lsr #22
   23614:	cmphi	r7, #64	; 0x40	; <UNPREDICTABLE>
   23618:	ldc	0, cr11, [sp], #148	; 0x94
   2361c:	pop	{r2, r8, r9, fp, pc}
   23620:	strdcs	r8, [r1, -r0]
   23624:			; <UNDEFINED> instruction: 0xf7df2020
   23628:			; <UNDEFINED> instruction: 0xf8cbed4a
   2362c:	stmdacs	r0, {r2, r3, r4, r5}
   23630:			; <UNDEFINED> instruction: 0x464bd0dd
   23634:			; <UNDEFINED> instruction: 0x465e46b1
   23638:	strls	r4, [r4], #-1691	; 0xfffff965
   2363c:	stmiaeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   23640:	and	r2, fp, r0, lsl #8
   23644:			; <UNDEFINED> instruction: 0xf896b929
   23648:			; <UNDEFINED> instruction: 0xf0433058
   2364c:			; <UNDEFINED> instruction: 0xf8860308
   23650:	strcc	r3, [r1], #-88	; 0xffffffa8
   23654:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   23658:	andsle	r2, r9, r0, lsr #24
   2365c:			; <UNDEFINED> instruction: 0xf7df4640
   23660:			; <UNDEFINED> instruction: 0xf028efb8
   23664:	stfnee	f0, [r3], {127}	; 0x7f
   23668:			; <UNDEFINED> instruction: 0xf8d6d0ec
   2366c:	movwcs	ip, #4156	; 0x103c
   23670:	vpmax.s8	d15, d4, d3
   23674:	andcc	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   23678:			; <UNDEFINED> instruction: 0xf84c4313
   2367c:	stmdbcs	r0, {r0, r2, ip, sp}
   23680:	strbmi	sp, [r0, #-487]	; 0xfffffe19
   23684:	strcc	sp, [r1], #-479	; 0xfffffe21
   23688:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2368c:	mvnle	r2, r0, lsr #24
   23690:	cfstr32cs	mvfx3, [r0, #-16]!
   23694:			; <UNDEFINED> instruction: 0x465bd1d2
   23698:	ldrtmi	r9, [r3], r4, lsl #24
   2369c:	ldrmi	r4, [r9], lr, asr #12
   236a0:	smladeq	r8, r0, r6, lr
   236a4:	tsthi	ip, #0, 2	; <UNPREDICTABLE>
   236a8:	stmiavs	r2!, {r0, r3, r4, r5, r8, fp, sp, lr}^
   236ac:	stmibvs	r9, {r1, r2, r3, r4, r5, r6, fp, sp, lr}^
   236b0:	eorne	pc, r3, r2, asr #16
   236b4:			; <UNDEFINED> instruction: 0x4637b1d6
   236b8:	blx	2dd492 <__assert_fail@plt+0x2d9c5a>
   236bc:	ldmdbvs	r9!, {r0, r1, r8, r9, ip, sp, lr, pc}
   236c0:	andcs	r6, r4, r2, ror #18
   236c4:	bl	bde04 <__assert_fail@plt+0xba5cc>
   236c8:	tstcs	r1, r3, lsl #16
   236cc:			; <UNDEFINED> instruction: 0xf8c850d1
   236d0:			; <UNDEFINED> instruction: 0xf7df1004
   236d4:			; <UNDEFINED> instruction: 0xf8c8eeca
   236d8:	stmdacs	r0, {r3}
   236dc:	adcshi	pc, r4, #0
   236e0:	ldmdavs	lr!, {r1, r2, sp, lr}^
   236e4:	mvnle	r2, r0, lsl #28
   236e8:	ldrmi	lr, [pc], -r0
   236ec:	blne	fe7bd9e0 <__assert_fail@plt+0xfe7ba1a8>
   236f0:			; <UNDEFINED> instruction: 0xf686fab6
   236f4:	blcs	25cd4 <__assert_fail@plt+0x2249c>
   236f8:	shadd16mi	fp, r2, r4
   236fc:	bcs	2bf08 <__assert_fail@plt+0x286d0>
   23700:	andhi	pc, ip, #0
   23704:			; <UNDEFINED> instruction: 0x463e683b
   23708:	mvnle	r2, r0, lsl #22
   2370c:	bpl	45ef74 <__assert_fail@plt+0x45b73c>
   23710:			; <UNDEFINED> instruction: 0xf8dd4616
   23714:			; <UNDEFINED> instruction: 0x4698b014
   23718:	ldrmi	r6, [sl], r2, lsr #17
   2371c:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23720:	mulle	r9, r2, r5
   23724:			; <UNDEFINED> instruction: 0xf70afb09
   23728:	ldrtmi	r6, [fp], #-2467	; 0xfffff65d
   2372c:	orrlt	r6, r3, fp, asr r8
   23730:	beq	9fb60 <__assert_fail@plt+0x9c328>
   23734:			; <UNDEFINED> instruction: 0xd1f54592
   23738:	svceq	0x0000f1b8
   2373c:	addhi	pc, lr, r0
   23740:			; <UNDEFINED> instruction: 0xf04f69a3
   23744:	strbmi	r0, [r7], -r0, lsl #16
   23748:	ldrtmi	r4, [fp], #-1730	; 0xfffff93e
   2374c:	blcs	3d8c0 <__assert_fail@plt+0x3a088>
   23750:	mnf<illegal precision>z	f5, #0.5
   23754:	movwcs	r0, #6800	; 0x1a90
   23758:			; <UNDEFINED> instruction: 0x46214652
   2375c:			; <UNDEFINED> instruction: 0xffccf7f8
   23760:			; <UNDEFINED> instruction: 0xf47f2800
   23764:	stmibvs	r3!, {r0, r3, r4, r9, sl, fp, sp, pc}
   23768:	beq	9fb98 <__assert_fail@plt+0x9c360>
   2376c:	ldmdavs	pc!, {r0, r1, r2, r3, r4, sl, lr}^	; <UNPREDICTABLE>
   23770:	rsble	r2, r5, r0, lsl #30
   23774:	ldrb	r6, [r3, r2, lsr #17]
   23778:			; <UNDEFINED> instruction: 0x2058f894
   2377c:	andeq	pc, r1, #66	; 0x42
   23780:	subscs	pc, r8, r4, lsl #17
   23784:	mcrcs	8, 0, r6, cr0, cr14, {3}
   23788:	bichi	pc, pc, r0
   2378c:			; <UNDEFINED> instruction: 0xf8d268f2
   23790:	ldmvs	sl!, {r2, r3, r4, pc}
   23794:			; <UNDEFINED> instruction: 0xf0002a00
   23798:	ldmvs	r2, {r2, r6, r7, r8, pc}^
   2379c:			; <UNDEFINED> instruction: 0x901cf8d2
   237a0:	svceq	0x0000f1b8
   237a4:	addshi	pc, r1, #192, 4
   237a8:	svceq	0x0000f1b9
   237ac:	adchi	pc, r3, #192, 4
   237b0:	vqrdmulh.s<illegal width 8>	d15, d3, d10
   237b4:			; <UNDEFINED> instruction: 0xf04f6962
   237b8:	andcs	r0, r8, r2, lsl #22
   237bc:			; <UNDEFINED> instruction: 0xf84218d5
   237c0:			; <UNDEFINED> instruction: 0xf7dfb003
   237c4:	adcvs	lr, r8, r2, asr lr
   237c8:			; <UNDEFINED> instruction: 0xf0002800
   237cc:	strbmi	r8, [r8, #588]	; 0x24c
   237d0:	movwcs	fp, #7938	; 0x1f02
   237d4:			; <UNDEFINED> instruction: 0xf8c0606b
   237d8:			; <UNDEFINED> instruction: 0xf43f8000
   237dc:			; <UNDEFINED> instruction: 0xf8c5af6b
   237e0:	svclt	0x00b4b004
   237e4:	stmdbhi	r0, {r6, r7, r8, fp, sp, lr, pc}
   237e8:	stmdals	r0, {r6, r7, r8, fp, sp, lr, pc}
   237ec:			; <UNDEFINED> instruction: 0xf47f2e00
   237f0:	ldrb	sl, [fp, -r2, ror #30]!
   237f4:	stmiavs	r2!, {r0, r3, r4, r5, r8, fp, sp, lr}^
   237f8:			; <UNDEFINED> instruction: 0xf84269ce
   237fc:	cdpvc	0, 3, cr6, cr8, cr3, {1}
   23800:			; <UNDEFINED> instruction: 0xf47f2804
   23804:	blx	2cf5c6 <__assert_fail@plt+0x2cbd8e>
   23808:	stmdbvs	r2!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   2380c:	stmdaeq	r3, {r1, r8, r9, fp, sp, lr, pc}
   23810:	ldmdbvs	fp!, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   23814:			; <UNDEFINED> instruction: 0xf43f2b00
   23818:			; <UNDEFINED> instruction: 0xf8dfaf64
   2381c:	vrshl.s8	d19, d16, d0
   23820:			; <UNDEFINED> instruction: 0xf8df529f
   23824:			; <UNDEFINED> instruction: 0xf8df151c
   23828:	ldrbtmi	r0, [fp], #-1308	; 0xfffffae4
   2382c:	cmpcc	r4, #2030043136	; 0x79000000
   23830:			; <UNDEFINED> instruction: 0xf7e04478
   23834:	blls	15d844 <__assert_fail@plt+0x15a00c>
   23838:	ldrmi	lr, [r5], #-2509	; 0xfffff633
   2383c:	strb	r9, [fp, #776]!	; 0x308
   23840:			; <UNDEFINED> instruction: 0xf7df980d
   23844:	stmiavs	r2!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   23848:	svclt	0x001c4552
   2384c:			; <UNDEFINED> instruction: 0xf70afb09
   23850:			; <UNDEFINED> instruction: 0xf47f46b0
   23854:	ldrtmi	sl, [r8], r9, ror #30
   23858:			; <UNDEFINED> instruction: 0xe76546ba
   2385c:	svcvc	0x00139a03
   23860:	strle	r0, [r5], #-1753	; 0xfffff927
   23864:			; <UNDEFINED> instruction: 0xb11b6993
   23868:			; <UNDEFINED> instruction: 0x3058f894
   2386c:	strle	r0, [r2], #-2011	; 0xfffff825
   23870:	blcs	3ec04 <__assert_fail@plt+0x3b3cc>
   23874:	strcs	sp, [ip], -r8, asr #32
   23878:			; <UNDEFINED> instruction: 0xf00afb06
   2387c:	ldcl	7, cr15, [r4, #892]!	; 0x37c
   23880:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
   23884:	mvnshi	pc, r0
   23888:	strmi	r2, [pc], -r0, lsl #2
   2388c:	svceq	0x0000f1ba
   23890:	eors	sp, r9, r1, lsl #2
   23894:	blx	1be01e <__assert_fail@plt+0x1ba7e6>
   23898:	tstcc	r1, r1, lsl #4	; <UNPREDICTABLE>
   2389c:	addpl	r1, r7, r3, lsl #17
   238a0:	addsvs	r6, pc, pc, asr r0	; <UNPREDICTABLE>
   238a4:	addmi	r6, fp, #10682368	; 0xa30000
   238a8:	cmnlt	fp, #244, 16	; 0xf40000
   238ac:	smlatbcs	r0, r2, r9, r6
   238b0:			; <UNDEFINED> instruction: 0xf8cd460e
   238b4:	smladcs	ip, r4, r0, r8
   238b8:	ldrmi	r4, [r9], -r8, lsl #13
   238bc:	ldmib	r0, {r4, r7, r8, fp, ip}^
   238c0:	blcs	2f8cc <__assert_fail@plt+0x2c094>
   238c4:			; <UNDEFINED> instruction: 0xf1a0bfc4
   238c8:			; <UNDEFINED> instruction: 0xf04f0a04
   238cc:			; <UNDEFINED> instruction: 0xdc070900
   238d0:	stmibvs	r2!, {r0, r1, r4, sp, lr, pc}
   238d4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   238d8:	ldmdavs	fp, {r0, r1, r4, r7, r8, fp, ip}^
   238dc:	ble	2f4f48 <__assert_fail@plt+0x2f1710>
   238e0:	svceq	0x0004f85a
   238e4:	stmibvs	r3!, {r0, r6, r9, sl, lr}^
   238e8:	andcc	pc, r0, r7, lsl #22
   238ec:	mrc2	7, 3, pc, cr12, cr7, {7}
   238f0:	mvnle	r2, r0, lsl #16
   238f4:	strb	r2, [pc, #-12]	; 238f0 <__assert_fail@plt+0x200b8>
   238f8:			; <UNDEFINED> instruction: 0xf10868a1
   238fc:	strcc	r0, [ip], -r1, lsl #16
   23900:	ldmle	fp, {r0, r6, r8, sl, lr}^
   23904:			; <UNDEFINED> instruction: 0x8014f8dd
   23908:	tstcs	r0, r4, lsl #22
   2390c:			; <UNDEFINED> instruction: 0x2058f89b
   23910:			; <UNDEFINED> instruction: 0xf383fab3
   23914:	ldmdbeq	fp, {r3, r8, ip, pc}^
   23918:	orrseq	lr, r2, #77824	; 0x13000
   2391c:	adchi	pc, r1, r0, asr #32
   23920:	ldrsbtcc	pc, [r4], -fp	; <UNPREDICTABLE>
   23924:	beq	35fa68 <__assert_fail@plt+0x35c230>
   23928:			; <UNDEFINED> instruction: 0x1018f8db
   2392c:	beq	fe45f194 <__assert_fail@plt+0xfe45b95c>
   23930:	ldmibvs	fp, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   23934:	tstne	r3, sl, lsl #22	; <UNPREDICTABLE>
   23938:	subcc	pc, r8, fp, asr #17
   2393c:	blx	1161928 <__assert_fail@plt+0x115e0f0>
   23940:	andls	r4, r9, r6, lsl #12
   23944:	cmnle	r3, r0, lsl #16
   23948:	ldrdcc	pc, [ip], #-139	; 0xffffff75
   2394c:	vstrle	d18, [r7, #-0]
   23950:	svccs	0x00009f0c
   23954:	cdp	13, 1, cr13, cr8, cr4, {2}
   23958:			; <UNDEFINED> instruction: 0xf10d9a90
   2395c:	mcr	8, 0, r0, cr8, cr4, {1}
   23960:			; <UNDEFINED> instruction: 0x46045a10
   23964:	strcc	lr, [r1], #-2
   23968:	lfmle	f4, 4, [r7, #-668]!	; 0xfffffd64
   2396c:			; <UNDEFINED> instruction: 0xf8db9b0d
   23970:			; <UNDEFINED> instruction: 0xf853c000
   23974:	bl	32ba0c <__assert_fail@plt+0x3281d4>
   23978:			; <UNDEFINED> instruction: 0xf89e0ec2
   2397c:	stmdbcs	r4, {r2, ip}
   23980:	blcc	15814c <__assert_fail@plt+0x154914>
   23984:	and	r2, r2, r0
   23988:	adcsmi	r3, r8, #1
   2398c:			; <UNDEFINED> instruction: 0xf853d0eb
   23990:	bl	32b5a8 <__assert_fail@plt+0x327d70>
   23994:	pushvc	{r0, r6, r7, r8, sl}
   23998:	mvnsle	r2, r9, lsl #26
   2399c:	eorspl	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   239a0:	ldrdne	pc, [r0], -lr
   239a4:	mvnle	r4, sp, lsl #5
   239a8:			; <UNDEFINED> instruction: 0x3014f8db
   239ac:	ldrtmi	r4, [r8], -r1, asr #12
   239b0:	movwcc	pc, #11018	; 0x2b0a	; <UNPREDICTABLE>
   239b4:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}
   239b8:	stc2l	7, cr15, [sl], {248}	; 0xf8
   239bc:	bicsle	r2, r2, r0, lsl #16
   239c0:			; <UNDEFINED> instruction: 0x1018f8db
   239c4:	blx	2b52ee <__assert_fail@plt+0x2b1ab6>
   239c8:			; <UNDEFINED> instruction: 0xf7f81102
   239cc:	stmdacs	r0, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
   239d0:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
   239d4:	strcs	r9, [r1], #-3852	; 0xfffff0f4
   239d8:	sfmle	f4, 2, [r7], {167}	; 0xa7
   239dc:	bpl	45f244 <__assert_fail@plt+0x45ba0c>
   239e0:	bcs	fe45f248 <__assert_fail@plt+0xfe45ba10>
   239e4:	cdp	3, 1, cr2, cr9, cr0, {0}
   239e8:			; <UNDEFINED> instruction: 0x46590a10
   239ec:	blx	fe0e19d8 <__assert_fail@plt+0xfe0de1a0>
   239f0:	eoreq	pc, r4, fp, asr #17
   239f4:			; <UNDEFINED> instruction: 0xf0002800
   239f8:			; <UNDEFINED> instruction: 0xf990808f
   239fc:	blcs	2fad4 <__assert_fail@plt+0x2c29c>
   23a00:	stmib	fp, {r1, r5, r6, r8, r9, fp, ip, lr, pc}^
   23a04:			; <UNDEFINED> instruction: 0xf8cb000b
   23a08:	stmdals	sp, {r3, r5}
   23a0c:	bl	ff861990 <__assert_fail@plt+0xff85e158>
   23a10:	strls	r9, [r8], -r3, lsl #22
   23a14:	blvs	fef3da98 <__assert_fail@plt+0xfef3a260>
   23a18:	strtmi	fp, [r0], -ip, lsr #2
   23a1c:			; <UNDEFINED> instruction: 0xf7df6824
   23a20:			; <UNDEFINED> instruction: 0x2c00ebd8
   23a24:	tstcs	pc, #1073741886	; 0x4000003e
   23a28:	strcs	r6, [r0], #-2360	; 0xfffff6c8
   23a2c:	stmib	r7, {r0, r1, r3, r4, r5, sl, sp, lr}^
   23a30:			; <UNDEFINED> instruction: 0xf7df440d
   23a34:	strtmi	lr, [r8], -lr, asr #23
   23a38:			; <UNDEFINED> instruction: 0xf7f8613c
   23a3c:	stmdals	r8, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   23a40:			; <UNDEFINED> instruction: 0xf43f2800
   23a44:	blls	1cf1c4 <__assert_fail@plt+0x1cb98c>
   23a48:			; <UNDEFINED> instruction: 0xf47f2b00
   23a4c:	ldrb	sl, [r0, #3264]	; 0xcc0
   23a50:	eorge	pc, r0, sp, asr #17
   23a54:	strtmi	lr, [r8], -r3, lsr #9
   23a58:	mcr2	7, 5, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   23a5c:	movwls	r9, #35588	; 0x8b04
   23a60:	bls	11cdd0 <__assert_fail@plt+0x119598>
   23a64:	bcs	3dfb4 <__assert_fail@plt+0x3a77c>
   23a68:	svcge	0x005af47f
   23a6c:	ldrdmi	pc, [r8], -fp
   23a70:			; <UNDEFINED> instruction: 0xf0002c00
   23a74:			; <UNDEFINED> instruction: 0xf8db8112
   23a78:	ldrmi	r0, [r6], r0
   23a7c:	strmi	r9, [r4], r7, lsl #28
   23a80:	ldmdbvc	r1, {r1, r9, sl, lr}
   23a84:	stmdbcs	fp, {r0, r8, fp, ip, sp}
   23a88:	mrshi	pc, (UNDEF: 98)	; <UNPREDICTABLE>
   23a8c:			; <UNDEFINED> instruction: 0xf857a702
   23a90:	strmi	r1, [pc], #-33	; 23a98 <__assert_fail@plt+0x20260>
   23a94:	svclt	0x00004738
   23a98:	andeq	r0, r0, r1, ror r1
   23a9c:	andeq	r0, r0, pc, lsl r1
   23aa0:	muleq	r0, r5, r1
   23aa4:	andeq	r0, r0, pc, lsl r1
   23aa8:	andeq	r0, r0, sp, lsl r1
   23aac:			; <UNDEFINED> instruction: 0xfffffe89
   23ab0:	andeq	r0, r0, r9, ror r2
   23ab4:	andeq	r0, r0, pc, lsl r1
   23ab8:	andeq	r0, r0, pc, lsl r1
   23abc:	andeq	r0, r0, pc, lsl r1
   23ac0:	andeq	r0, r0, pc, lsl r1
   23ac4:	andeq	r0, r0, pc, ror r1
   23ac8:	bcs	fe45f330 <__assert_fail@plt+0xfe45baf8>
   23acc:	ldrbmi	r2, [r9], -r1, lsl #6
   23ad0:	beq	45f33c <__assert_fail@plt+0x45bb04>
   23ad4:	blx	3e1ac0 <__assert_fail@plt+0x3de288>
   23ad8:	bcs	fe45f340 <__assert_fail@plt+0xfe45bb08>
   23adc:	ldrbmi	r2, [r9], -r2, lsl #6
   23ae0:	eoreq	pc, r8, fp, asr #17
   23ae4:	beq	45f350 <__assert_fail@plt+0x45bb18>
   23ae8:	blx	161ad4 <__assert_fail@plt+0x15e29c>
   23aec:	cdp	3, 1, cr2, cr8, cr6, {0}
   23af0:			; <UNDEFINED> instruction: 0x46592a90
   23af4:	eoreq	pc, ip, fp, asr #17
   23af8:	beq	45f364 <__assert_fail@plt+0x45bb2c>
   23afc:			; <UNDEFINED> instruction: 0xf9faf7f9
   23b00:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   23b04:	eorseq	pc, r0, fp, asr #17
   23b08:			; <UNDEFINED> instruction: 0xf8dbb133
   23b0c:	stmdacs	r0, {r2, r3, r5, ip, sp}
   23b10:	blcs	53778 <__assert_fail@plt+0x4ff40>
   23b14:	svcge	0x0079f47f
   23b18:	ldrb	r9, [r9, -r9, lsl #28]!
   23b1c:			; <UNDEFINED> instruction: 0x4637461e
   23b20:	ldmdbvs	sl!, {r6, r8, sl, sp, lr, pc}
   23b24:			; <UNDEFINED> instruction: 0x901cf8d2
   23b28:	ldmdbvs	sl!, {r1, r3, r4, r5, r9, sl, sp, lr, pc}
   23b2c:			; <UNDEFINED> instruction: 0x801cf8d2
   23b30:	strtmi	lr, [r8], -pc, lsr #12
   23b34:	mrc2	7, 0, pc, cr6, cr7, {7}
   23b38:	movwls	r2, #33536	; 0x8300
   23b3c:	ldrbmi	lr, [r8], -ip, ror #8
   23b40:			; <UNDEFINED> instruction: 0xf7df21a0
   23b44:	pkhtbmi	lr, r3, r6, asr #23
   23b48:			; <UNDEFINED> instruction: 0xf0002800
   23b4c:	bls	103ed0 <__assert_fail@plt+0x100698>
   23b50:	andsvs	r2, r0, r0, lsr #7
   23b54:			; <UNDEFINED> instruction: 0xf7ff6053
   23b58:	strtmi	fp, [r5], -pc, asr #22
   23b5c:			; <UNDEFINED> instruction: 0xf7ff2101
   23b60:			; <UNDEFINED> instruction: 0xf8d4bb6e
   23b64:			; <UNDEFINED> instruction: 0xf7df0084
   23b68:	movwcs	lr, #2868	; 0xb34
   23b6c:	addcc	pc, r4, r4, asr #17
   23b70:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
   23b74:	addhi	pc, fp, r0
   23b78:			; <UNDEFINED> instruction: 0xf108ab0b
   23b7c:			; <UNDEFINED> instruction: 0xf1080638
   23b80:	ldrtmi	r0, [sl], -r0, asr #2
   23b84:	cdp	3, 0, cr9, cr8, cr0, {0}
   23b88:			; <UNDEFINED> instruction: 0x46303a90
   23b8c:	tstls	r5, fp, lsr r6
   23b90:			; <UNDEFINED> instruction: 0xf88d2702
   23b94:			; <UNDEFINED> instruction: 0xf7f87030
   23b98:	stmdbls	r5, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   23b9c:	ldrbt	r4, [r1], #-1543	; 0xfffff9f9
   23ba0:	movwls	r2, #33548	; 0x830c
   23ba4:			; <UNDEFINED> instruction: 0xf8cb2300
   23ba8:			; <UNDEFINED> instruction: 0xf7ff3034
   23bac:	movwcs	fp, #3064	; 0xbf8
   23bb0:	ldrt	r9, [r1], #-776	; 0xfffffcf8
   23bb4:			; <UNDEFINED> instruction: 0x3601469e
   23bb8:	adcmi	r3, r6, #8, 4	; 0x80000000
   23bbc:	svcge	0x0061f47f
   23bc0:	stmdaeq	lr, {r3, r6, r9, fp, sp, lr, pc}
   23bc4:			; <UNDEFINED> instruction: 0xf0189607
   23bc8:	svclt	0x000808ff
   23bcc:	rsble	r4, r5, r6, asr #13
   23bd0:	andcs	r9, r7, #7168	; 0x1c00
   23bd4:	sbceq	lr, r3, r0, lsl #22
   23bd8:	blcs	19bbfc <__assert_fail@plt+0x1983c4>
   23bdc:			; <UNDEFINED> instruction: 0xf88cbf08
   23be0:			; <UNDEFINED> instruction: 0xf10c2004
   23be4:	strbmi	r0, [r0, #-3080]!	; 0xfffff3f8
   23be8:			; <UNDEFINED> instruction: 0xf89cd058
   23bec:	blcs	6fc04 <__assert_fail@plt+0x6c3cc>
   23bf0:			; <UNDEFINED> instruction: 0xf99cd1f3
   23bf4:	blcs	2fbfc <__assert_fail@plt+0x2c3c4>
   23bf8:			; <UNDEFINED> instruction: 0xf89cdaf3
   23bfc:	vhadd.u32	d19, d15, d6
   23c00:			; <UNDEFINED> instruction: 0xf88c1345
   23c04:	strb	r3, [ip, r6]!
   23c08:	eorsne	pc, r6, r0, lsl r9	; <UNPREDICTABLE>
   23c0c:	stmdaeq	r1!, {r3, r4, r5, r9, fp, sp, lr, pc}
   23c10:	ldrmi	fp, [r8], r8, lsr #30
   23c14:			; <UNDEFINED> instruction: 0xf850e7cf
   23c18:	stmdbcs	r0, {r1, r2, r4, r5, ip}^
   23c1c:	stmdale	fp!, {r0, r1, r3, r6, r7, ip, lr, pc}
   23c20:			; <UNDEFINED> instruction: 0xf0313910
   23c24:			; <UNDEFINED> instruction: 0xf47f0110
   23c28:			; <UNDEFINED> instruction: 0xe7c4ae7b
   23c2c:	eorsvc	pc, r6, r0, asr r8	; <UNPREDICTABLE>
   23c30:	tsteq	ip, r7, lsl #2	; <UNPREDICTABLE>
   23c34:	ssatmi	r3, #26, ip, lsl #14
   23c38:	svcvc	0x0004f851
   23c3c:			; <UNDEFINED> instruction: 0xf47f2f00
   23c40:	strmi	sl, [r9, #3695]	; 0xe6f
   23c44:			; <UNDEFINED> instruction: 0xe7b6d1f8
   23c48:			; <UNDEFINED> instruction: 0xb014f8dd
   23c4c:			; <UNDEFINED> instruction: 0xf8c84603
   23c50:	andcs	r0, ip, r4
   23c54:	bpl	45f4bc <__assert_fail@plt+0x45bc84>
   23c58:	andcc	pc, r0, r8, asr #17
   23c5c:	bllt	fe761c60 <__assert_fail@plt+0xfe75e428>
   23c60:			; <UNDEFINED> instruction: 0xf7ff9807
   23c64:	vmov.32	fp, d24[0]
   23c68:			; <UNDEFINED> instruction: 0xf8dd5a10
   23c6c:			; <UNDEFINED> instruction: 0xe641b014
   23c70:	bpl	45f4d8 <__assert_fail@plt+0x45bca0>
   23c74:	strb	r4, [fp], r6, lsl #12
   23c78:	addsle	r2, ip, r0, lsl #19
   23c7c:			; <UNDEFINED> instruction: 0x461ce650
   23c80:	bllt	ff1e1c84 <__assert_fail@plt+0xff1de44c>
   23c84:	strls	r9, [r8], -r3, lsl #22
   23c88:			; <UNDEFINED> instruction: 0xf7ff681c
   23c8c:	blls	112ab4 <__assert_fail@plt+0x10f27c>
   23c90:	eorseq	pc, r4, fp, asr #17
   23c94:			; <UNDEFINED> instruction: 0xf7ff681c
   23c98:	strtmi	fp, [r6], r2, lsl #23
   23c9c:	ldrdcc	pc, [ip], #-139	; 0xffffff75
   23ca0:			; <UNDEFINED> instruction: 0xf8cb2201
   23ca4:	blcs	2be1c <__assert_fail@plt+0x285e4>
   23ca8:			; <UNDEFINED> instruction: 0x4673bfd4
   23cac:	movweq	pc, #4174	; 0x104e	; <UNPREDICTABLE>
   23cb0:			; <UNDEFINED> instruction: 0x2058f89b
   23cb4:			; <UNDEFINED> instruction: 0xf022005b
   23cb8:			; <UNDEFINED> instruction: 0xf0030206
   23cbc:	tstmi	r3, #402653184	; 0x18000000
   23cc0:	subscc	pc, r8, fp, lsl #17
   23cc4:			; <UNDEFINED> instruction: 0xf7dfe62c
   23cc8:	blmi	81e8d8 <__assert_fail@plt+0x81b0a0>
   23ccc:	adcpl	pc, pc, #64, 4
   23cd0:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
   23cd4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   23cd8:	ldrbtmi	r3, [r8], #-852	; 0xfffffcac
   23cdc:	stc	7, cr15, [ip, #892]!	; 0x37c
   23ce0:	vpadd.i8	d20, d0, d12
   23ce4:	ldmdbmi	ip, {r1, r6, r7, r9, ip, lr}
   23ce8:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
   23cec:	cmpcc	r4, #2030043136	; 0x79000000
   23cf0:			; <UNDEFINED> instruction: 0xf7df4478
   23cf4:	blmi	6df384 <__assert_fail@plt+0x6dbb4c>
   23cf8:	adcsvs	pc, r6, #1325400064	; 0x4f000000
   23cfc:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   23d00:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   23d04:	ldrbtmi	r3, [r8], #-852	; 0xfffffcac
   23d08:	ldc	7, cr15, [r6, #892]	; 0x37c
   23d0c:	ldrbt	r2, [r8], #-12
   23d10:	stcl	7, cr15, [r2, #-892]!	; 0xfffffc84
   23d14:	andeq	fp, r1, sl, asr #21
   23d18:			; <UNDEFINED> instruction: 0x0001bab4
   23d1c:			; <UNDEFINED> instruction: 0x000002b4
   23d20:	andeq	r9, r0, r6, lsr #23
   23d24:	andeq	r0, r0, r8, lsl r3
   23d28:			; <UNDEFINED> instruction: 0xffff8f01
   23d2c:			; <UNDEFINED> instruction: 0xffff97e3
   23d30:			; <UNDEFINED> instruction: 0xffffb063
   23d34:			; <UNDEFINED> instruction: 0xffff8f09
   23d38:	andeq	fp, r1, r6, lsl #13
   23d3c:	andeq	r9, r0, sl, lsr r6
   23d40:	andeq	r9, r0, r4, lsl #11
   23d44:	muleq	r0, r0, r5
   23d48:	muleq	r0, r0, r1
   23d4c:	ldrdeq	r9, [r0], -sl
   23d50:	strdeq	r9, [r0], -sl
   23d54:	andeq	r9, r0, sl, ror r1
   23d58:	andeq	r9, r0, r4, asr #1
   23d5c:	strdeq	r9, [r0], -ip
   23d60:	andeq	r9, r0, r4, ror #2
   23d64:	andeq	r9, r0, lr, lsr #1
   23d68:	ldrdeq	r9, [r0], -sl
   23d6c:			; <UNDEFINED> instruction: 0x4615b5f8
   23d70:	vmovmi.32	r4, d3[0]
   23d74:	svcvc	0x0014447b
   23d78:	strmi	r4, [r1], -sl, lsl #12
   23d7c:			; <UNDEFINED> instruction: 0xf004599f
   23d80:	strtmi	r0, [r8], -pc, ror #12
   23d84:	vmvn.i16	d22, #187	; 0x00bb
   23d88:			; <UNDEFINED> instruction: 0x01246440
   23d8c:	ldrbteq	pc, [pc], #-100	; 23d94 <__assert_fail@plt+0x2055c>	; <UNPREDICTABLE>
   23d90:			; <UNDEFINED> instruction: 0x772c4334
   23d94:	blx	261d98 <__assert_fail@plt+0x25e560>
   23d98:	stmdbmi	sl, {r4, r5, r6, r8, ip, sp, pc}
   23d9c:	andcs	r4, r5, #3145728	; 0x300000
   23da0:	ldrbtmi	r2, [r9], #-0
   23da4:	orreq	lr, r3, #1024	; 0x400
   23da8:			; <UNDEFINED> instruction: 0xf8d33164
   23dac:	ldrmi	r3, [r9], #-484	; 0xfffffe1c
   23db0:	ldrhtmi	lr, [r8], #141	; 0x8d
   23db4:	blt	1f61d38 <__assert_fail@plt+0x1f5e500>
   23db8:	svclt	0x0000bdf8
   23dbc:	andeq	sl, r1, ip, lsl pc
   23dc0:	andeq	r0, r0, r0, lsl #6
   23dc4:	andeq	r9, r0, r2, asr #1
   23dc8:	bmi	1369dc <__assert_fail@plt+0x1331a4>
   23dcc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23dd0:	andsvs	r6, r8, sl, lsl r8
   23dd4:			; <UNDEFINED> instruction: 0x47704610
   23dd8:	andeq	sl, r1, r4, asr #29
   23ddc:	andeq	r0, r0, r0, lsl #6
   23de0:	vst3.16	{d27,d29,d31}, [pc :256], r0
   23de4:	stmdbvs	r6, {r7, r9, ip, sp, lr}
   23de8:	stmdavs	r5, {r2, r9, sl, lr}
   23dec:	ldrtmi	r2, [r0], -r0, lsl #2
   23df0:	bl	ff761d74 <__assert_fail@plt+0xff75e53c>
   23df4:	ldrtmi	r6, [r3], -r9, ror #20
   23df8:			; <UNDEFINED> instruction: 0xf1014620
   23dfc:	tstcc	r8, ip, lsl #4
   23e00:			; <UNDEFINED> instruction: 0xf88cf7fb
   23e04:	ldrdcc	lr, [r9], -r5
   23e08:	andle	r4, r8, r3, lsl #5
   23e0c:	andeq	pc, ip, #0, 2
   23e10:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   23e14:			; <UNDEFINED> instruction: 0x46204633
   23e18:			; <UNDEFINED> instruction: 0xf880f7fb
   23e1c:	bvs	ffa7e7c4 <__assert_fail@plt+0xffa7af8c>
   23e20:	andle	r4, r7, r1, lsl #5
   23e24:	andeq	pc, ip, #1073741824	; 0x40000000
   23e28:	tstcc	r8, r0, lsr #12
   23e2c:			; <UNDEFINED> instruction: 0xf7fb4633
   23e30:	bvs	1a6200c <__assert_fail@plt+0x1a5e7d4>
   23e34:	addmi	r6, r1, #41984	; 0xa400
   23e38:			; <UNDEFINED> instruction: 0xf101d006
   23e3c:	ldrtmi	r0, [r3], -ip, lsl #4
   23e40:	strtmi	r3, [r0], -r8, lsl #2
   23e44:			; <UNDEFINED> instruction: 0xf86af7fb
   23e48:	andcs	r7, r0, r3, lsr #30
   23e4c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   23e50:	ldcllt	7, cr7, [r0, #-140]!	; 0xffffff74
   23e54:	svcmi	0x00f0e92d
   23e58:	strmi	fp, [r4], -sp, lsl #1
   23e5c:	lfmls	f4, 4, [r6, #-588]	; 0xfffffdb4
   23e60:	svclt	0x00d44699
   23e64:	andcs	r2, r1, r0
   23e68:	stmdavs	r3!, {r1, r2, r3, r4, r6, r8, fp, ip}
   23e6c:	ldmibmi	r2!, {r0, r3, r8, ip, pc}
   23e70:			; <UNDEFINED> instruction: 0xf89d9307
   23e74:	ldrbtmi	r3, [r9], #-100	; 0xffffff9c
   23e78:	ldrdhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   23e7c:	b	1448aac <__assert_fail@plt+0x1445274>
   23e80:			; <UNDEFINED> instruction: 0xf04073d9
   23e84:	addsmi	r8, r6, #250	; 0xfa
   23e88:	vmin.u8	d4, d16, d3
   23e8c:	stccs	0, cr8, [r0, #-924]	; 0xfffffc64
   23e90:	ldrmi	fp, [r1, #4008]!	; 0xfa8
   23e94:	rschi	pc, r2, r0, lsl #6
   23e98:	vmull.p8	q9, d0, d0
   23e9c:	ldrmi	r8, [r1, #225]!	; 0xe1
   23ea0:	andcs	fp, r0, ip, asr #31
   23ea4:	b	42beb0 <__assert_fail@plt+0x428678>
   23ea8:			; <UNDEFINED> instruction: 0xf04073d5
   23eac:	stmiami	r3!, {r0, r3, r4, r6, r7, pc}
   23eb0:	movwls	r5, #34827	; 0x880b
   23eb4:	blls	210348 <__assert_fail@plt+0x20cb10>
   23eb8:	addeq	pc, r8, r3, lsl #2
   23ebc:	stmib	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23ec0:	strbmi	r7, [lr, #-3872]	; 0xfffff0e0
   23ec4:	movtne	pc, #5056	; 0x13c0	; <UNPREDICTABLE>
   23ec8:	stcle	3, cr9, [r4, #-44]	; 0xffffffd4
   23ecc:	tstlt	r1, r1, lsr #18
   23ed0:			; <UNDEFINED> instruction: 0xf1400703
   23ed4:	vaddl.u8	q12, d16, d23
   23ed8:			; <UNDEFINED> instruction: 0xf1b81100
   23edc:	svclt	0x00080f00
   23ee0:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   23ee4:	mvnseq	pc, r1, lsl r0	; <UNPREDICTABLE>
   23ee8:	addshi	pc, r5, r0, asr #32
   23eec:	andeq	pc, r6, r0
   23ef0:	stmdacs	r4, {r0, r2, r5, r7, r8, fp, sp, lr}
   23ef4:	sbchi	pc, sl, r0
   23ef8:	beq	a0314 <__assert_fail@plt+0x9cadc>
   23efc:	b	13f5860 <__assert_fail@plt+0x13f2028>
   23f00:			; <UNDEFINED> instruction: 0xf7df00ca
   23f04:			; <UNDEFINED> instruction: 0x4605eab2
   23f08:			; <UNDEFINED> instruction: 0xf0002800
   23f0c:	blls	304204 <__assert_fail@plt+0x3009cc>
   23f10:	andls	r4, r3, sl, asr r6
   23f14:	movwls	r9, #18455	; 0x4817
   23f18:	stmdbls	r9, {r0, r1, r3, r6, r9, sl, lr}
   23f1c:	strtmi	r9, [r0], -r1
   23f20:	andge	pc, r8, sp, asr #17
   23f24:			; <UNDEFINED> instruction: 0xf7fc9600
   23f28:	orrslt	pc, r8, r7, ror fp	; <UNPREDICTABLE>
   23f2c:	svclt	0x00082801
   23f30:	ldrbtcc	pc, [pc], #79	; 23f38 <__assert_fail@plt+0x20700>	; <UNPREDICTABLE>
   23f34:			; <UNDEFINED> instruction: 0xf06fd001
   23f38:	strtmi	r0, [r8], -r1, lsl #8
   23f3c:	stmdb	r8, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23f40:	tstlt	fp, r8, lsl #22
   23f44:	addcc	r9, r8, r7, lsl #16
   23f48:	stmia	r6!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23f4c:	andlt	r4, sp, r0, lsr #12
   23f50:	svchi	0x00f0e8bd
   23f54:	svceq	0x0000f1b8
   23f58:	svcvc	0x0022d048
   23f5c:	bleq	a0380 <__assert_fail@plt+0x9cb48>
   23f60:	svceq	0x0006f012
   23f64:	strbeq	pc, [r1], -r2, asr #7	; <UNPREDICTABLE>
   23f68:	cdpcs	0, 0, cr13, cr1, cr1, {3}
   23f6c:	addshi	pc, lr, r0
   23f70:			; <UNDEFINED> instruction: 0xf0402e02
   23f74:			; <UNDEFINED> instruction: 0xf8d880c8
   23f78:	ldrmi	r2, [r2]
   23f7c:	ssatmi	fp, #19, r8, lsl #31
   23f80:	sbchi	pc, sp, r0, lsl #4
   23f84:	vpmax.f32	d18, d0, d0
   23f88:			; <UNDEFINED> instruction: 0xf8d880ac
   23f8c:	bl	163fb4 <__assert_fail@plt+0x16077c>
   23f90:			; <UNDEFINED> instruction: 0xf8d806c7
   23f94:	strtmi	r1, [sl], -r4
   23f98:			; <UNDEFINED> instruction: 0xf1a13804
   23f9c:	ldrtmi	r0, [r9], -r4, lsl #24
   23fa0:	andcc	r6, r8, #1245184	; 0x130000
   23fa4:	svccc	0x0004f84c
   23fa8:	stccc	8, cr15, [r4], {82}	; 0x52
   23fac:			; <UNDEFINED> instruction: 0xf84042b2
   23fb0:	mvnsle	r3, r4, lsl #30
   23fb4:	ldrdcs	pc, [r0], -r8
   23fb8:	stmdble	pc, {r1, r3, r7, r9, lr}	; <UNPREDICTABLE>
   23fbc:	ldrdcc	pc, [r8], -r8
   23fc0:	rscscc	pc, pc, pc, asr #32
   23fc4:	ldrdvs	pc, [r4], -r8
   23fc8:	eoreq	pc, r1, r3, asr #16
   23fcc:			; <UNDEFINED> instruction: 0xf8463701
   23fd0:			; <UNDEFINED> instruction: 0xf8d80021
   23fd4:	ldrtmi	r2, [r9], -r0
   23fd8:	ldmle	r5!, {r1, r3, r4, r5, r7, r9, lr}^
   23fdc:	vpmin.f32	d23, d10, d18
   23fe0:	strvc	r0, [r2, -r2, asr #4]!
   23fe4:	andeq	pc, r6, #2
   23fe8:	adcle	r2, r4, r0, lsl #20
   23fec:	stmdavs	ip!, {r1, r3, r8, r9, fp, ip, pc}
   23ff0:	adcle	r2, r2, r0, lsl #22
   23ff4:	svclt	0x000445a1
   23ff8:	blne	73e1ac <__assert_fail@plt+0x73a974>
   23ffc:	blmi	1458278 <__assert_fail@plt+0x1454a40>
   24000:	sbcsvc	pc, pc, #1325400064	; 0x4f000000
   24004:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, fp, lr}^
   24008:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2400c:	movwvc	pc, #58627	; 0xe503	; <UNPREDICTABLE>
   24010:			; <UNDEFINED> instruction: 0xf7df4478
   24014:			; <UNDEFINED> instruction: 0xf04fec12
   24018:	andcs	r0, r8, r1, lsl #20
   2401c:			; <UNDEFINED> instruction: 0xf04f4657
   24020:	strb	r0, [lr, -r0, lsl #16]!
   24024:			; <UNDEFINED> instruction: 0xf7ff4620
   24028:	svcvc	0x0020fedb
   2402c:	b	141dd80 <__assert_fail@plt+0x141a548>
   24030:	ldrtmi	r0, [r0], -fp, lsl #13
   24034:	b	661fb8 <__assert_fail@plt+0x65e780>
   24038:			; <UNDEFINED> instruction: 0xf8c84682
   2403c:	stmdacs	r0, {r2}
   24040:			; <UNDEFINED> instruction: 0x4630d052
   24044:	b	461fc8 <__assert_fail@plt+0x45e790>
   24048:			; <UNDEFINED> instruction: 0xf8c84606
   2404c:	stmdacs	r0, {r3}
   24050:			; <UNDEFINED> instruction: 0xf8c8d04d
   24054:			; <UNDEFINED> instruction: 0xf04fb000
   24058:	ldr	r0, [r3, r1, lsl #20]
   2405c:			; <UNDEFINED> instruction: 0xe726465e
   24060:			; <UNDEFINED> instruction: 0x26004836
   24064:	movwls	r5, #34827	; 0x880b
   24068:			; <UNDEFINED> instruction: 0xf47f2b00
   2406c:	svcvc	0x0020af24
   24070:	vmull.p8	<illegal reg q12.5>, d0, d8
   24074:	movwls	r1, #45889	; 0xb341
   24078:			; <UNDEFINED> instruction: 0xf04fe72d
   2407c:			; <UNDEFINED> instruction: 0x462034ff
   24080:	pop	{r0, r2, r3, ip, sp, pc}
   24084:			; <UNDEFINED> instruction: 0xf06f8ff0
   24088:	ldrb	r0, [r9, -r1, lsl #8]
   2408c:	ldrdge	pc, [r0], -r8
   24090:			; <UNDEFINED> instruction: 0xf63f45aa
   24094:			; <UNDEFINED> instruction: 0xf1baaf31
   24098:	ldrbmi	r0, [r7], -r0, lsl #30
   2409c:	svcge	0x002ff73f
   240a0:	beq	a01e4 <__assert_fail@plt+0x9c9ac>
   240a4:	ldrbmi	r4, [r7], -r8, lsl #13
   240a8:	str	r2, [sl, -r8]!
   240ac:	ldrdcs	pc, [r0], -r8
   240b0:	sbcsle	r4, r0, #377487360	; 0x16800000
   240b4:	orreq	lr, fp, pc, asr #20
   240b8:	ldrdeq	pc, [r4], -r8
   240bc:			; <UNDEFINED> instruction: 0xf7df9109
   240c0:	pkhbtmi	lr, r2, r8, lsl #18
   240c4:	stmdbls	r9, {r7, r8, ip, sp, pc}
   240c8:	ldrdeq	pc, [r8], -r8
   240cc:	ldmdb	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   240d0:			; <UNDEFINED> instruction: 0xf8c8b190
   240d4:	ldrtmi	sl, [r2], r4
   240d8:	andeq	pc, r8, r8, asr #17
   240dc:	andlt	pc, r0, r8, asr #17
   240e0:	smlsdcs	r0, r0, r7, lr
   240e4:			; <UNDEFINED> instruction: 0xe7654639
   240e8:	beq	6022c <__assert_fail@plt+0x5c9f4>
   240ec:			; <UNDEFINED> instruction: 0x4650e776
   240f0:			; <UNDEFINED> instruction: 0xf7df46b2
   240f4:	ldrb	lr, [r1, -lr, ror #16]!
   240f8:	ldrbmi	r9, [r0], -r9
   240fc:	stmda	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24100:	ldrmi	r9, [sl], r9, lsl #22
   24104:	blmi	49deb4 <__assert_fail@plt+0x49a67c>
   24108:	rscsne	pc, r9, #64, 4
   2410c:	ldmdami	r1, {r4, r8, fp, lr}
   24110:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   24114:	movwvc	pc, #42243	; 0xa503	; <UNPREDICTABLE>
   24118:			; <UNDEFINED> instruction: 0xf7df4478
   2411c:	blmi	3def5c <__assert_fail@plt+0x3db724>
   24120:	rscsne	pc, fp, #64, 4
   24124:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   24128:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2412c:	movwvc	pc, #42243	; 0xa503	; <UNPREDICTABLE>
   24130:			; <UNDEFINED> instruction: 0xf7df4478
   24134:	svclt	0x0000eb82
   24138:	andeq	sl, r1, sl, lsl lr
   2413c:	andeq	r0, r0, r8, lsl r3
   24140:	andeq	r8, r0, ip, asr lr
   24144:	andeq	r8, r0, r2, lsr #26
   24148:	andeq	r8, r0, r8, lsr lr
   2414c:	andeq	r8, r0, r4, asr sp
   24150:	andeq	r8, r0, sl, lsl ip
   24154:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   24158:	andeq	r8, r0, ip, lsr sp
   2415c:	andeq	r8, r0, r2, lsl #24
   24160:	andeq	r8, r0, r0, lsl #26
   24164:	svcmi	0x00f0e92d
   24168:	ldrmi	fp, [lr], -r5, lsl #1
   2416c:	stcls	6, cr4, [lr, #-80]	; 0xffffffb0
   24170:			; <UNDEFINED> instruction: 0x432a9b12
   24174:	umaallt	pc, ip, sp, r8	; <UNPREDICTABLE>
   24178:	strtle	r4, [lr], #-787	; 0xfffffced
   2417c:	stmdaeq	r5, {r2, r4, r8, r9, fp, sp, lr, pc}
   24180:	strmi	sp, [r7], -fp, lsr #12
   24184:	cmnlt	r5, #143654912	; 0x8900000
   24188:	stmiblt	ip!, {r1, r5, r7, r9, sl, lr}
   2418c:			; <UNDEFINED> instruction: 0x46429b11
   24190:			; <UNDEFINED> instruction: 0x46384631
   24194:	andlt	pc, ip, sp, asr #17
   24198:	blls	4c8da8 <__assert_fail@plt+0x4c5570>
   2419c:	blls	448da8 <__assert_fail@plt+0x445570>
   241a0:	blls	408da8 <__assert_fail@plt+0x405570>
   241a4:	mrc2	7, 2, pc, cr6, cr15, {7}
   241a8:	ldrbmi	r4, [r0], -r4, lsl #12
   241ac:	ldmda	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   241b0:	andlt	r4, r5, r0, lsr #12
   241b4:	svchi	0x00f0e8bd
   241b8:			; <UNDEFINED> instruction: 0xf7df4640
   241bc:	pkhtbmi	lr, r2, r6, asr #18
   241c0:			; <UNDEFINED> instruction: 0x4649b158
   241c4:			; <UNDEFINED> instruction: 0xf7df4622
   241c8:			; <UNDEFINED> instruction: 0x4631e832
   241cc:	andeq	lr, r4, sl, lsl #22
   241d0:			; <UNDEFINED> instruction: 0xf7df462a
   241d4:	ldrbmi	lr, [r6], -ip, lsr #16
   241d8:			; <UNDEFINED> instruction: 0xf06fe7d8
   241dc:	strtmi	r0, [r0], -r1, lsl #8
   241e0:	pop	{r0, r2, ip, sp, pc}
   241e4:			; <UNDEFINED> instruction: 0x460e8ff0
   241e8:	strb	r4, [pc, sl, lsr #13]
   241ec:			; <UNDEFINED> instruction: 0xf012b5f8
   241f0:	vmax.f32	d16, d0, d1
   241f4:	vqdmlal.s<illegal width 8>	q9, d16, d2[1]
   241f8:	strmi	r1, [r4], -r1, lsl #6
   241fc:			; <UNDEFINED> instruction: 0xf04f4615
   24200:	stmib	r0, {r9}^
   24204:	addvs	r2, r2, r0, lsl #4
   24208:	addvc	pc, r0, pc, asr #8
   2420c:	ldrbcs	pc, [ip, fp, asr #4]!	; <UNPREDICTABLE>
   24210:	vsubhn.i16	d20, q0, q7
   24214:	svclt	0x00080703
   24218:			; <UNDEFINED> instruction: 0xf7df461f
   2421c:			; <UNDEFINED> instruction: 0x6120e926
   24220:			; <UNDEFINED> instruction: 0xf015b3b8
   24224:	b	13e423c <__assert_fail@plt+0x13e0a04>
   24228:	vst2.16	{d5-d8}, [r3], r5
   2422c:	vsubw.u8	q8, <illegal reg q10.5>, d0
   24230:	svclt	0x001802c0
   24234:	b	11ec240 <__assert_fail@plt+0x11e8a08>
   24238:	svcvc	0x00230703
   2423c:	strbne	lr, [r0, #2639]	; 0xa4f
   24240:	strne	lr, [r2, #-2629]	; 0xfffff5bb
   24244:			; <UNDEFINED> instruction: 0xf027bf18
   24248:			; <UNDEFINED> instruction: 0xf0030740
   2424c:	ldrtmi	r0, [r0], -pc, ror #6
   24250:	streq	lr, [r3, #-2629]	; 0xfffff5bb
   24254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24258:	svclt	0x00187725
   2425c:	strvc	pc, [r0, r7, asr #8]
   24260:			; <UNDEFINED> instruction: 0xf7df6163
   24264:			; <UNDEFINED> instruction: 0x463be95c
   24268:			; <UNDEFINED> instruction: 0x46024631
   2426c:			; <UNDEFINED> instruction: 0xf7fe4620
   24270:	ldmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   24274:	andle	r4, r5, r5, lsl #12
   24278:	strtmi	fp, [r0], -r8, lsr #18
   2427c:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
   24280:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   24284:	stmdbvs	r0!, {r3, r8, sl, sp}
   24288:	svc	0x00a2f7de
   2428c:			; <UNDEFINED> instruction: 0x61232300
   24290:	strcs	lr, [ip, #-2038]	; 0xfffff80a
   24294:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   24298:	ldrblt	r2, [r8, #2064]!	; 0x810
   2429c:	ldmdbmi	r2, {r0, r5, fp, ip, lr, pc}
   242a0:	ldrmi	r4, [sp], -r4, lsl #12
   242a4:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
   242a8:	bl	6cac4 <__assert_fail@plt+0x6928c>
   242ac:	smulbbcc	r4, r4, r4
   242b0:			; <UNDEFINED> instruction: 0xf8d42000
   242b4:	ldrmi	r3, [r9], #-484	; 0xfffffe1c
   242b8:	svc	0x00fcf7de
   242bc:			; <UNDEFINED> instruction: 0xf7df4607
   242c0:	mcrrne	9, 2, lr, r4, cr14	; <UNPREDICTABLE>
   242c4:	adcmi	fp, ip, #1073741847	; 0x40000017
   242c8:	svclt	0x00884639
   242cc:	rscscc	pc, pc, #1073741825	; 0x40000001
   242d0:	svclt	0x008a4630
   242d4:	strtmi	r2, [r2], -r0, lsl #6
   242d8:			; <UNDEFINED> instruction: 0xf7de54b3
   242dc:	strtmi	lr, [r0], -r8, lsr #31
   242e0:			; <UNDEFINED> instruction: 0xf7dfbdf8
   242e4:	svclt	0x0000ea7a
   242e8:			; <UNDEFINED> instruction: 0x00008bbe
   242ec:			; <UNDEFINED> instruction: 0x4604b538
   242f0:	blmi	33e30c <__assert_fail@plt+0x33aad4>
   242f4:	hvclt	54347	; 0xd44b
   242f8:	ldmpl	fp, {r0, r1, r3, r9, fp, lr}
   242fc:			; <UNDEFINED> instruction: 0xf105b11b
   24300:			; <UNDEFINED> instruction: 0xf7de0088
   24304:	qasxmi	lr, r8, r8
   24308:			; <UNDEFINED> instruction: 0xff66f7f7
   2430c:	stmdbvs	r0!, {r8, sl, sp}
   24310:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   24314:	svc	0x005cf7de
   24318:			; <UNDEFINED> instruction: 0x61256960
   2431c:	svc	0x0058f7de
   24320:	ldflts	f6, [r8, #-404]!	; 0xfffffe6c
   24324:	muleq	r1, ip, r9
   24328:	andeq	r0, r0, r8, lsl r3
   2432c:	svcmi	0x00f0e92d
   24330:	cdpmi	0, 2, cr11, cr5, cr9, {4}
   24334:	ldcls	6, cr4, [r2, #-608]	; 0xfffffda0
   24338:			; <UNDEFINED> instruction: 0xf035447e
   2433c:	svclt	0x00180307
   24340:			; <UNDEFINED> instruction: 0xd12e2002
   24344:	bleq	1603a0 <__assert_fail@plt+0x15cb68>
   24348:	ldrmi	r4, [r2], r4, lsl #12
   2434c:	strmi	sp, [r8], -ip, lsr #2
   24350:			; <UNDEFINED> instruction: 0xf7df9107
   24354:	stmdbls	r7, {r2, r5, r6, r7, fp, sp, lr, pc}
   24358:	bmi	735d64 <__assert_fail@plt+0x73252c>
   2435c:	ldmpl	r6!, {r0, r1, r2, r5, fp, sp, lr}
   24360:			; <UNDEFINED> instruction: 0xf107b12e
   24364:	smlabbls	r7, r8, r0, r0
   24368:	svc	0x0038f7de
   2436c:	svcvc	0x00239907
   24370:			; <UNDEFINED> instruction: 0xf0139504
   24374:	uadd16mi	r0, fp, r0
   24378:			; <UNDEFINED> instruction: 0x4620d019
   2437c:	strcs	r4, [r0], #-1610	; 0xfffff9b6
   24380:	andls	pc, r4, sp, asr #17
   24384:	strmi	lr, [r2], #-2509	; 0xfffff633
   24388:	andls	pc, r0, sp, asr #17
   2438c:			; <UNDEFINED> instruction: 0xf944f7fc
   24390:	tstlt	lr, r4, lsl #12
   24394:	addeq	pc, r8, r7, lsl #2
   24398:	mrc	7, 3, APSR_nzcv, cr14, cr14, {6}
   2439c:	svclt	0x00181e20
   243a0:	andlt	r2, r9, r1
   243a4:	svchi	0x00f0e8bd
   243a8:	stmdblt	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   243ac:			; <UNDEFINED> instruction: 0x4620e7d5
   243b0:			; <UNDEFINED> instruction: 0xf8cd464a
   243b4:	stmib	sp, {r2, r3, pc}^
   243b8:			; <UNDEFINED> instruction: 0xf8cd9a01
   243bc:			; <UNDEFINED> instruction: 0xf7fc9000
   243c0:	strmi	pc, [r4], -fp, lsr #18
   243c4:	svclt	0x0000e7e5
   243c8:	andeq	sl, r1, r8, asr r9
   243cc:	andeq	r0, r0, r8, lsl r3
   243d0:	addlt	fp, r5, r0, lsr r5
   243d4:	cfstrsls	mvf2, [r8, #-4]
   243d8:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   243dc:	strls	r9, [r2, #-513]	; 0xfffffdff
   243e0:			; <UNDEFINED> instruction: 0xf7ff9400
   243e4:	andlt	pc, r5, r7, lsr sp	; <UNPREDICTABLE>
   243e8:	svclt	0x0000bd30
   243ec:	addlt	fp, r5, r0, lsr r5
   243f0:	strmi	lr, [r8, #-2525]	; 0xfffff623
   243f4:	andmi	lr, r0, #3358720	; 0x334000
   243f8:	stmib	sp, {sl, sp}^
   243fc:			; <UNDEFINED> instruction: 0xf7ff5402
   24400:	andlt	pc, r5, r9, lsr #26
   24404:	svclt	0x0000bd30
   24408:	addlt	fp, r6, r0, ror r5
   2440c:	cfstrsls	mvf2, [sl, #-4]
   24410:	strls	r9, [r5], #-3595	; 0xfffff1f5
   24414:	cfstr32ls	mvfx9, [ip], {-0}
   24418:	strls	r9, [r1], -sp, lsl #26
   2441c:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   24420:	strls	r9, [r2], #-1284	; 0xfffffafc
   24424:	mrc2	7, 4, pc, cr14, cr15, {7}
   24428:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   2442c:	addlt	fp, r6, r0, ror r5
   24430:	stcls	6, cr2, [sl, #-0]
   24434:	strls	r9, [r5], -fp, lsl #24
   24438:	cfsh32ls	mvfx9, mvfx12, #0
   2443c:	strls	r9, [r1], #-3341	; 0xfffff2f3
   24440:	stmib	sp, {r1, r2, r3, sl, fp, ip, pc}^
   24444:	strls	r6, [r4], #-1282	; 0xfffffafe
   24448:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2444c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   24450:	ldrtlt	fp, [r0], #-346	; 0xfffffea6
   24454:	svcvc	0x00042501
   24458:	strbeq	pc, [r2], #-869	; 0xfffffc9b	; <UNPREDICTABLE>
   2445c:	stmib	r1, {r2, r8, r9, sl, ip, sp, lr}^
   24460:	blls	ad068 <__assert_fail@plt+0xa9830>
   24464:	addvs	fp, fp, r0, lsr ip
   24468:	svcvc	0x00034770
   2446c:	movteq	pc, #9058	; 0x2362	; <UNPREDICTABLE>
   24470:	andvs	r7, sl, r3, lsl #14
   24474:	andcs	lr, r1, #3162112	; 0x304000
   24478:	svclt	0x00004770
   2447c:	svcmi	0x00f0e92d
   24480:	bmi	1475ec8 <__assert_fail@plt+0x1472690>
   24484:	svceq	0x0064f110
   24488:			; <UNDEFINED> instruction: 0xf6ad4b50
   2448c:	ldrbtmi	r7, [sl], #-3540	; 0xfffff22c
   24490:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   24494:			; <UNDEFINED> instruction: 0xf8cd681b
   24498:			; <UNDEFINED> instruction: 0xf04f3fcc
   2449c:	subsle	r0, r4, r0, lsl #6
   244a0:	blcs	c024d4 <__assert_fail@plt+0xbfec9c>
   244a4:			; <UNDEFINED> instruction: 0xf10dd051
   244a8:	strmi	r0, [sl], -ip, lsl #20
   244ac:	strmi	r4, [r1], -r4, lsl #12
   244b0:			; <UNDEFINED> instruction: 0xf0024650
   244b4:	strmi	pc, [r7], -pc, asr #18
   244b8:			; <UNDEFINED> instruction: 0x4641b1d0
   244bc:			; <UNDEFINED> instruction: 0xf932f002
   244c0:			; <UNDEFINED> instruction: 0xf7df4606
   244c4:	ldrbmi	lr, [r7, #-2124]	; 0xfffff7b4
   244c8:	ldrdlt	pc, [r0], -r0
   244cc:	andle	r4, r2, r1, lsl #13
   244d0:			; <UNDEFINED> instruction: 0xf7de4638
   244d4:	ldclne	14, cr14, [r1], #-504	; 0xfffffe08
   244d8:			; <UNDEFINED> instruction: 0xf1bbd129
   244dc:	ldmdale	sl!, {r2, r4, r8, r9, sl, fp}
   244e0:	movweq	pc, #25154	; 0x6242	; <UNPREDICTABLE>
   244e4:	tsteq	r0, #192, 4	; <UNPREDICTABLE>
   244e8:	vpmax.u8	d15, d11, d19
   244ec:	ldrle	r0, [r8, #-2010]!	; 0xfffff826
   244f0:	ldrtmi	sl, [r8], -r1, lsl #30
   244f4:	ldc2	7, cr15, [lr], #-972	; 0xfffffc34
   244f8:	cmnle	r0, r0, lsl #16
   244fc:	blle	af504 <__assert_fail@plt+0xabccc>
   24500:	adcmi	r6, r3, #3866624	; 0x3b0000
   24504:	strtmi	sp, [r0], -sl, asr #32
   24508:	ldmdb	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2450c:	teqle	sl, r0, lsl #16
   24510:	strtmi	r4, [r8], -r1, asr #12
   24514:			; <UNDEFINED> instruction: 0xf906f002
   24518:	strmi	r1, [r6], -r3, asr #24
   2451c:	ldrtmi	sp, [r8], -r4, lsr #32
   24520:	mcrr2	7, 15, pc, r4, cr3	; <UNPREDICTABLE>
   24524:	cmple	r5, r0, lsl #16
   24528:			; <UNDEFINED> instruction: 0xf7f34638
   2452c:	bmi	a63658 <__assert_fail@plt+0xa5fe20>
   24530:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   24534:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24538:	svccc	0x00ccf8dd
   2453c:	teqle	r7, sl, asr r0
   24540:			; <UNDEFINED> instruction: 0xf60d4630
   24544:	pop	{r2, r4, r6, r7, r8, sl, fp, ip, sp, lr}
   24548:			; <UNDEFINED> instruction: 0x46418ff0
   2454c:			; <UNDEFINED> instruction: 0xf0024628
   24550:	strmi	pc, [r6], -r9, ror #17
   24554:			; <UNDEFINED> instruction: 0xf1bbe7eb
   24558:	svclt	0x00180f26
   2455c:	svceq	0x005ff1bb
   24560:			; <UNDEFINED> instruction: 0xf8c9d0c6
   24564:	strb	fp, [r2, r0]!
   24568:	svc	0x00f8f7de
   2456c:	ldrtmi	r4, [r8], -r4, lsl #12
   24570:			; <UNDEFINED> instruction: 0xf7f36825
   24574:	stmiblt	r8!, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}^
   24578:			; <UNDEFINED> instruction: 0xf7f34638
   2457c:	stccs	12, cr15, [r0, #-132]	; 0xffffff7c
   24580:	ldrdvs	sp, [r5], -r5	; <UNPREDICTABLE>
   24584:			; <UNDEFINED> instruction: 0xf7dee7d3
   24588:			; <UNDEFINED> instruction: 0xf04fefea
   2458c:			; <UNDEFINED> instruction: 0x460436ff
   24590:	stmdavs	r5!, {r3, r4, r5, r9, sl, lr}
   24594:	ldc2	7, cr15, [r4], {243}	; 0xf3
   24598:	strb	r6, [r8, r5, lsr #32]
   2459c:			; <UNDEFINED> instruction: 0xf04f4638
   245a0:			; <UNDEFINED> instruction: 0xf7f336ff
   245a4:	pld	[lr, sp, lsl #24]
   245a8:	movwcs	lr, #40922	; 0x9fda
   245ac:	ldr	r6, [lr, r3]!
   245b0:	mcr	7, 4, pc, cr12, cr14, {6}	; <UNPREDICTABLE>
   245b4:	svc	0x00d2f7de
   245b8:			; <UNDEFINED> instruction: 0xf7ed6800
   245bc:	pld	[lr, sp, lsr fp]
   245c0:	stmdavs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   245c4:	blx	7e2582 <__assert_fail@plt+0x7ded4a>
   245c8:	andeq	sl, r1, r2, lsl #16
   245cc:			; <UNDEFINED> instruction: 0x000002b4
   245d0:	andeq	sl, r1, lr, asr r7
   245d4:	svcmi	0x00f0e92d
   245d8:	bmi	1476020 <__assert_fail@plt+0x14727e8>
   245dc:	svceq	0x0064f110
   245e0:			; <UNDEFINED> instruction: 0xf6ad4b50
   245e4:	ldrbtmi	r7, [sl], #-3540	; 0xfffff22c
   245e8:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   245ec:			; <UNDEFINED> instruction: 0xf8cd681b
   245f0:			; <UNDEFINED> instruction: 0xf04f3fcc
   245f4:	subsle	r0, r4, r0, lsl #6
   245f8:	blcs	c0262c <__assert_fail@plt+0xbfedf4>
   245fc:			; <UNDEFINED> instruction: 0xf10dd051
   24600:	strmi	r0, [sl], -ip, lsl #20
   24604:	strmi	r4, [r1], -r4, lsl #12
   24608:			; <UNDEFINED> instruction: 0xf0024650
   2460c:	strmi	pc, [r7], -r3, lsr #17
   24610:			; <UNDEFINED> instruction: 0x4641b1d0
   24614:			; <UNDEFINED> instruction: 0xf88ef002
   24618:			; <UNDEFINED> instruction: 0xf7de4606
   2461c:	ldrbmi	lr, [r7, #-4000]	; 0xfffff060
   24620:	ldrdlt	pc, [r0], -r0
   24624:	andle	r4, r2, r1, lsl #13
   24628:			; <UNDEFINED> instruction: 0xf7de4638
   2462c:	ldclne	13, cr14, [r1], #-840	; 0xfffffcb8
   24630:			; <UNDEFINED> instruction: 0xf1bbd129
   24634:	ldmdale	sl!, {r2, r4, r8, r9, sl, fp}
   24638:	movweq	pc, #25154	; 0x6242	; <UNPREDICTABLE>
   2463c:	tsteq	r0, #192, 4	; <UNPREDICTABLE>
   24640:	vpmax.u8	d15, d11, d19
   24644:	ldrle	r0, [r8, #-2010]!	; 0xfffff826
   24648:	ldrtmi	sl, [r8], -r1, lsl #30
   2464c:	blx	fe4e2622 <__assert_fail@plt+0xfe4dedea>
   24650:	cmnle	r0, r0, lsl #16
   24654:	blle	af65c <__assert_fail@plt+0xabe24>
   24658:	adcmi	r6, r3, #3866624	; 0x3b0000
   2465c:	strtmi	sp, [r0], -sl, asr #32
   24660:	stmda	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24664:	teqle	sl, r0, lsl #16
   24668:	strtmi	r4, [r8], -r1, asr #12
   2466c:			; <UNDEFINED> instruction: 0xf862f002
   24670:	strmi	r1, [r6], -r3, asr #24
   24674:	ldrtmi	sp, [r8], -r4, lsr #32
   24678:	blx	fe66264e <__assert_fail@plt+0xfe65ee16>
   2467c:	cmple	r5, r0, lsl #16
   24680:			; <UNDEFINED> instruction: 0xf7f34638
   24684:	bmi	a63500 <__assert_fail@plt+0xa5fcc8>
   24688:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   2468c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24690:	svccc	0x00ccf8dd
   24694:	teqle	r7, sl, asr r0
   24698:			; <UNDEFINED> instruction: 0xf60d4630
   2469c:	pop	{r2, r4, r6, r7, r8, sl, fp, ip, sp, lr}
   246a0:			; <UNDEFINED> instruction: 0x46418ff0
   246a4:			; <UNDEFINED> instruction: 0xf0024628
   246a8:	strmi	pc, [r6], -r5, asr #16
   246ac:			; <UNDEFINED> instruction: 0xf1bbe7eb
   246b0:	svclt	0x00180f26
   246b4:	svceq	0x005ff1bb
   246b8:			; <UNDEFINED> instruction: 0xf8c9d0c6
   246bc:	strb	fp, [r2, r0]!
   246c0:	svc	0x004cf7de
   246c4:	ldrtmi	r4, [r8], -r4, lsl #12
   246c8:			; <UNDEFINED> instruction: 0xf7f36825
   246cc:	stmiblt	r8!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   246d0:			; <UNDEFINED> instruction: 0xf7f34638
   246d4:	vstrcs	d15, [r0, #-468]	; 0xfffffe2c
   246d8:	ldrdvs	sp, [r5], -r5	; <UNPREDICTABLE>
   246dc:			; <UNDEFINED> instruction: 0xf7dee7d3
   246e0:			; <UNDEFINED> instruction: 0xf04fef3e
   246e4:			; <UNDEFINED> instruction: 0x460436ff
   246e8:	stmdavs	r5!, {r3, r4, r5, r9, sl, lr}
   246ec:	blx	1a626c2 <__assert_fail@plt+0x1a5ee8a>
   246f0:	strb	r6, [r8, r5, lsr #32]
   246f4:			; <UNDEFINED> instruction: 0xf04f4638
   246f8:			; <UNDEFINED> instruction: 0xf7f336ff
   246fc:	pld	[lr, r1, ror #22]
   24700:	movwcs	lr, #40750	; 0x9f2e
   24704:	ldr	r6, [lr, r3]!
   24708:	stcl	7, cr15, [r0, #888]!	; 0x378
   2470c:	svc	0x0026f7de
   24710:			; <UNDEFINED> instruction: 0xf7ed6800
   24714:	pld	[lr, r1	; <illegal shifter operand>]
   24718:	stmdavs	r0, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
   2471c:	blx	1ce26d8 <__assert_fail@plt+0x1cdeea0>
   24720:	andeq	sl, r1, sl, lsr #13
   24724:			; <UNDEFINED> instruction: 0x000002b4
   24728:	andeq	sl, r1, r6, lsl #12
   2472c:	svcmi	0x00f0e92d
   24730:	bmi	1476178 <__assert_fail@plt+0x1472940>
   24734:	svceq	0x0064f110
   24738:			; <UNDEFINED> instruction: 0xf6ad4b50
   2473c:	ldrbtmi	r7, [sl], #-3540	; 0xfffff22c
   24740:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   24744:			; <UNDEFINED> instruction: 0xf8cd681b
   24748:			; <UNDEFINED> instruction: 0xf04f3fcc
   2474c:	subsle	r0, r4, r0, lsl #6
   24750:	blcs	c02784 <__assert_fail@plt+0xbfef4c>
   24754:			; <UNDEFINED> instruction: 0xf10dd051
   24758:	strmi	r0, [sl], -ip, lsl #20
   2475c:	strmi	r4, [r1], -r4, lsl #12
   24760:			; <UNDEFINED> instruction: 0xf0014650
   24764:			; <UNDEFINED> instruction: 0x4607fff7
   24768:			; <UNDEFINED> instruction: 0x4641b1d0
   2476c:	svc	0x005cf7de
   24770:			; <UNDEFINED> instruction: 0xf7de4606
   24774:	ldrbmi	lr, [r7, #-3828]	; 0xfffff10c
   24778:	ldrdlt	pc, [r0], -r0
   2477c:	andle	r4, r2, r1, lsl #13
   24780:			; <UNDEFINED> instruction: 0xf7de4638
   24784:	ldclne	13, cr14, [r1], #-152	; 0xffffff68
   24788:			; <UNDEFINED> instruction: 0xf1bbd129
   2478c:	ldmdale	sl!, {r2, r4, r8, r9, sl, fp}
   24790:	movweq	pc, #25154	; 0x6242	; <UNPREDICTABLE>
   24794:	tsteq	r0, #192, 4	; <UNPREDICTABLE>
   24798:	vpmax.u8	d15, d11, d19
   2479c:	ldrle	r0, [r8, #-2010]!	; 0xfffff826
   247a0:	ldrtmi	sl, [r8], -r1, lsl #30
   247a4:	blx	ff9e2778 <__assert_fail@plt+0xff9def40>
   247a8:	cmnle	r0, r0, lsl #16
   247ac:	blle	af7b4 <__assert_fail@plt+0xabf7c>
   247b0:	adcmi	r6, r3, #3866624	; 0x3b0000
   247b4:	strtmi	sp, [r0], -sl, asr #32
   247b8:	svc	0x00bcf7de
   247bc:	teqle	sl, r0, lsl #16
   247c0:	strtmi	r4, [r8], -r1, asr #12
   247c4:	svc	0x0030f7de
   247c8:	strmi	r1, [r6], -r3, asr #24
   247cc:	ldrtmi	sp, [r8], -r4, lsr #32
   247d0:	blx	ffb627a4 <__assert_fail@plt+0xffb5ef6c>
   247d4:	cmple	r5, r0, lsl #16
   247d8:			; <UNDEFINED> instruction: 0xf7f34638
   247dc:	bmi	a633a8 <__assert_fail@plt+0xa5fb70>
   247e0:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   247e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   247e8:	svccc	0x00ccf8dd
   247ec:	teqle	r7, sl, asr r0
   247f0:			; <UNDEFINED> instruction: 0xf60d4630
   247f4:	pop	{r2, r4, r6, r7, r8, sl, fp, ip, sp, lr}
   247f8:			; <UNDEFINED> instruction: 0x46418ff0
   247fc:			; <UNDEFINED> instruction: 0xf7de4628
   24800:			; <UNDEFINED> instruction: 0x4606ef14
   24804:			; <UNDEFINED> instruction: 0xf1bbe7eb
   24808:	svclt	0x00180f26
   2480c:	svceq	0x005ff1bb
   24810:			; <UNDEFINED> instruction: 0xf8c9d0c6
   24814:	strb	fp, [r2, r0]!
   24818:	mcr	7, 5, pc, cr0, cr14, {6}	; <UNPREDICTABLE>
   2481c:	ldrtmi	r4, [r8], -r4, lsl #12
   24820:			; <UNDEFINED> instruction: 0xf7f36825
   24824:	stmiblt	r8!, {r0, r1, r6, r7, r9, fp, ip, sp, lr, pc}^
   24828:			; <UNDEFINED> instruction: 0xf7f34638
   2482c:	vstrcs	s30, [r0, #-804]	; 0xfffffcdc
   24830:	ldrdvs	sp, [r5], -r5	; <UNPREDICTABLE>
   24834:			; <UNDEFINED> instruction: 0xf7dee7d3
   24838:			; <UNDEFINED> instruction: 0xf04fee92
   2483c:			; <UNDEFINED> instruction: 0x460436ff
   24840:	stmdavs	r5!, {r3, r4, r5, r9, sl, lr}
   24844:	blx	fef62818 <__assert_fail@plt+0xfef5efe0>
   24848:	strb	r6, [r8, r5, lsr #32]
   2484c:			; <UNDEFINED> instruction: 0xf04f4638
   24850:			; <UNDEFINED> instruction: 0xf7f336ff
   24854:	pld	[lr, r5	; <illegal shifter operand>]
   24858:	movwcs	lr, #40578	; 0x9e82
   2485c:	ldr	r6, [lr, r3]!
   24860:	ldc	7, cr15, [r4, #-888]!	; 0xfffffc88
   24864:	mrc	7, 3, APSR_nzcv, cr10, cr14, {6}
   24868:			; <UNDEFINED> instruction: 0xf7ed6800
   2486c:	pld	[lr, r5, ror #19]
   24870:	stmdavs	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   24874:			; <UNDEFINED> instruction: 0xf9c6f7ed
   24878:	andeq	sl, r1, r2, asr r5
   2487c:			; <UNDEFINED> instruction: 0x000002b4
   24880:	andeq	sl, r1, lr, lsr #9
   24884:	svcmi	0x00f0e92d
   24888:	bmi	14762d0 <__assert_fail@plt+0x1472a98>
   2488c:	svceq	0x0064f110
   24890:			; <UNDEFINED> instruction: 0xf6ad4b50
   24894:	ldrbtmi	r7, [sl], #-3540	; 0xfffff22c
   24898:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   2489c:			; <UNDEFINED> instruction: 0xf8cd681b
   248a0:			; <UNDEFINED> instruction: 0xf04f3fcc
   248a4:	subsle	r0, r4, r0, lsl #6
   248a8:	blcs	c028dc <__assert_fail@plt+0xbff0a4>
   248ac:			; <UNDEFINED> instruction: 0xf10dd051
   248b0:	strmi	r0, [sl], -ip, lsl #20
   248b4:	strmi	r4, [r1], -r4, lsl #12
   248b8:			; <UNDEFINED> instruction: 0xf0014650
   248bc:	strmi	pc, [r7], -fp, asr #30
   248c0:			; <UNDEFINED> instruction: 0x4641b1d0
   248c4:	ldcl	7, cr15, [r6], #-888	; 0xfffffc88
   248c8:			; <UNDEFINED> instruction: 0xf7de4606
   248cc:	ldrbmi	lr, [r7, #-3656]	; 0xfffff1b8
   248d0:	ldrdlt	pc, [r0], -r0
   248d4:	andle	r4, r2, r1, lsl #13
   248d8:			; <UNDEFINED> instruction: 0xf7de4638
   248dc:	ldclne	12, cr14, [r1], #-488	; 0xfffffe18
   248e0:			; <UNDEFINED> instruction: 0xf1bbd129
   248e4:	ldmdale	sl!, {r2, r4, r8, r9, sl, fp}
   248e8:	movweq	pc, #25154	; 0x6242	; <UNPREDICTABLE>
   248ec:	tsteq	r0, #192, 4	; <UNPREDICTABLE>
   248f0:	vpmax.u8	d15, d11, d19
   248f4:	ldrle	r0, [r8, #-2010]!	; 0xfffff826
   248f8:	ldrtmi	sl, [r8], -r1, lsl #30
   248fc:	blx	ee28d0 <__assert_fail@plt+0xedf098>
   24900:	cmnle	r0, r0, lsl #16
   24904:	blle	af90c <__assert_fail@plt+0xac0d4>
   24908:	adcmi	r6, r3, #3866624	; 0x3b0000
   2490c:	strtmi	sp, [r0], -sl, asr #32
   24910:	svc	0x0010f7de
   24914:	teqle	sl, r0, lsl #16
   24918:	strtmi	r4, [r8], -r1, asr #12
   2491c:	mcrr	7, 13, pc, sl, cr14	; <UNPREDICTABLE>
   24920:	strmi	r1, [r6], -r3, asr #24
   24924:	ldrtmi	sp, [r8], -r4, lsr #32
   24928:	blx	10628fc <__assert_fail@plt+0x105f0c4>
   2492c:	cmple	r5, r0, lsl #16
   24930:			; <UNDEFINED> instruction: 0xf7f34638
   24934:	bmi	a63250 <__assert_fail@plt+0xa5fa18>
   24938:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   2493c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24940:	svccc	0x00ccf8dd
   24944:	teqle	r7, sl, asr r0
   24948:			; <UNDEFINED> instruction: 0xf60d4630
   2494c:	pop	{r2, r4, r6, r7, r8, sl, fp, ip, sp, lr}
   24950:			; <UNDEFINED> instruction: 0x46418ff0
   24954:			; <UNDEFINED> instruction: 0xf7de4628
   24958:	strmi	lr, [r6], -lr, lsr #24
   2495c:			; <UNDEFINED> instruction: 0xf1bbe7eb
   24960:	svclt	0x00180f26
   24964:	svceq	0x005ff1bb
   24968:			; <UNDEFINED> instruction: 0xf8c9d0c6
   2496c:	strb	fp, [r2, r0]!
   24970:	ldcl	7, cr15, [r4, #888]!	; 0x378
   24974:	ldrtmi	r4, [r8], -r4, lsl #12
   24978:			; <UNDEFINED> instruction: 0xf7f36825
   2497c:	stmiblt	r8!, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}^
   24980:			; <UNDEFINED> instruction: 0xf7f34638
   24984:	vstrcs	s30, [r0, #-116]	; 0xffffff8c
   24988:	ldrdvs	sp, [r5], -r5	; <UNPREDICTABLE>
   2498c:			; <UNDEFINED> instruction: 0xf7dee7d3
   24990:			; <UNDEFINED> instruction: 0xf04fede6
   24994:			; <UNDEFINED> instruction: 0x460436ff
   24998:	stmdavs	r5!, {r3, r4, r5, r9, sl, lr}
   2499c:	blx	462970 <__assert_fail@plt+0x45f138>
   249a0:	strb	r6, [r8, r5, lsr #32]
   249a4:			; <UNDEFINED> instruction: 0xf04f4638
   249a8:			; <UNDEFINED> instruction: 0xf7f336ff
   249ac:	pld	[lr, r9, lsl #20]
   249b0:	movwcs	lr, #40406	; 0x9dd6
   249b4:	ldr	r6, [lr, r3]!
   249b8:	stc	7, cr15, [r8], {222}	; 0xde
   249bc:	stcl	7, cr15, [lr, #888]	; 0x378
   249c0:			; <UNDEFINED> instruction: 0xf7ed6800
   249c4:	pld	[lr, r9, lsr r9]
   249c8:	stmdavs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   249cc:			; <UNDEFINED> instruction: 0xf91af7ed
   249d0:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   249d4:			; <UNDEFINED> instruction: 0x000002b4
   249d8:	andeq	sl, r1, r6, asr r3
   249dc:			; <UNDEFINED> instruction: 0xb1204601
   249e0:	andcs	r4, r1, #4, 16	; 0x40000
   249e4:			; <UNDEFINED> instruction: 0xf7de4478
   249e8:	stmdami	r3, {r0, r2, r5, r7, r8, sl, fp, ip, sp, pc}
   249ec:			; <UNDEFINED> instruction: 0xf7de4478
   249f0:	svclt	0x0000bed7
   249f4:	andeq	r7, r0, ip, lsr #12
   249f8:	andeq	r7, r0, r4, lsr #12
   249fc:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   24a00:	strtmi	r4, [r0], -r4, lsl #12
   24a04:			; <UNDEFINED> instruction: 0xf7de6824
   24a08:			; <UNDEFINED> instruction: 0x2c00ebe4
   24a0c:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   24a10:	svclt	0x00004770
   24a14:			; <UNDEFINED> instruction: 0x4605b5f8
   24a18:	stc	7, cr15, [r0, #888]!	; 0x378
   24a1c:	stmdavs	r6, {r0, r1, r3, r5, r8, fp, ip, sp, lr}
   24a20:	stclne	6, cr4, [r8, #-16]!
   24a24:	ldrmi	fp, [r8], -r3, lsl #18
   24a28:			; <UNDEFINED> instruction: 0xffd8f7ff
   24a2c:	stmdavs	r6!, {r3, r4, r5, r8, ip, sp, pc}
   24a30:	strcs	r4, [r0, -r8, lsr #12]
   24a34:			; <UNDEFINED> instruction: 0xffe2f7ff
   24a38:	eorvs	r4, r6, r8, lsr r6
   24a3c:			; <UNDEFINED> instruction: 0xf7debdf8
   24a40:	strcs	lr, [r1, -r8, lsl #25]
   24a44:			; <UNDEFINED> instruction: 0xf7ff4628
   24a48:			; <UNDEFINED> instruction: 0x4638ffd9
   24a4c:	ldcllt	0, cr6, [r8, #152]!	; 0x98
   24a50:			; <UNDEFINED> instruction: 0x4605b570
   24a54:			; <UNDEFINED> instruction: 0xf7deb1d0
   24a58:	mcrrne	13, 6, lr, r6, cr2
   24a5c:			; <UNDEFINED> instruction: 0x46302e3a
   24a60:	eorscs	fp, sl, r8, lsr pc
   24a64:			; <UNDEFINED> instruction: 0xf0203009
   24a68:			; <UNDEFINED> instruction: 0xf7de0003
   24a6c:			; <UNDEFINED> instruction: 0x4604ecfe
   24a70:	stfnep	f3, [r3, #-320]	; 0xfffffec0
   24a74:	andcs	r4, r1, #42991616	; 0x2900000
   24a78:	adchi	r2, r2, r0, lsl #10
   24a7c:			; <UNDEFINED> instruction: 0x46324618
   24a80:			; <UNDEFINED> instruction: 0xf7de6025
   24a84:	strpl	lr, [r5, #3028]	; 0xbd4
   24a88:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   24a8c:			; <UNDEFINED> instruction: 0xf7de2040
   24a90:	strmi	lr, [r4], -ip, ror #25
   24a94:	rscsle	r2, r7, r0, lsl #16
   24a98:	eorvs	r4, r5, r0, lsr #12
   24a9c:	ldcllt	0, cr8, [r0, #-660]!	; 0xfffffd6c
   24aa0:	mvnsmi	lr, #737280	; 0xb4000
   24aa4:	vmlacs.f32	s12, s1, s28
   24aa8:	adcsmi	sp, r1, #68	; 0x44
   24aac:	strmi	r4, [r5], -pc, lsl #12
   24ab0:			; <UNDEFINED> instruction: 0xf101d803
   24ab4:	addsmi	r0, lr, #44, 6	; 0xb0000000
   24ab8:	ldmdavc	r3!, {r2, r3, r4, r5, r8, r9, ip, lr, pc}
   24abc:			; <UNDEFINED> instruction: 0xb3b31d6c
   24ac0:			; <UNDEFINED> instruction: 0x46204631
   24ac4:	bl	fe2a44 <__assert_fail@plt+0xfdf20c>
   24ac8:	stmdaeq	r5, {r0, r2, r8, ip, sp, lr, pc}
   24acc:	strtmi	r4, [r0], -r3, lsl #12
   24ad0:	stmdavc	r3!, {r0, r1, r3, r6, r8, r9, ip, sp, pc}
   24ad4:	strmi	fp, [r0, #2331]!	; 0x91b
   24ad8:	stmdbvc	fp!, {r1, r2, r3, r8, ip, lr, pc}
   24adc:			; <UNDEFINED> instruction: 0xf7deb163
   24ae0:	mcrrne	13, 1, lr, r3, cr14
   24ae4:	stmdavc	r3!, {r2, r3, r4, sl, lr}
   24ae8:	mvnle	r2, r0, lsl #22
   24aec:	blcs	3eba0 <__assert_fail@plt+0x3b368>
   24af0:	ldclne	0, cr13, [ip, #-920]	; 0xfffffc68
   24af4:			; <UNDEFINED> instruction: 0xe7e3461d
   24af8:	bl	fe9363c0 <__assert_fail@plt+0xfe932b88>
   24afc:			; <UNDEFINED> instruction: 0xf7de0808
   24b00:	b	1c1ff40 <__assert_fail@plt+0x1c1c708>
   24b04:			; <UNDEFINED> instruction: 0xf1000308
   24b08:	strbmi	r0, [fp, #-2305]	; 0xfffff6ff
   24b0c:	strbmi	sp, [r8], #789	; 0x315
   24b10:	svceq	0x003af1b8
   24b14:			; <UNDEFINED> instruction: 0x4631d818
   24b18:	strtmi	r4, [r0], -sl, asr #12
   24b1c:	bl	fe1e2a9c <__assert_fail@plt+0xfe1df264>
   24b20:			; <UNDEFINED> instruction: 0xf8042300
   24b24:	andcs	r3, r1, r9
   24b28:	pop	{r2, r3, r4, r5, r7, r9, sp, lr}
   24b2c:	stcmi	3, cr8, [fp], {248}	; 0xf8
   24b30:			; <UNDEFINED> instruction: 0xe7f8447c
   24b34:	pop	{r0, sp}
   24b38:			; <UNDEFINED> instruction: 0xf7de83f8
   24b3c:	andcs	lr, ip, #16, 26	; 0x400
   24b40:	andcs	r4, r0, r3, lsl #12
   24b44:			; <UNDEFINED> instruction: 0xe7f0601a
   24b48:			; <UNDEFINED> instruction: 0xf7ff4630
   24b4c:	eorvs	pc, r8, r1, lsl #31
   24b50:	rscle	r2, sl, r0, lsl #16
   24b54:	stclne	3, cr2, [r4, #-0]
   24b58:	strb	r7, [r4, r3, lsl #2]!
   24b5c:	andeq	r6, r0, r8, ror #14
   24b60:			; <UNDEFINED> instruction: 0x4604b570
   24b64:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   24b68:	ldcl	7, cr15, [r2], #-888	; 0xfffffc88
   24b6c:	strmi	r7, [r5], -r3, lsr #18
   24b70:	ldmiblt	fp!, {r3, r8, r9, ip, sp, pc}
   24b74:			; <UNDEFINED> instruction: 0xf7ff4628
   24b78:	strmi	pc, [r5], -fp, ror #30
   24b7c:	stmdbvc	r0!, {r3, r6, r7, r8, ip, sp, pc}
   24b80:	stfnep	f3, [r0, #-0]
   24b84:			; <UNDEFINED> instruction: 0xff2af7ff
   24b88:			; <UNDEFINED> instruction: 0xf7deb1c0
   24b8c:	stccs	12, cr14, [r1, #-928]	; 0xfffffc60
   24b90:	strmi	r6, [r4], -r6, lsl #16
   24b94:	strtmi	sp, [r8], -r2
   24b98:			; <UNDEFINED> instruction: 0xff30f7ff
   24b9c:	eorvs	r2, r6, r0, lsl #10
   24ba0:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   24ba4:	stclne	6, cr4, [r0, #-4]!
   24ba8:	b	ff362b28 <__assert_fail@plt+0xff35f2f0>
   24bac:	mvnle	r2, r0, lsl #16
   24bb0:	strtmi	r2, [r8], -r1, lsl #10
   24bb4:	blcs	5417c <__assert_fail@plt+0x50944>
   24bb8:			; <UNDEFINED> instruction: 0xe7dbd0fa
   24bbc:	bl	ff262b3c <__assert_fail@plt+0xff25f304>
   24bc0:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   24bc4:	andeq	r7, r0, sl, lsr #9
   24bc8:	andle	r2, r0, r1, lsl #16
   24bcc:			; <UNDEFINED> instruction: 0x4770e716
   24bd0:			; <UNDEFINED> instruction: 0x460fb5f8
   24bd4:	movwlt	r4, #1556	; 0x614
   24bd8:			; <UNDEFINED> instruction: 0xf7ff4605
   24bdc:	strmi	pc, [r6], -r1, asr #31
   24be0:			; <UNDEFINED> instruction: 0x4638b190
   24be4:			; <UNDEFINED> instruction: 0xf7de4621
   24be8:			; <UNDEFINED> instruction: 0xb140eb90
   24bec:	strtmi	r4, [r1], -r8, lsr #12
   24bf0:			; <UNDEFINED> instruction: 0xff56f7ff
   24bf4:	mcrcs	1, 0, fp, cr1, cr8, {0}
   24bf8:	strtmi	sp, [r0], -r8, lsl #2
   24bfc:	mcrcs	13, 0, fp, cr1, cr8, {7}
   24c00:	ldrtmi	sp, [r0], -r2
   24c04:			; <UNDEFINED> instruction: 0xff06f7ff
   24c08:	ldcllt	0, cr2, [r8]
   24c0c:			; <UNDEFINED> instruction: 0xf7ff4630
   24c10:	stmdacs	r0, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   24c14:			; <UNDEFINED> instruction: 0x4620d0f8
   24c18:			; <UNDEFINED> instruction: 0x4638e7f0
   24c1c:	pop	{r0, r4, r9, sl, lr}
   24c20:			; <UNDEFINED> instruction: 0xf7de40f8
   24c24:	svclt	0x0000ba6f
   24c28:	blmi	d77500 <__assert_fail@plt+0xd73cc8>
   24c2c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   24c30:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
   24c34:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   24c38:			; <UNDEFINED> instruction: 0xf04f930d
   24c3c:	stmdacs	r0, {r8, r9}
   24c40:			; <UNDEFINED> instruction: 0x4606d052
   24c44:			; <UNDEFINED> instruction: 0xff8cf7ff
   24c48:	stmdacs	r0, {r0, r2, r9, sl, lr}
   24c4c:			; <UNDEFINED> instruction: 0x4620d050
   24c50:	b	fe5e2bd0 <__assert_fail@plt+0xfe5df398>
   24c54:	andcc	r9, r1, r1
   24c58:			; <UNDEFINED> instruction: 0x4621d019
   24c5c:			; <UNDEFINED> instruction: 0xf7ff4630
   24c60:	ldmdblt	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   24c64:	mvnscc	pc, #79	; 0x4f
   24c68:	stccs	3, cr9, [r1, #-4]
   24c6c:	strtmi	sp, [r8], -r4
   24c70:	mrc2	7, 6, pc, cr0, cr15, {7}
   24c74:	eorsle	r2, fp, r0, lsl #16
   24c78:	bmi	8cac84 <__assert_fail@plt+0x8c744c>
   24c7c:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   24c80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24c84:	subsmi	r9, sl, sp, lsl #22
   24c88:	andlt	sp, lr, r5, lsr r1
   24c8c:	stmdbge	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   24c90:			; <UNDEFINED> instruction: 0xf7dea801
   24c94:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   24c98:	bvs	89903c <__assert_fail@plt+0x895804>
   24c9c:	blx	fec8accc <__assert_fail@plt+0xfec87494>
   24ca0:	blx	fec616ac <__assert_fail@plt+0xfec5de74>
   24ca4:	ldmdbeq	r2, {r7, r8, r9, ip, sp, lr, pc}^
   24ca8:	addsmi	r0, sl, #1490944	; 0x16c000
   24cac:	stmdacs	r0, {r0, r1, ip, lr, pc}
   24cb0:	stmdbcs	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   24cb4:	stmdbls	r6, {r0, r3, r4, r6, r7, r9, fp, ip, lr, pc}
   24cb8:	stmdbvs	r3!, {r0, r1, r2, fp, ip, pc}
   24cbc:	submi	r6, fp, r2, ror #18
   24cc0:	submi	r6, r2, r1, ror #17
   24cc4:	tstmi	r3, #327680	; 0x50000
   24cc8:	submi	r6, r1, r2, lsr #17
   24ccc:	movwmi	r9, #47108	; 0xb804
   24cd0:	submi	r6, r2, r1, ror #16
   24cd4:	tstmi	r3, #196608	; 0x30000
   24cd8:	submi	r6, r1, r2, lsr #16
   24cdc:	movwmi	r9, #47106	; 0xb802
   24ce0:	tstmi	r3, #66	; 0x42
   24ce4:			; <UNDEFINED> instruction: 0xe7c0d0b9
   24ce8:			; <UNDEFINED> instruction: 0xf7de4608
   24cec:	strb	lr, [r4, lr, lsl #26]
   24cf0:	rscscc	pc, pc, pc, asr #32
   24cf4:			; <UNDEFINED> instruction: 0xf7dee7c1
   24cf8:	svclt	0x0000eaea
   24cfc:	andeq	sl, r1, r4, rrx
   24d00:			; <UNDEFINED> instruction: 0x000002b4
   24d04:	andeq	sl, r1, r2, lsl r0
   24d08:	blmi	112130 <__assert_fail@plt+0x10e8f8>
   24d0c:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
   24d10:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   24d14:	bl	ffc62c94 <__assert_fail@plt+0xffc5f45c>
   24d18:	andeq	r9, r1, r2, lsl #31
   24d1c:	andeq	r0, r0, ip, lsr #6
   24d20:	svcmi	0x00f0e92d
   24d24:	strmi	fp, [sp], -r3, lsl #1
   24d28:			; <UNDEFINED> instruction: 0x461e4614
   24d2c:	andls	r4, r0, #136314880	; 0x8200000
   24d30:	bl	ffd62cb0 <__assert_fail@plt+0xffd5f478>
   24d34:	ldrdlt	pc, [r0], -r5
   24d38:	svceq	0x0000f1bb
   24d3c:	strcs	sp, [r0, -r5, asr #32]
   24d40:			; <UNDEFINED> instruction: 0xf04f4680
   24d44:			; <UNDEFINED> instruction: 0x970139ff
   24d48:			; <UNDEFINED> instruction: 0xf7dee00d
   24d4c:	blls	9f7d4 <__assert_fail@plt+0x9bf9c>
   24d50:	svclt	0x00182800
   24d54:	movwls	r2, #4865	; 0x1301
   24d58:	svclt	0x0004f855
   24d5c:	ldrtmi	r3, [r4], #-1793	; 0xfffff8ff
   24d60:	svceq	0x0000f1bb
   24d64:	strbmi	sp, [r2], -r3, lsr #32
   24d68:			; <UNDEFINED> instruction: 0x46584651
   24d6c:	stc	7, cr15, [lr, #-888]!	; 0xfffffc88
   24d70:	ldrbmi	r4, [r8], -r2, lsl #12
   24d74:	mvnle	r2, r0, lsl #20
   24d78:	bl	ff462cf8 <__assert_fail@plt+0xff45f4c0>
   24d7c:			; <UNDEFINED> instruction: 0x46214632
   24d80:	stmdals	r0, {r0, r1, r9, sl, lr}
   24d84:	blx	1b629a <__assert_fail@plt+0x1b2a62>
   24d88:	andsle	r0, r9, r9
   24d8c:	svccc	0x00fff1b9
   24d90:	ldrtmi	fp, [r9], r8, lsl #30
   24d94:	blls	5911c <__assert_fail@plt+0x558e4>
   24d98:	bicsle	r2, r6, r0, lsl #22
   24d9c:	svclt	0x0004f855
   24da0:	strcc	r2, [r1, -r1, lsl #6]
   24da4:	movwls	r4, #5172	; 0x1434
   24da8:	svceq	0x0000f1bb
   24dac:	blls	99520 <__assert_fail@plt+0x95ce8>
   24db0:	svclt	0x00182b00
   24db4:	stmdbeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   24db8:	andlt	r4, r3, r8, asr #12
   24dbc:	svchi	0x00f0e8bd
   24dc0:			; <UNDEFINED> instruction: 0x464846b9
   24dc4:	pop	{r0, r1, ip, sp, pc}
   24dc8:			; <UNDEFINED> instruction: 0xf04f8ff0
   24dcc:	udf	#13215	; 0x339f
   24dd0:			; <UNDEFINED> instruction: 0xf04f3201
   24dd4:	ldrblt	r0, [r0, #-517]!	; 0xfffffdfb
   24dd8:	addlt	r4, r4, r5, lsl #12
   24ddc:	andsle	r4, r9, lr, lsl #12
   24de0:	andcs	r4, r0, r0, lsl r9
   24de4:			; <UNDEFINED> instruction: 0xf7de4479
   24de8:	strmi	lr, [r4], -r6, ror #20
   24dec:	tstcs	r8, r2, lsr r6
   24df0:			; <UNDEFINED> instruction: 0xf7f22000
   24df4:			; <UNDEFINED> instruction: 0x4629fe31
   24df8:	andcs	r4, r1, r3, lsl #12
   24dfc:			; <UNDEFINED> instruction: 0xf7f29303
   24e00:	smlatbcs	r0, r7, pc, pc	; <UNPREDICTABLE>
   24e04:	strtmi	r9, [r2], -r3, lsl #22
   24e08:	strmi	r9, [r8], -r0
   24e0c:	bl	e2d8c <__assert_fail@plt+0xdf554>
   24e10:	ldcllt	0, cr11, [r0, #-16]!
   24e14:	andcs	r4, r0, r4, lsl #18
   24e18:			; <UNDEFINED> instruction: 0xf7de4479
   24e1c:	strmi	lr, [r4], -ip, asr #20
   24e20:	svclt	0x0000e7e4
   24e24:	andeq	r8, r0, r4, ror #5
   24e28:	muleq	r0, r4, r2
   24e2c:	svcmi	0x00f0e92d
   24e30:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   24e34:	strmi	r8, [r6], -r2, lsl #22
   24e38:	ldrmi	r4, [r7], -sp, lsr #18
   24e3c:	andcs	r2, r5, #0
   24e40:	addlt	r4, r3, r9, ror r4
   24e44:	b	de2dc4 <__assert_fail@plt+0xddf58c>
   24e48:	bmi	af7af8 <__assert_fail@plt+0xaf42c0>
   24e4c:			; <UNDEFINED> instruction: 0xf853447b
   24e50:			; <UNDEFINED> instruction: 0xf8d99002
   24e54:			; <UNDEFINED> instruction: 0xf7de1000
   24e58:			; <UNDEFINED> instruction: 0xf8d6ecb4
   24e5c:			; <UNDEFINED> instruction: 0xf1bbb000
   24e60:	eorsle	r0, fp, r0, lsl #30
   24e64:			; <UNDEFINED> instruction: 0xf04f4b25
   24e68:			; <UNDEFINED> instruction: 0xf8df0800
   24e6c:			; <UNDEFINED> instruction: 0x4645a094
   24e70:	ldrbtmi	r4, [sl], #1147	; 0x47b
   24e74:	bcc	46069c <__assert_fail@plt+0x45ce64>
   24e78:			; <UNDEFINED> instruction: 0x4658e012
   24e7c:	ldrdhi	pc, [r0], -r9
   24e80:			; <UNDEFINED> instruction: 0xff6ef7f2
   24e84:	tstcs	r1, r2, asr r6
   24e88:	strmi	r3, [r3], -r1, lsl #10
   24e8c:			; <UNDEFINED> instruction: 0xf7de4640
   24e90:			; <UNDEFINED> instruction: 0xf856ebc0
   24e94:	strtmi	fp, [r0], r4, lsl #30
   24e98:			; <UNDEFINED> instruction: 0xf1bb443c
   24e9c:	andsle	r0, sp, r0, lsl #30
   24ea0:	ldrtmi	r4, [sl], -r1, lsr #12
   24ea4:	stccs	6, cr4, [r0, #-256]	; 0xffffff00
   24ea8:			; <UNDEFINED> instruction: 0xf7ded0e7
   24eac:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
   24eb0:			; <UNDEFINED> instruction: 0xf8d9d1e3
   24eb4:	ldrbmi	r1, [r8], -r0
   24eb8:	ldrtmi	r3, [ip], #-1281	; 0xfffffaff
   24ebc:			; <UNDEFINED> instruction: 0xf7f29101
   24ec0:	stmdbls	r1, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   24ec4:	bcs	46072c <__assert_fail@plt+0x45cef4>
   24ec8:	strmi	r4, [r8], -r3, lsl #12
   24ecc:			; <UNDEFINED> instruction: 0xf7de2101
   24ed0:			; <UNDEFINED> instruction: 0xf856eba0
   24ed4:			; <UNDEFINED> instruction: 0xf1bbbf04
   24ed8:	mvnle	r0, r0, lsl #30
   24edc:	ldrdne	pc, [r0], -r9
   24ee0:	andlt	r2, r3, sl
   24ee4:	blhi	e01e0 <__assert_fail@plt+0xdc9a8>
   24ee8:	svcmi	0x00f0e8bd
   24eec:	ldclt	7, cr15, [r2], {222}	; 0xde
   24ef0:	andeq	r8, r0, r8, lsr #5
   24ef4:	andeq	r9, r1, r4, asr #28
   24ef8:	andeq	r0, r0, r4, ror #5
   24efc:	muleq	r0, r8, r2
   24f00:	andeq	r8, r0, lr, lsl #5
   24f04:			; <UNDEFINED> instruction: 0x460eb5f8
   24f08:			; <UNDEFINED> instruction: 0x461d4614
   24f0c:			; <UNDEFINED> instruction: 0x4607461a
   24f10:	strtmi	r9, [r1], -r6, lsl #22
   24f14:			; <UNDEFINED> instruction: 0xf7ff4630
   24f18:	stmdacs	r0, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}
   24f1c:			; <UNDEFINED> instruction: 0xbdf8db00
   24f20:	ldrtmi	r4, [r1], -r2, lsl #12
   24f24:			; <UNDEFINED> instruction: 0xf7ff4638
   24f28:	qsaxmi	pc, r0, r3	; <UNPREDICTABLE>
   24f2c:	strtmi	r9, [r9], -r6, lsl #20
   24f30:			; <UNDEFINED> instruction: 0xff7cf7ff
   24f34:	ldrmi	r9, [r8, r7, lsl #22]
   24f38:	rscscc	pc, pc, pc, asr #32
   24f3c:	svclt	0x0000bdf8
   24f40:	mvnsmi	lr, sp, lsr #18
   24f44:	cmnlt	pc, pc, lsl #16
   24f48:	ldrmi	r4, [r4], -r0, lsl #13
   24f4c:			; <UNDEFINED> instruction: 0x460d461e
   24f50:			; <UNDEFINED> instruction: 0xf855e002
   24f54:	teqlt	pc, r4, lsl #30
   24f58:	ldrtmi	r4, [r2], -r1, lsr #12
   24f5c:	ldrtmi	r4, [r4], #-1600	; 0xfffff9c0
   24f60:	ldmib	r4, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24f64:	mvnsle	r2, r0, lsl #16
   24f68:	pop	{r3, r4, r5, r9, sl, lr}
   24f6c:	svclt	0x000081f0
   24f70:			; <UNDEFINED> instruction: 0x4604b570
   24f74:	b	f62ef4 <__assert_fail@plt+0xf5f6bc>
   24f78:	strtmi	r4, [r0], -r6, lsl #12
   24f7c:	ldmdb	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24f80:	strtmi	r4, [r0], -r5, lsl #12
   24f84:	bl	1762f04 <__assert_fail@plt+0x175f6cc>
   24f88:	ldmdblt	r5, {r2, r9, sl, lr}^
   24f8c:	ldmdblt	lr!, {r3, r4, r5, r8, ip, sp, pc}^
   24f90:	b	ff962f10 <__assert_fail@plt+0xff95f6d8>
   24f94:	stccc	8, cr6, [r9], {4}
   24f98:			; <UNDEFINED> instruction: 0xf04fbf18
   24f9c:			; <UNDEFINED> instruction: 0x462034ff
   24fa0:	stmdblt	r8!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   24fa4:	b	ff6e2f24 <__assert_fail@plt+0xff6df6ec>
   24fa8:			; <UNDEFINED> instruction: 0xf04f6004
   24fac:	udf	#25423	; 0x634f
   24fb0:	ldrbtcc	pc, [pc], #79	; 24fb8 <__assert_fail@plt+0x21780>	; <UNPREDICTABLE>
   24fb4:	svclt	0x0000e7f3
   24fb8:	vqshl.s8	d27, d16, d15
   24fbc:	strcs	r6, [r0], #-790	; 0xfffffcea
   24fc0:	vabal.s8	q9, d0, d0
   24fc4:	stmib	r0, {r0, r2, r4, r7, r8, r9}^
   24fc8:	orrvs	r4, r3, r4, lsl #10
   24fcc:			; <UNDEFINED> instruction: 0x4770bc30
   24fd0:	push	{r1, r7, r8, fp, sp, lr}
   24fd4:	vrecps.f32	q10, <illegal reg q15.5>, q12
   24fd8:	vorr.i32	d22, #1536	; 0x00000600
   24fdc:	addsmi	r0, sl, #1409286146	; 0x54000002
   24fe0:	ldmib	r0, {r1, r3, r4, r5, r8, ip, lr, pc}^
   24fe4:	strmi	r6, [r4], r4, lsl #14
   24fe8:	blge	65f734 <__assert_fail@plt+0x65befc>
   24fec:	movweq	lr, #31318	; 0x7a56
   24ff0:	ldmib	r0, {r0, r2, r4, ip, lr, pc}^
   24ff4:	ldrbmi	r2, [fp, #-768]	; 0xfffffd00
   24ff8:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
   24ffc:			; <UNDEFINED> instruction: 0xf116d01c
   25000:			; <UNDEFINED> instruction: 0xf1470801
   25004:	b	1a740c <__assert_fail@plt+0x1a3bd4>
   25008:	b	1e5830 <__assert_fail@plt+0x1e1ff8>
   2500c:	stmib	ip, {r0, r3, r8, r9}^
   25010:	tstmi	r3, #4, 18	; 0x10000
   25014:	andcs	fp, r0, r8, lsl pc
   25018:	pop	{r0, r3, r4, ip, lr, pc}
   2501c:	andcs	r8, r1, #248, 30	; 0x3e0
   25020:	stmib	r0, {r8, r9, sp}^
   25024:	ldmib	r1, {r2, r8, r9, sp}^
   25028:	andcs	r2, r0, r0, lsl #6
   2502c:	blge	5f764 <__assert_fail@plt+0x5bf2c>
   25030:	movwcs	lr, #10700	; 0x29cc
   25034:	svchi	0x00f8e8bd
   25038:	strmi	lr, [r0, #-2513]	; 0xfffff62f
   2503c:	movwcs	lr, #10704	; 0x29d0
   25040:	svclt	0x0008429d
   25044:			; <UNDEFINED> instruction: 0xd1da4294
   25048:	pop	{r0, sp}
   2504c:	b	1649034 <__assert_fail@plt+0x16457fc>
   25050:	mvnle	r0, r9, lsl #6
   25054:	ldrb	r2, [r8, r1]!
   25058:	eorscs	r4, ip, #4, 22	; 0x1000
   2505c:	stmdami	r5, {r2, r8, fp, lr}
   25060:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   25064:			; <UNDEFINED> instruction: 0xf7de4478
   25068:	svclt	0x0000ebe8
   2506c:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   25070:	andeq	r8, r0, lr, lsr #1
   25074:	strheq	r8, [r0], -ip
   25078:	andcs	r4, r0, r1, lsl #12
   2507c:	stmialt	r6, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25080:	blmi	4778c8 <__assert_fail@plt+0x474090>
   25084:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   25088:	strmi	fp, [r5], -r5, lsl #1
   2508c:	ldmpl	r3, {r0, sl, fp, sp, pc}^
   25090:	strtmi	r2, [r1], -r0
   25094:	movwls	r6, #14363	; 0x381b
   25098:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2509c:	ldm	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   250a0:	ldm	r4, {r1, r3, r9, fp, lr}
   250a4:	blmi	2250b8 <__assert_fail@plt+0x221880>
   250a8:	stm	r5, {r1, r3, r4, r5, r6, sl, lr}
   250ac:	ldmpl	r3, {r0, r1}^
   250b0:	blls	ff120 <__assert_fail@plt+0xfb8e8>
   250b4:	qaddle	r4, sl, r2
   250b8:	andlt	r4, r5, r8, lsr #12
   250bc:			; <UNDEFINED> instruction: 0xf7debd30
   250c0:	svclt	0x0000e906
   250c4:	andeq	r9, r1, sl, lsl #24
   250c8:			; <UNDEFINED> instruction: 0x000002b4
   250cc:	andeq	r9, r1, r8, ror #23
   250d0:	tstcs	r0, r8, lsl #10
   250d4:	b	ff6e3054 <__assert_fail@plt+0xff6df81c>
   250d8:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
   250dc:	tstle	r3, r3, asr #22
   250e0:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
   250e4:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
   250e8:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
   250ec:	stmda	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   250f0:	svclt	0x00183800
   250f4:	stclt	0, cr2, [r8, #-4]
   250f8:	stclt	0, cr2, [r8, #-4]
   250fc:	andeq	r8, r0, sl, asr r0
   25100:	movwcs	r2, #513	; 0x201
   25104:	smlabtne	r0, r0, r9, lr
   25108:	smlabtne	r2, r0, r9, lr
   2510c:	strvc	r6, [r2, -r1, lsl #2]
   25110:	movwcc	lr, #22976	; 0x59c0
   25114:	svclt	0x00004770
   25118:	ldrbmi	r7, [r0, -r0, lsl #30]!
   2511c:			; <UNDEFINED> instruction: 0x4603b410
   25120:	stmdbvs	r2, {r2, r8, r9, sl, fp, ip, sp, lr}^
   25124:	streq	pc, [r1], #-132	; 0xffffff7c
   25128:			; <UNDEFINED> instruction: 0xf0024422
   2512c:			; <UNDEFINED> instruction: 0xf8500203
   25130:			; <UNDEFINED> instruction: 0xf8430022
   25134:	ldmibvs	r9, {r1, r5, ip}
   25138:	addsmi	r6, r1, #-2147483626	; 0x80000016
   2513c:	andeq	pc, r0, #79	; 0x4f
   25140:	stmdane	r4!, {r3, r8, r9, sl, fp, ip, sp, pc}^
   25144:	svclt	0x0004771a
   25148:	streq	pc, [r3], #-4
   2514c:			; <UNDEFINED> instruction: 0xf85d619c
   25150:	ldrbmi	r4, [r0, -r4, lsl #22]!
   25154:	strlt	r7, [r8, #-3842]	; 0xfffff0fe
   25158:	ldmib	r0, {r1, r3, r7, r8, fp, ip, sp, pc}^
   2515c:	strmi	r1, [r3], -r4, lsl #4
   25160:	eoreq	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   25164:	eorne	pc, r2, r3, asr #16
   25168:	addmi	r6, sl, #2506752	; 0x264000
   2516c:	andcc	fp, r3, #27, 30	; 0x6c
   25170:	andeq	pc, r3, #2
   25174:	cmpvs	sl, r1, lsl #4
   25178:	ldrvc	fp, [sl, -r8, lsl #30]
   2517c:			; <UNDEFINED> instruction: 0xf7debd08
   25180:	svclt	0x0000eb2c
   25184:	andcs	fp, lr, r8, lsl #10
   25188:	b	fe663108 <__assert_fail@plt+0xfe65f8d0>
   2518c:	stmdavc	r3, {r4, r8, ip, sp, pc}
   25190:	stfltd	f3, [r8, #-108]	; 0xffffff94
   25194:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   25198:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
   2519c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   251a0:			; <UNDEFINED> instruction: 0x00007fb6
   251a4:			; <UNDEFINED> instruction: 0x00007fb0
   251a8:	tstcs	r0, #8, 10	; 0x2000000
   251ac:	andle	r1, ip, #192, 16	; 0xc00000
   251b0:	ldmdb	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   251b4:			; <UNDEFINED> instruction: 0xf100b148
   251b8:			; <UNDEFINED> instruction: 0xf0220208
   251bc:	andcc	r0, r8, #-268435456	; 0xf0000000
   251c0:			; <UNDEFINED> instruction: 0x46101a13
   251c4:	stccc	8, cr15, [r1], {2}
   251c8:	andcs	fp, r0, #8, 26	; 0x200
   251cc:	stclt	6, cr4, [r8, #-64]	; 0xffffffc0
   251d0:	strlt	r0, [r8, #-1858]	; 0xfffff8be
   251d4:	streq	sp, [r3, -r9, lsl #2]
   251d8:	cfstrslt	mvf13, [r8, #-0]
   251dc:	stccc	8, cr15, [r1], {16}
   251e0:	pop	{r6, r7, r9, fp, ip}
   251e4:			; <UNDEFINED> instruction: 0xf7dd4008
   251e8:			; <UNDEFINED> instruction: 0xf7debff1
   251ec:	svclt	0x0000eaf6
   251f0:			; <UNDEFINED> instruction: 0x4604b510
   251f4:	svc	0x00d8f7dd
   251f8:	blle	2f200 <__assert_fail@plt+0x2b9c8>
   251fc:			; <UNDEFINED> instruction: 0x4620bd10
   25200:	stm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25204:			; <UNDEFINED> instruction: 0xf080fab0
   25208:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   2520c:			; <UNDEFINED> instruction: 0x460bb538
   25210:	strmi	r6, [ip], -sl, asr #16
   25214:	blne	463368 <__assert_fail@plt+0x45fb30>
   25218:	addsmi	r4, r9, #5242880	; 0x500000
   2521c:	andvs	fp, r1, r8, lsl pc
   25220:	bvc	919240 <__assert_fail@plt+0x915a08>
   25224:	eorvc	r6, fp, #106	; 0x6a
   25228:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
   2522c:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
   25230:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
   25234:			; <UNDEFINED> instruction: 0xf7dd4618
   25238:	stmdavs	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   2523c:	ldrb	r6, [r0, r8, lsr #32]!
   25240:			; <UNDEFINED> instruction: 0xf0004b05
   25244:	stmdbeq	r0, {r0, r1, r2, r3, r4, r9}^
   25248:			; <UNDEFINED> instruction: 0xf853447b
   2524c:	sbcsmi	r0, r0, r0, lsr #32
   25250:	andeq	pc, r1, r0
   25254:	svclt	0x00004770
   25258:	andeq	r7, r0, ip, lsl #30
   2525c:	blmi	1537bb0 <__assert_fail@plt+0x1534378>
   25260:	push	{r1, r3, r4, r5, r6, sl, lr}
   25264:			; <UNDEFINED> instruction: 0xb09047f0
   25268:			; <UNDEFINED> instruction: 0x460458d3
   2526c:	ldrdls	pc, [r4, #-143]	; 0xffffff71
   25270:	movwls	r6, #63515	; 0xf81b
   25274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25278:	stmia	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2527c:	stmdacs	r1, {r0, r3, r4, r5, r6, r7, sl, lr}
   25280:	strtmi	sp, [r0], -pc, lsl #16
   25284:	stmdb	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25288:	bmi	12f6aa4 <__assert_fail@plt+0x12f326c>
   2528c:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
   25290:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25294:	subsmi	r9, sl, pc, lsl #22
   25298:			; <UNDEFINED> instruction: 0x4628d174
   2529c:	pop	{r4, ip, sp, pc}
   252a0:			; <UNDEFINED> instruction: 0xf10d87f0
   252a4:	movwcs	r0, #2056	; 0x808
   252a8:	movwls	r4, #9757	; 0x261d
   252ac:	andscc	pc, r0, sp, lsl #17
   252b0:			; <UNDEFINED> instruction: 0xf88d461e
   252b4:			; <UNDEFINED> instruction: 0xf10d3004
   252b8:			; <UNDEFINED> instruction: 0xf8c80a20
   252bc:	strcs	r3, [r1, -r4]
   252c0:	mulcc	r4, sp, r8
   252c4:	stmiblt	fp!, {r0, r2, sl, ip, pc}^
   252c8:	stmdavc	r3!, {r2, r3, r4, r5, r9, fp, lr}
   252cc:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   252d0:	andseq	pc, pc, #3
   252d4:			; <UNDEFINED> instruction: 0xf851095b
   252d8:	sbcsmi	r3, r3, r3, lsr #32
   252dc:	ldrle	r0, [r4, #-2009]!	; 0xfffff827
   252e0:	stmdavc	r4!, {r1, r2, r8, r9, sl, ip, pc}
   252e4:	andsvc	pc, ip, sp, lsl #17
   252e8:	cfstrscs	mvf9, [r0], {8}
   252ec:	stcls	0, cr13, [r5], {205}	; 0xcd
   252f0:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
   252f4:	andsvs	pc, r0, sp, lsl #17
   252f8:			; <UNDEFINED> instruction: 0xf89d441c
   252fc:	strls	r3, [r5], #-4
   25300:	rscle	r2, r1, r0, lsl #22
   25304:	ldmda	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25308:	strtmi	r4, [r0], -r1, lsl #12
   2530c:	stc2l	7, cr15, [r4, #-968]!	; 0xfffffc38
   25310:	strtmi	r4, [r1], -r3, asr #12
   25314:	ldrbmi	r4, [r0], -r2, lsl #12
   25318:	stc2l	7, cr15, [ip], #-980	; 0xfffffc2c
   2531c:	andls	r1, r6, r2, asr #24
   25320:	stcne	0, cr13, [r3], {26}
   25324:	stcls	0, cr13, [r8], {29}
   25328:			; <UNDEFINED> instruction: 0x9c05b928
   2532c:	stmdavc	r3!, {r1, r2, r8, r9, sl, ip, pc}
   25330:			; <UNDEFINED> instruction: 0x9c08bb53
   25334:	strbmi	fp, [r0], -ip, lsl #23
   25338:	andsvc	pc, ip, sp, lsl #17
   2533c:	svc	0x0094f7dd
   25340:	sbcsle	r2, r2, r0, lsl #16
   25344:	andvs	pc, r4, sp, lsl #17
   25348:	strbmi	lr, [r0], -pc, asr #15
   2534c:	svc	0x008cf7dd
   25350:			; <UNDEFINED> instruction: 0xf88db178
   25354:	ldrb	r7, [r5, r4]
   25358:	strls	r9, [r6, -r5, lsl #24]
   2535c:	andsvs	pc, ip, sp, lsl #17
   25360:	stcls	7, cr14, [r5], {198}	; 0xc6
   25364:			; <UNDEFINED> instruction: 0xf7de4620
   25368:			; <UNDEFINED> instruction: 0xf88de8da
   2536c:	andls	r6, r6, ip, lsl r0
   25370:	blmi	51f270 <__assert_fail@plt+0x51ba38>
   25374:	ldmdbmi	r3, {r1, r2, r4, r7, r9, sp}
   25378:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
   2537c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25380:	b	16e3300 <__assert_fail@plt+0x16dfac8>
   25384:	svc	0x00a2f7dd
   25388:	adcscs	r4, r2, #16, 22	; 0x4000
   2538c:	ldmdami	r1, {r4, r8, fp, lr}
   25390:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   25394:			; <UNDEFINED> instruction: 0xf7de4478
   25398:	blmi	41fce0 <__assert_fail@plt+0x41c4a8>
   2539c:	stmdbmi	pc, {r0, r1, r4, r5, r7, r9, sp}	; <UNPREDICTABLE>
   253a0:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   253a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   253a8:	b	11e3328 <__assert_fail@plt+0x11dfaf0>
   253ac:	andeq	r9, r1, r0, lsr sl
   253b0:			; <UNDEFINED> instruction: 0x000002b4
   253b4:	andeq	r9, r1, r4, lsl sl
   253b8:	andeq	r9, r1, r2, lsl #20
   253bc:	andeq	r0, r0, r8, lsr #5
   253c0:	strdeq	r7, [r0], -sl
   253c4:			; <UNDEFINED> instruction: 0x00005fb0
   253c8:	andeq	r5, r0, lr, asr #31
   253cc:	andeq	r7, r0, r4, ror #27
   253d0:	muleq	r0, sl, pc	; <UNPREDICTABLE>
   253d4:	ldrdeq	r5, [r0], -r0
   253d8:	ldrdeq	r7, [r0], -r2
   253dc:	andeq	r5, r0, r8, lsl #31
   253e0:	muleq	r0, r2, pc	; <UNPREDICTABLE>
   253e4:			; <UNDEFINED> instruction: 0x4607b5f8
   253e8:			; <UNDEFINED> instruction: 0x460eb17a
   253ec:			; <UNDEFINED> instruction: 0xf7de4614
   253f0:	ldmdbne	r3!, {r5, r6, fp, sp, lr, pc}
   253f4:			; <UNDEFINED> instruction: 0x4601193a
   253f8:	stcpl	8, cr15, [r1, #-76]	; 0xffffffb4
   253fc:	addsmi	r6, lr, #12, 16	; 0xc0000
   25400:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   25404:	stcmi	8, cr15, [r1, #-8]
   25408:			; <UNDEFINED> instruction: 0x4638d1f6
   2540c:	svclt	0x0000bdf8
   25410:			; <UNDEFINED> instruction: 0x4607b5f8
   25414:			; <UNDEFINED> instruction: 0x460eb17a
   25418:			; <UNDEFINED> instruction: 0xf7de4614
   2541c:	ldmdbne	r3!, {r1, r2, r4, r6, fp, sp, lr, pc}
   25420:			; <UNDEFINED> instruction: 0x4601193a
   25424:	stcpl	8, cr15, [r1, #-76]	; 0xffffffb4
   25428:	addsmi	r6, lr, #12, 16	; 0xc0000
   2542c:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   25430:	stcmi	8, cr15, [r1, #-8]
   25434:			; <UNDEFINED> instruction: 0x4638d1f6
   25438:	svclt	0x0000bdf8
   2543c:	svcmi	0x00f0e92d
   25440:	lfmmi	f7, 1, [ip, #692]	; 0x2b4
   25444:			; <UNDEFINED> instruction: 0x4692461c
   25448:	strmi	r9, [r0], r7, lsl #2
   2544c:	blne	fe6637d0 <__assert_fail@plt+0xfe65ff98>
   25450:			; <UNDEFINED> instruction: 0xf8df930a
   25454:	ldrbtmi	r2, [r9], #-2968	; 0xfffff468
   25458:			; <UNDEFINED> instruction: 0xf8dd6a9b
   2545c:	movwls	r5, #46280	; 0xb4c8
   25460:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   25464:	ldrcs	pc, [r4], #2253	; 0x8cd
   25468:	andeq	pc, r0, #79	; 0x4f
   2546c:	andls	r6, r6, #10616832	; 0xa20000
   25470:	strbcs	pc, [r0], #2205	; 0x89d	; <UNPREDICTABLE>
   25474:			; <UNDEFINED> instruction: 0xf8dd9209
   25478:	andls	r2, sp, #204, 8	; 0xcc000000
   2547c:	ldrbcs	pc, [r0], #2269	; 0x8dd	; <UNPREDICTABLE>
   25480:	blcs	49cb8 <__assert_fail@plt+0x46480>
   25484:	msrhi	CPSR_sxc, r0
   25488:	blcs	34c0a8 <__assert_fail@plt+0x348870>
   2548c:	blcc	3553a4 <__assert_fail@plt+0x351b6c>
   25490:	stcle	3, cr9, [r4], {6}
   25494:	blcs	4c0b4 <__assert_fail@plt+0x4887c>
   25498:	movwcs	fp, #53000	; 0xcf08
   2549c:			; <UNDEFINED> instruction: 0xf89a9306
   254a0:	blcs	314a8 <__assert_fail@plt+0x2dc70>
   254a4:	ldrbthi	pc, [pc], r0	; <UNPREDICTABLE>
   254a8:	bleq	615ec <__assert_fail@plt+0x5ddb4>
   254ac:	vmax.s8	q10, <illegal reg q5.5>, q3
   254b0:	vhsub.s8	<illegal reg q9.5>, q12, <illegal reg q2.5>
   254b4:	vqshrn.s16	d21, <illegal reg q7.5>, #7
   254b8:	vsubl.s8	<illegal reg q8.5>, d21, d18
   254bc:			; <UNDEFINED> instruction: 0xf64519eb
   254c0:	andsls	r4, r0, #1073741834	; 0x4000000a
   254c4:	orrcs	pc, pc, ip, asr #5
   254c8:	addsmi	pc, r3, #536870916	; 0x20000004
   254cc:	vsra.s8	d25, d1, #7
   254d0:			; <UNDEFINED> instruction: 0xf6452249
   254d4:	andls	r4, lr, #40, 2
   254d8:	orrcs	pc, pc, r0, asr #5
   254dc:	subseq	pc, r0, #78643200	; 0x4b00000
   254e0:	vorr.i32	d25, #3	; 0x00000003
   254e4:			; <UNDEFINED> instruction: 0xf8cd521e
   254e8:	andsls	r9, r2, #60	; 0x3c
   254ec:	eorsle	r2, pc, r5, lsr #22
   254f0:	strbtvc	lr, [r5], #2597	; 0xa25
   254f4:			; <UNDEFINED> instruction: 0x2c019b07
   254f8:	movweq	lr, #48035	; 0xbba3
   254fc:	strcs	fp, [r1], #-3896	; 0xfffff0c8
   25500:	ldmdble	fp, {r0, r1, r5, r7, r9, lr}
   25504:	stfcsd	f3, [r1, #-184]	; 0xffffff48
   25508:			; <UNDEFINED> instruction: 0xf89adc2b
   2550c:			; <UNDEFINED> instruction: 0xf8063000
   25510:	strtmi	r3, [r3], #2817	; 0xb01
   25514:			; <UNDEFINED> instruction: 0xf89846d0
   25518:			; <UNDEFINED> instruction: 0xf1083001
   2551c:			; <UNDEFINED> instruction: 0xf04f0a01
   25520:	blcs	32d24 <__assert_fail@plt+0x2f4ec>
   25524:	ldrtmi	sp, [r0], r2, ror #3
   25528:			; <UNDEFINED> instruction: 0xf1b89b07
   2552c:	svclt	0x00180f00
   25530:	svclt	0x001c2b00
   25534:			; <UNDEFINED> instruction: 0xf8882300
   25538:	and	r3, r1, r0
   2553c:	bleq	61680 <__assert_fail@plt+0x5de48>
   25540:	bcs	feb638c4 <__assert_fail@plt+0xfeb6008c>
   25544:	bcc	fe9638c8 <__assert_fail@plt+0xfe960090>
   25548:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2554c:			; <UNDEFINED> instruction: 0xf8dd681a
   25550:			; <UNDEFINED> instruction: 0x405a3494
   25554:	eorhi	pc, sp, r1, asr #32
   25558:	vmin.s8	q2, <illegal reg q6.5>, q4
   2555c:	pop	{r2, r3, r4, r7, r8, sl, fp, lr}
   25560:	mcrne	15, 3, r8, cr10, cr0, {7}
   25564:	ldrtmi	r2, [r0], -r0, lsr #2
   25568:			; <UNDEFINED> instruction: 0xf7de4416
   2556c:	strb	lr, [ip, r0, lsr #16]
   25570:			; <UNDEFINED> instruction: 0xf04f9b09
   25574:	strbmi	r0, [r7], -r0, lsl #16
   25578:			; <UNDEFINED> instruction: 0xf81a9308
   2557c:	ldccs	15, cr4, [r0], #-4
   25580:	stmdale	lr, {r0, r5, r7, r9, sl, lr}
   25584:	ldmdble	r8, {r1, r5, sl, fp, sp}
   25588:	msreq	CPSR_xc, #164, 2	; 0x29
   2558c:	ldmdale	r4, {r0, r2, r3, r8, r9, fp, sp}
   25590:			; <UNDEFINED> instruction: 0xf003e8df
   25594:	tstne	r3, #16, 6	; 0x40000000
   25598:	tstne	r3, #1275068416	; 0x4c000000
   2559c:	movwne	r1, #58126	; 0xe30e
   255a0:	mrrccs	14, 1, r0, lr, cr3
   255a4:	movwcs	fp, #7940	; 0x1f04
   255a8:	rscle	r9, r6, r8, lsl #6
   255ac:	tstle	r4, pc, asr ip
   255b0:	strb	r4, [r2, r7, lsr #12]!
   255b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   255b8:			; <UNDEFINED> instruction: 0xf1a4e7df
   255bc:	blcs	266284 <__assert_fail@plt+0x262a4c>
   255c0:	addshi	pc, r3, r0, asr #4
   255c4:			; <UNDEFINED> instruction: 0xf0002c45
   255c8:	mcrrcs	0, 8, r8, pc, cr11
   255cc:			; <UNDEFINED> instruction: 0xf04fbf18
   255d0:			; <UNDEFINED> instruction: 0xf0000900
   255d4:	ldclcs	0, cr8, [sl], #-532	; 0xfffffdec
   255d8:	adchi	pc, lr, r0, lsl #4
   255dc:			; <UNDEFINED> instruction: 0xf014e8df
   255e0:	adceq	r0, ip, r4, ror r4
   255e4:	adceq	r0, ip, ip, lsr #1
   255e8:	adceq	r0, ip, ip, lsr #1
   255ec:	adceq	r0, ip, ip, lsr #1
   255f0:	adceq	r0, ip, ip, lsr #1
   255f4:	adceq	r0, ip, ip, lsr #1
   255f8:	adceq	r0, ip, ip, lsr #1
   255fc:	adceq	r0, ip, ip, lsr #1
   25600:	adceq	r0, ip, ip, lsr #1
   25604:	adceq	r0, ip, ip, lsr #1
   25608:	adceq	r0, ip, ip, lsr #1
   2560c:	adceq	r0, ip, ip, lsr #1
   25610:	adceq	r0, ip, ip, lsr #1
   25614:	adceq	r0, ip, ip, lsr #1
   25618:	adceq	r0, ip, ip, lsr #1
   2561c:	adceq	r0, ip, ip, lsr #1
   25620:	adceq	r0, ip, ip, lsr #1
   25624:	adceq	r0, ip, ip, lsr #1
   25628:	streq	r0, [r8], #172	; 0xac
   2562c:	adceq	r0, ip, ip, lsr #1
   25630:	adceq	r0, ip, ip, lsr #1
   25634:	adceq	r0, ip, ip, lsr #1
   25638:	adceq	r0, ip, ip, lsr #1
   2563c:	adceq	r0, ip, ip, lsr #1
   25640:	adceq	r0, ip, ip, lsr #1
   25644:	adceq	r0, ip, ip, lsr #1
   25648:	adceq	r0, ip, ip, lsr #1
   2564c:	adceq	r0, ip, ip, lsr #1
   25650:	adceq	r0, ip, ip, lsr #1
   25654:	adceq	r0, ip, ip, lsl #11
   25658:	adceq	r0, ip, ip, lsr #1
   2565c:	adceq	r0, ip, ip, lsr #1
   25660:			; <UNDEFINED> instruction: 0x01b900ac
   25664:	movteq	r0, #33595	; 0x833b
   25668:	adceq	r0, ip, sp, ror r3
   2566c:	teqeq	r6, r0	; <illegal shifter operand>
   25670:			; <UNDEFINED> instruction: 0x032a0406
   25674:	adceq	r0, ip, ip, lsr #1
   25678:	teqeq	r2, #172	; 0xac
   2567c:	strdeq	r0, [ip], r8	; <UNPREDICTABLE>
   25680:	strdeq	r0, [ip], r8	; <UNPREDICTABLE>
   25684:			; <UNDEFINED> instruction: 0x032105ea
   25688:	streq	r0, [sp, #-1521]!	; 0xfffffa0f
   2568c:	strbeq	r0, [lr, #-310]!	; 0xfffffeca
   25690:	bicseq	r0, sl, r4, ror #1
   25694:	adceq	r0, ip, r1, asr #5
   25698:	adceq	r0, ip, ip, lsr #1
   2569c:	adceq	r0, ip, ip, lsr #1
   256a0:			; <UNDEFINED> instruction: 0x01b900ac
   256a4:	rsceq	r0, r4, pc, asr #3
   256a8:	ldreq	r0, [r8], #-1039	; 0xfffffbf1
   256ac:	teqeq	r6, ip, lsr #1
   256b0:	adceq	r0, ip, pc, asr #3
   256b4:	ldrteq	r0, [sl], #-1061	; 0xfffffbdb
   256b8:	strbeq	r0, [r7], #-1089	; 0xfffffbbf
   256bc:	adceq	r0, ip, r1, asr r4
   256c0:	strbeq	r0, [r9, #-1498]	; 0xfffffa26
   256c4:	ldrteq	r0, [r2], #231	; 0xe7
   256c8:	ldrbeq	r0, [sp, #-995]	; 0xfffffc1d
   256cc:	strbeq	r0, [r0, #-172]	; 0xffffff54
   256d0:	ldreq	r0, [r0, #-228]	; 0xffffff1c
   256d4:			; <UNDEFINED> instruction: 0xf8df05d6
   256d8:	ldrbtmi	r3, [fp], #-2332	; 0xfffff6e4
   256dc:	ldrb	r9, [r3], fp, lsl #6
   256e0:	mulmi	r1, sl, r8
   256e4:	beq	a1b14 <__assert_fail@plt+0x9e2dc>
   256e8:			; <UNDEFINED> instruction: 0xf64ce775
   256ec:			; <UNDEFINED> instruction: 0xf6c040cc
   256f0:	strcs	r4, [r0, #-204]	; 0xffffff34
   256f4:	stceq	0, cr15, [sl], {79}	; 0x4f
   256f8:	mulmi	r1, sl, r8
   256fc:			; <UNDEFINED> instruction: 0xf10a4285
   25700:			; <UNDEFINED> instruction: 0xf1a40101
   25704:	stcle	3, cr0, [ip], {48}	; 0x30
   25708:	mulcs	r0, sl, r8
   2570c:	bcc	c59730 <__assert_fail@plt+0xc55ef8>
   25710:	blx	337142 <__assert_fail@plt+0x33390a>
   25714:	blcs	26eb30 <__assert_fail@plt+0x26b2f8>
   25718:	strtmi	sp, [r1], lr, ror #19
   2571c:	bcs	e1f46c <__assert_fail@plt+0xe1bc34>
   25720:	blcs	29befc <__assert_fail@plt+0x2986c4>
   25724:	strhi	pc, [r9, #512]!	; 0x200
   25728:	svcmi	0x0002f81a
   2572c:	strmi	pc, [r0, #-111]	; 0xffffff91
   25730:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
   25734:	strbmi	lr, [sl], pc, ror #15
   25738:	mvnscc	pc, #-2147483646	; 0x80000002
   2573c:	tsteq	r1, sl, lsl #2	; <UNPREDICTABLE>
   25740:	ldrmi	r1, [r9], ip, asr #21
   25744:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   25748:	mvnsle	r2, r5, lsr #20
   2574c:	rscvc	lr, r5, #151552	; 0x25000
   25750:	adcmi	r9, r2, #114688	; 0x1c000
   25754:	bl	fe87729c <__assert_fail@plt+0xfe873a64>
   25758:	ldrmi	r0, [r3], -fp, lsl #2
   2575c:	qasxmi	fp, r3, r8
   25760:			; <UNDEFINED> instruction: 0xf67f4299
   25764:	mvnlt	sl, fp, ror #29
   25768:	andle	r4, pc, #148, 4	; 0x40000009
   2576c:	svclt	0x00182f2b
   25770:	bl	fe971438 <__assert_fail@plt+0xfe96dc00>
   25774:	ldrtmi	r0, [r0], -r4, lsl #4
   25778:	streq	lr, [r2, #-2822]	; 0xfffff4fa
   2577c:	teqcs	r0, ip, lsl #30
   25780:	tstls	r4, #32, 2
   25784:	svc	0x0012f7dd
   25788:			; <UNDEFINED> instruction: 0x462e9b14
   2578c:	strbmi	r9, [r9], -r8, lsl #20
   25790:	bcs	4a3b8 <__assert_fail@plt+0x46b80>
   25794:	strhi	pc, [sl]
   25798:			; <UNDEFINED> instruction: 0x46224630
   2579c:	mrc2	7, 1, pc, cr8, cr15, {7}
   257a0:	strtmi	r9, [r6], #-2824	; 0xfffff4f8
   257a4:	ssat	r4, #23, fp, lsl #9
   257a8:	svceq	0x004ff1b9
   257ac:	movwcs	sp, #196	; 0xc4
   257b0:	bge	90a40c <__assert_fail@plt+0x906bd4>
   257b4:	msrpl	CPSR_, #536870916	; 0x20000004
   257b8:	addeq	pc, lr, sp, lsl #2
   257bc:			; <UNDEFINED> instruction: 0x801346d0
   257c0:	svceq	0x0000f1b9
   257c4:	strhi	pc, [r0, -r0, asr #32]
   257c8:	vst4.8	{d23-d26}, [pc], r4
   257cc:	strcs	r6, [r0], #-384	; 0xfffffe80
   257d0:	subvc	r9, r4, sl, lsl #22
   257d4:			; <UNDEFINED> instruction: 0xf7dda825
   257d8:	stmdacs	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
   257dc:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {1}
   257e0:	b	96d0f8 <__assert_fail@plt+0x9698c0>
   257e4:	bls	202780 <__assert_fail@plt+0x1fef48>
   257e8:	ssatmi	r4, #3, ip, lsl #5
   257ec:	andeq	lr, fp, #165888	; 0x28800
   257f0:			; <UNDEFINED> instruction: 0x469abf38
   257f4:			; <UNDEFINED> instruction: 0xf67f4552
   257f8:			; <UNDEFINED> instruction: 0xb32eaea1
   257fc:	svclt	0x002c429c
   25800:	movwcs	r2, #4864	; 0x1300
   25804:	svceq	0x0000f1b9
   25808:	movwcs	fp, #3864	; 0xf18
   2580c:	svccs	0x002bb16b
   25810:	svccs	0x0030bf18
   25814:	andeq	lr, r4, #168960	; 0x29400
   25818:	movweq	lr, #11014	; 0x2b06
   2581c:	svclt	0x000c4630
   25820:			; <UNDEFINED> instruction: 0x21202130
   25824:			; <UNDEFINED> instruction: 0xf7dd461e
   25828:	blls	5a1338 <__assert_fail@plt+0x59db00>
   2582c:			; <UNDEFINED> instruction: 0xf0402b00
   25830:	blls	246d60 <__assert_fail@plt+0x243528>
   25834:	orrseq	pc, r5, sp, lsl #2
   25838:	ldrtmi	r4, [r0], -r2, lsr #12
   2583c:			; <UNDEFINED> instruction: 0xf0002b00
   25840:			; <UNDEFINED> instruction: 0xf7ff853d
   25844:	strtmi	pc, [r6], #-3557	; 0xfffff21b
   25848:			; <UNDEFINED> instruction: 0xe66444d3
   2584c:	svceq	0x0045f1b9
   25850:	svcge	0x0072f43f
   25854:	ldmibvs	r1, {r1, r3, r9, fp, ip, pc}
   25858:			; <UNDEFINED> instruction: 0xf8d269d3
   2585c:	tstls	r4, r4, lsl r0
   25860:	stmdbls	lr, {r1, r3, r4, r6, r9, fp, ip}
   25864:	adcsvc	pc, pc, #8388608	; 0x800000
   25868:	svceq	0x0000f1b8
   2586c:			; <UNDEFINED> instruction: 0x1c02fb81
   25870:	mvnvc	lr, pc, asr #20
   25874:			; <UNDEFINED> instruction: 0xf44fbfb4
   25878:			; <UNDEFINED> instruction: 0xf06f7096
   2587c:	ldrmi	r0, [r4], #99	; 0x63
   25880:	bl	ff076988 <__assert_fail@plt+0xff073150>
   25884:	bl	ff065f3c <__assert_fail@plt+0xff062704>
   25888:	bne	1465f94 <__assert_fail@plt+0x146275c>
   2588c:	tstcc	r3, r9, asr sl
   25890:	ldrbhi	pc, [r6, #256]	; 0x100	; <UNPREDICTABLE>
   25894:	svclt	0x00180782
   25898:	rsbne	pc, sp, #64, 4
   2589c:	bls	499cfc <__assert_fail@plt+0x4964c4>
   258a0:	bls	4b72f8 <__assert_fail@plt+0x4b3ac0>
   258a4:	andcs	pc, r0, ip, lsl #22
   258a8:	bl	feccc0fc <__assert_fail@plt+0xfecc88c4>
   258ac:	svclt	0x00380fb0
   258b0:	adcsvc	pc, r7, #1325400064	; 0x4f000000
   258b4:	vcgt.s8	d29, d13, d10
   258b8:	vsubl.s8	<illegal reg q11.5>, d0, d10
   258bc:	bl	feca6350 <__assert_fail@plt+0xfeca2b18>
   258c0:	vrecps.f32	d17, d0, d16
   258c4:	svclt	0x0028126d
   258c8:	adcsvc	pc, r7, #1325400064	; 0x4f000000
   258cc:	blls	52c33c <__assert_fail@plt+0x528b04>
   258d0:	bne	ff50b910 <__assert_fail@plt+0xff5080d8>
   258d4:			; <UNDEFINED> instruction: 0x73bff503
   258d8:			; <UNDEFINED> instruction: 0x0c03fb80
   258dc:	ldrmi	r1, [ip], #2008	; 0x7d8
   258e0:	adceq	lr, ip, r0, asr #23
   258e4:	sbceq	lr, r0, r0, asr #23
   258e8:	bne	ff4ec15c <__assert_fail@plt+0xff4e8924>
   258ec:	blcs	32500 <__assert_fail@plt+0x2ecc8>
   258f0:			; <UNDEFINED> instruction: 0x2000bfb2
   258f4:	ldrmi	r2, [r9], -r1
   258f8:			; <UNDEFINED> instruction: 0xf0002c47
   258fc:	stclcs	6, cr8, [r7], #-44	; 0xffffffd4
   25900:	ldrbhi	pc, [ip, #64]!	; 0x40	; <UNPREDICTABLE>
   25904:	cmncs	r4, pc, lsl #22
   25908:	movwcs	pc, #35715	; 0x8b83	; <UNPREDICTABLE>
   2590c:	rscvc	lr, r8, #323584	; 0x4f000
   25910:	rsbne	lr, r3, #198656	; 0x30800
   25914:	blx	8c55a <__assert_fail@plt+0x88d22>
   25918:	strmi	r8, [r2], #-530	; 0xfffffdee
   2591c:			; <UNDEFINED> instruction: 0x3c02fb83
   25920:	bl	ff0eb874 <__assert_fail@plt+0xff0e803c>
   25924:	blx	6a6de <__assert_fail@plt+0x66ea6>
   25928:	blcs	2e57c <__assert_fail@plt+0x2ad44>
   2592c:	strhi	pc, [lr], #704	; 0x2c0
   25930:			; <UNDEFINED> instruction: 0xf0402f00
   25934:			; <UNDEFINED> instruction: 0xf8dd8497
   25938:	bcs	aeec50 <__assert_fail@plt+0xaeb418>
   2593c:	strthi	pc, [r9], -r0
   25940:	mrscs	r2, R10_usr
   25944:	andsls	r9, r5, #1610612737	; 0x60000001
   25948:			; <UNDEFINED> instruction: 0xf8dd2201
   2594c:	tstls	r4, r4, asr #9
   25950:			; <UNDEFINED> instruction: 0xf1b9e1c1
   25954:			; <UNDEFINED> instruction: 0xf47f0f00
   25958:	blls	25151c <__assert_fail@plt+0x24dce4>
   2595c:	svceq	0x0000f1b8
   25960:			; <UNDEFINED> instruction: 0xf04faa23
   25964:	svclt	0x00180100
   25968:			; <UNDEFINED> instruction: 0xf10d4643
   2596c:	movwls	r0, #32910	; 0x808e
   25970:	vmin.s8	q10, q9, q0
   25974:	strmi	r5, [r9], r0, lsr #6
   25978:	andshi	r9, r3, r5, lsl r1
   2597c:			; <UNDEFINED> instruction: 0xf1b8e724
   25980:	blls	229588 <__assert_fail@plt+0x225d50>
   25984:			; <UNDEFINED> instruction: 0x4643bf18
   25988:	svceq	0x0045f1b9
   2598c:			; <UNDEFINED> instruction: 0xf47f9308
   25990:	ldrb	sl, [r1], lr, lsl #30
   25994:	svceq	0x0045f1b9
   25998:	ldrhi	pc, [r5, #-0]
   2599c:	svceq	0x004ff1b9
   259a0:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   259a4:			; <UNDEFINED> instruction: 0xf64f9b0a
   259a8:			; <UNDEFINED> instruction: 0xf6cf0294
   259ac:	ldmdbvs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
   259b0:	vqsub.s8	d4, d19, d3
   259b4:	svclt	0x00b4736c
   259b8:	andcs	r2, r0, #268435456	; 0x10000000
   259bc:	svclt	0x00ac9215
   259c0:	andcs	r2, r0, #268435456	; 0x10000000
   259c4:			; <UNDEFINED> instruction: 0xf0402f00
   259c8:			; <UNDEFINED> instruction: 0xf8dd8534
   259cc:	stmdbcs	fp!, {r2, r6, r7, sl, ip}
   259d0:	ldrbthi	pc, [ip], #0	; <UNPREDICTABLE>
   259d4:			; <UNDEFINED> instruction: 0x97164639
   259d8:	strbvc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
   259dc:	andsls	r2, r4, #4, 4	; 0x40000000
   259e0:	tstlt	r2, r5, lsl sl
   259e4:			; <UNDEFINED> instruction: 0xf10d425b
   259e8:			; <UNDEFINED> instruction: 0xf64c02a2
   259ec:			; <UNDEFINED> instruction: 0xf04f4ecd
   259f0:			; <UNDEFINED> instruction: 0xf6cc093a
   259f4:	ldrmi	r4, [r4], -ip, asr #29
   259f8:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   259fc:	and	r9, r0, r7, lsl r2
   25a00:	bfieq	r4, r3, (invalid: 12:10)
   25a04:	ldfccp	f7, [pc], #16	; 25a1c <__assert_fail@plt+0x221e4>
   25a08:			; <UNDEFINED> instruction: 0xf804bf47
   25a0c:	stccc	12, cr9, [r2], {1}
   25a10:	strtmi	r4, [r4], r2, ror #12
   25a14:	ssaxmi	fp, r4, r8
   25a18:	blx	feba9b46 <__assert_fail@plt+0xfeba630e>
   25a1c:	svclt	0x00140203
   25a20:	andcs	r2, r0, r1
   25a24:	svclt	0x00882b09
   25a28:	andeq	pc, r1, r0, asr #32
   25a2c:	blx	227d7e <__assert_fail@plt+0x224546>
   25a30:	teqcc	r0, #1207959552	; 0x48000000
   25a34:	stccc	8, cr15, [r1], {12}
   25a38:	mvnle	r2, r0, lsl #16
   25a3c:	adcmi	r9, fp, #20, 22	; 0x5000
   25a40:			; <UNDEFINED> instruction: 0x462bbfb8
   25a44:	blls	58a69c <__assert_fail@plt+0x586e64>
   25a48:			; <UNDEFINED> instruction: 0xf0402b00
   25a4c:	blls	5c6ac4 <__assert_fail@plt+0x5c328c>
   25a50:			; <UNDEFINED> instruction: 0xf0002b00
   25a54:	svccs	0x002d82b5
   25a58:	ldrthi	pc, [lr], #-0	; <UNPREDICTABLE>
   25a5c:	tstls	r5, #-1409286144	; 0xac000000
   25a60:	ldmdbls	r4, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
   25a64:	bls	1ec6d8 <__assert_fail@plt+0x1e8ea0>
   25a68:	stmdaeq	r3, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
   25a6c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   25a70:	andeq	lr, fp, #165888	; 0x28800
   25a74:	svceq	0x0000f1b8
   25a78:	ldrbhi	pc, [r5], #-832	; 0xfffffcc0	; <UNPREDICTABLE>
   25a7c:			; <UNDEFINED> instruction: 0xf0002f5f
   25a80:	ldmdals	r4, {r1, r7, sl, pc}
   25a84:			; <UNDEFINED> instruction: 0xf4bf4290
   25a88:	blls	590ff4 <__assert_fail@plt+0x58d7bc>
   25a8c:			; <UNDEFINED> instruction: 0xf0002b00
   25a90:	b	986cec <__assert_fail@plt+0x9834b4>
   25a94:	blcs	82a30 <__assert_fail@plt+0x7f1f8>
   25a98:	svclt	0x00384619
   25a9c:	addsmi	r2, r1, #1073741824	; 0x40000000
   25aa0:	cfstrdge	mvd15, [ip, #-764]	; 0xfffffd04
   25aa4:	mvnslt	r4, fp, lsl #9
   25aa8:	svclt	0x00942b01
   25aac:	movwcs	r2, #4864	; 0x1300
   25ab0:	svclt	0x00182800
   25ab4:	cmnlt	fp, r0, lsl #6
   25ab8:	svclt	0x00182f2b
   25abc:			; <UNDEFINED> instruction: 0xf1052f30
   25ac0:	bl	1b26c4 <__assert_fail@plt+0x1aee8c>
   25ac4:	ldrtmi	r0, [r0], -r2, lsl #6
   25ac8:	teqcs	r0, ip, lsl #30
   25acc:	ldrmi	r2, [lr], -r0, lsr #2
   25ad0:	stcl	7, cr15, [ip, #-884]!	; 0xfffffc8c
   25ad4:			; <UNDEFINED> instruction: 0xf8069b15
   25ad8:	ldrtmi	r3, [r0], -r1, lsl #22
   25adc:	teqcs	r0, r2, asr #12
   25ae0:			; <UNDEFINED> instruction: 0xf7dd4446
   25ae4:	blls	62107c <__assert_fail@plt+0x61d844>
   25ae8:	bls	1f6dfc <__assert_fail@plt+0x1f35c4>
   25aec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25af0:			; <UNDEFINED> instruction: 0x46d01b1b
   25af4:	andeq	lr, fp, #165888	; 0x28800
   25af8:	strbmi	r4, [fp, #-1613]	; 0xfffff9b3
   25afc:	svclt	0x0038469a
   25b00:	ldrmi	r4, [r2, #1738]	; 0x6ca
   25b04:	cfldrsge	mvf15, [sl, #-764]	; 0xfffffd04
   25b08:			; <UNDEFINED> instruction: 0xf43f2e00
   25b0c:	strbmi	sl, [fp, #-3741]	; 0xfffff163
   25b10:	svclt	0x002c9a14
   25b14:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25b18:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25b1c:	svclt	0x000c2a00
   25b20:	andcs	r4, r0, #77594624	; 0x4a00000
   25b24:	svccs	0x002bb17a
   25b28:	svccs	0x0030bf18
   25b2c:	andeq	lr, r3, #168960	; 0x29400
   25b30:	bl	1b73f8 <__assert_fail@plt+0x1b3bc0>
   25b34:	svclt	0x000c0502
   25b38:			; <UNDEFINED> instruction: 0x21202130
   25b3c:			; <UNDEFINED> instruction: 0xf7dd9314
   25b40:	blls	561020 <__assert_fail@plt+0x55d7e8>
   25b44:	bls	237404 <__assert_fail@plt+0x233bcc>
   25b48:	bcs	373d4 <__assert_fail@plt+0x33b9c>
   25b4c:			; <UNDEFINED> instruction: 0x83a3f000
   25b50:			; <UNDEFINED> instruction: 0x4630461a
   25b54:			; <UNDEFINED> instruction: 0xf7ff9308
   25b58:	blls	264ccc <__assert_fail@plt+0x261494>
   25b5c:	ldrbmi	r4, [r3], #1054	; 0x41e
   25b60:	blls	25eecc <__assert_fail@plt+0x25b694>
   25b64:	svceq	0x0000f1b8
   25b68:	svclt	0x0018980b
   25b6c:	movwls	r2, #33536	; 0x8300
   25b70:	ldcl	7, cr15, [r4], {221}	; 0xdd
   25b74:	rscvc	lr, r5, #151552	; 0x25000
   25b78:	bl	fe90c79c <__assert_fail@plt+0xfe908f64>
   25b7c:	addsmi	r0, r0, #738197504	; 0x2c000000
   25b80:	strmi	r4, [r4], -r1, lsl #13
   25b84:			; <UNDEFINED> instruction: 0x4691bf38
   25b88:			; <UNDEFINED> instruction: 0xf67f454b
   25b8c:	ldrdlt	sl, [r6, #199]!	; 0xc7
   25b90:	andle	r4, ip, #144, 4
   25b94:	svccs	0x002b1a2a
   25b98:	svccs	0x0030bf18
   25b9c:	movweq	lr, #11014	; 0x2b06
   25ba0:	svclt	0x000c4630
   25ba4:			; <UNDEFINED> instruction: 0x21202130
   25ba8:			; <UNDEFINED> instruction: 0xf7dd461e
   25bac:			; <UNDEFINED> instruction: 0xf1b8ed00
   25bb0:			; <UNDEFINED> instruction: 0xf0400f00
   25bb4:	blls	246f18 <__assert_fail@plt+0x2436e0>
   25bb8:	stmdbls	fp, {r1, r5, r9, sl, lr}
   25bbc:	blcs	37484 <__assert_fail@plt+0x33c4c>
   25bc0:	strbhi	pc, [ip], #0	; <UNPREDICTABLE>
   25bc4:	stc2	7, cr15, [r4], #-1020	; 0xfffffc04
   25bc8:	strbmi	r4, [fp], #1062	; 0x426
   25bcc:	strt	r4, [r2], #1744	; 0x6d0
   25bd0:	svceq	0x0045f1b9
   25bd4:	cfldrsge	mvf15, [r0, #252]!	; 0xfc
   25bd8:			; <UNDEFINED> instruction: 0xf0401c68
   25bdc:			; <UNDEFINED> instruction: 0xf8dd8463
   25be0:	strcs	r2, [r9, #-1236]	; 0xfffffb2c
   25be4:			; <UNDEFINED> instruction: 0x46139514
   25be8:	andsls	r0, r5, #840	; 0x348
   25bec:	svceq	0x00d243da
   25bf0:	tstls	r6, r0, lsl #2
   25bf4:	svceq	0x004ff1b9
   25bf8:	andcs	fp, r0, #20, 30	; 0x50
   25bfc:	andeq	pc, r1, #2
   25c00:			; <UNDEFINED> instruction: 0xf43f2a00
   25c04:	bge	9117c0 <__assert_fail@plt+0x90df88>
   25c08:	msrpl	CPSR_, #536870916	; 0x20000004
   25c0c:	tstls	r5, r0, lsl #2
   25c10:			; <UNDEFINED> instruction: 0xf8828013
   25c14:			; <UNDEFINED> instruction: 0xf10d9002
   25c18:			; <UNDEFINED> instruction: 0xf8dd008f
   25c1c:			; <UNDEFINED> instruction: 0x46d09050
   25c20:			; <UNDEFINED> instruction: 0xf1b9e5d2
   25c24:			; <UNDEFINED> instruction: 0xf43f0f45
   25c28:	blls	2d124c <__assert_fail@plt+0x2cda14>
   25c2c:	movwcs	r6, #10266	; 0x281a
   25c30:	bfi	r9, r4, #6, #19
   25c34:	svceq	0x0045f1b9
   25c38:	cfldrdge	mvd15, [lr, #-252]!	; 0xffffff04
   25c3c:	bls	1ae84c <__assert_fail@plt+0x1ab014>
   25c40:	bfi	r9, r4, #6, #11
   25c44:	svceq	0x0045f1b9
   25c48:	cfldrdge	mvd15, [r6, #-252]!	; 0xffffff04
   25c4c:	ldmdavs	sl, {r1, r3, r8, r9, fp, ip, pc}^
   25c50:	tstls	r4, #134217728	; 0x8000000
   25c54:			; <UNDEFINED> instruction: 0xf1b9e7c7
   25c58:			; <UNDEFINED> instruction: 0xf43f0f45
   25c5c:	movwcs	sl, #3437	; 0xd6d
   25c60:	blls	24a8bc <__assert_fail@plt+0x247084>
   25c64:	svceq	0x0000f1b8
   25c68:			; <UNDEFINED> instruction: 0x4643bf18
   25c6c:	str	r9, [r0, #776]!	; 0x308
   25c70:	svceq	0x0045f1b9
   25c74:			; <UNDEFINED> instruction: 0x83a7f000
   25c78:	rsbcs	r9, r4, sl, lsl #22
   25c7c:	ldceq	6, cr15, [r4], {79}	; 0x4f
   25c80:	ldclvc	6, cr15, [pc], #828	; 25fc4 <__assert_fail@plt+0x2278c>
   25c84:	blls	4001f4 <__assert_fail@plt+0x3fc9bc>
   25c88:	movwne	pc, #11139	; 0x2b83	; <UNPREDICTABLE>
   25c8c:	bl	ff06bbd8 <__assert_fail@plt+0xff0683a0>
   25c90:			; <UNDEFINED> instruction: 0xf1011163
   25c94:	blx	268ea <__assert_fail@plt+0x230b2>
   25c98:	blcs	2e0e4 <__assert_fail@plt+0x2a8ac>
   25c9c:	ldrdcs	fp, [r0], -r4
   25ca0:	strbmi	r2, [r2, #-1]!
   25ca4:	bicsvc	lr, r1, r0, lsl #20
   25ca8:	andcs	fp, r1, #180, 30	; 0x2d0
   25cac:	bl	fe8ee4b4 <__assert_fail@plt+0xfe8eac7c>
   25cb0:	andsls	r0, r5, #67108864	; 0x4000000
   25cb4:	andcs	fp, r1, #172, 30	; 0x2b0
   25cb8:	svccs	0x00002200
   25cbc:	ldrhi	pc, [r6], #-64	; 0xffffffc0
   25cc0:	strbne	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
   25cc4:			; <UNDEFINED> instruction: 0xf000292b
   25cc8:			; <UNDEFINED> instruction: 0xf8dd8469
   25ccc:	smlabtcs	r0, r4, r4, r7
   25cd0:	tstcs	r2, r6, lsl r1
   25cd4:	tstcs	r0, r4, lsl r1
   25cd8:			; <UNDEFINED> instruction: 0xf1b9e78c
   25cdc:			; <UNDEFINED> instruction: 0xf47f0f00
   25ce0:			; <UNDEFINED> instruction: 0xf8dfad2b
   25ce4:			; <UNDEFINED> instruction: 0xf04f9314
   25ce8:	tstls	r4, #-67108861	; 0xfc000003
   25cec:	cfstrsls	mvf4, [r7], {249}	; 0xf9
   25cf0:	ldrbcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
   25cf4:	bl	fe94c52c <__assert_fail@plt+0xfe948cf4>
   25cf8:	stmdbls	sp, {r0, r1, r3, fp}
   25cfc:	stcls	8, cr9, [r8], {20}
   25d00:	andls	r9, r4, #335544320	; 0x14000000
   25d04:	blls	2b7634 <__assert_fail@plt+0x2b3dfc>
   25d08:			; <UNDEFINED> instruction: 0xf04f9103
   25d0c:	strdls	r3, [r2], -pc	; <UNPREDICTABLE>
   25d10:	strls	r2, [r0], #-0
   25d14:			; <UNDEFINED> instruction: 0xf7ff9701
   25d18:	b	9a4b64 <__assert_fail@plt+0x9a132c>
   25d1c:	addsmi	r7, r8, #-1811939325	; 0x94000003
   25d20:	strmi	r4, [r4], -r2, lsl #12
   25d24:	sasxmi	fp, sl, r8
   25d28:	andsls	r4, r5, #144, 10	; 0x24000000
   25d2c:	stcge	6, cr15, [r6], {127}	; 0x7f
   25d30:	addsmi	fp, r8, #939524096	; 0x38000000
   25d34:	bne	ada56c <__assert_fail@plt+0xad6d34>
   25d38:	svclt	0x00182f2b
   25d3c:	bl	1b1a04 <__assert_fail@plt+0x1ae1cc>
   25d40:	ldrtmi	r0, [r0], -r2, lsl #6
   25d44:	teqcs	r0, ip, lsl #30
   25d48:	ldrmi	r2, [lr], -r0, lsr #2
   25d4c:	stc	7, cr15, [lr], #-884	; 0xfffffc8c
   25d50:	ldrbcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
   25d54:	ldmdals	r4, {r1, r3, r6, r9, sl, lr}
   25d58:	strls	r4, [r1, -r1, asr #12]
   25d5c:	blls	34a978 <__assert_fail@plt+0x347140>
   25d60:	ldrtmi	r9, [r0], -r2
   25d64:	cfstrsls	mvf4, [r8], {38}	; 0x26
   25d68:	blls	38a980 <__assert_fail@plt+0x387148>
   25d6c:	movwls	r9, #13312	; 0x3400
   25d70:			; <UNDEFINED> instruction: 0xf7ff9b0a
   25d74:	blls	5a4b08 <__assert_fail@plt+0x5a12d0>
   25d78:			; <UNDEFINED> instruction: 0x46d0449b
   25d7c:	bllt	ff323d80 <__assert_fail@plt+0xff320548>
   25d80:	svceq	0x0000f1b9
   25d84:	cfldrdge	mvd15, [r8], {127}	; 0x7f
   25d88:	svccs	0x00000feb
   25d8c:	movwcs	fp, #3864	; 0xf18
   25d90:			; <UNDEFINED> instruction: 0xf0402b00
   25d94:			; <UNDEFINED> instruction: 0xf8df839d
   25d98:	svcne	0x00ab9264
   25d9c:	b	8f7188 <__assert_fail@plt+0x8f3950>
   25da0:	tstls	r4, #-1946157053	; 0x8c000003
   25da4:	b	99fc38 <__assert_fail@plt+0x99c400>
   25da8:	blls	203144 <__assert_fail@plt+0x1ff90c>
   25dac:	bl	fe8f0db8 <__assert_fail@plt+0xfe8ed580>
   25db0:	svclt	0x0038030b
   25db4:	adcmi	r2, r3, #16777216	; 0x1000000
   25db8:	blge	ff0637bc <__assert_fail@plt+0xff05ff84>
   25dbc:			; <UNDEFINED> instruction: 0xf43f2e00
   25dc0:	vstrcs	d10, [r1, #-672]	; 0xfffffd60
   25dc4:	svccs	0x002bdd0d
   25dc8:	svccs	0x0030bf18
   25dcc:	rscscc	pc, pc, #1073741825	; 0x40000001
   25dd0:	movweq	lr, #11014	; 0x2b06
   25dd4:	svclt	0x000c4630
   25dd8:			; <UNDEFINED> instruction: 0x21202130
   25ddc:			; <UNDEFINED> instruction: 0xf7dd461e
   25de0:	movwcs	lr, #39910	; 0x9be6
   25de4:	blcc	a3e04 <__assert_fail@plt+0xa05cc>
   25de8:	bllt	fe523dec <__assert_fail@plt+0xfe5205b4>
   25dec:	svceq	0x0045f1b9
   25df0:	cfstrsge	mvf15, [r2], #252	; 0xfc
   25df4:	ldmvs	sl, {r1, r3, r8, r9, fp, ip, pc}
   25df8:	tstls	r4, #134217728	; 0x8000000
   25dfc:			; <UNDEFINED> instruction: 0xf1b9e6f3
   25e00:			; <UNDEFINED> instruction: 0xf43f0f45
   25e04:	blls	2d1070 <__assert_fail@plt+0x2cd838>
   25e08:	movwcs	r6, #10458	; 0x28da
   25e0c:	usat	r9, #10, r4, lsl #6
   25e10:	svceq	0x0045f1b9
   25e14:	cfldrsge	mvf15, [r0], {63}	; 0x3f
   25e18:	ldmvs	sl, {r1, r3, r8, r9, fp, ip, pc}^
   25e1c:	tstls	r4, #134217728	; 0x8000000
   25e20:			; <UNDEFINED> instruction: 0xf47f2f00
   25e24:	ldrbcs	sl, [pc, -r0, ror #29]
   25e28:			; <UNDEFINED> instruction: 0xf1b9e6dd
   25e2c:			; <UNDEFINED> instruction: 0xf43f0f45
   25e30:	blls	2d1044 <__assert_fail@plt+0x2cd80c>
   25e34:	tstcs	r0, r3, lsl #4
   25e38:	ldmibvs	fp, {r1, r2, r4, r8, ip, pc}^
   25e3c:	andsls	r1, r4, #88, 24	; 0x5800
   25e40:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   25e44:	andcs	fp, r1, #180, 30	; 0x2d0
   25e48:	andsls	r4, r5, #10485760	; 0xa00000
   25e4c:	andcs	fp, r1, #172, 30	; 0x2b0
   25e50:	strb	r4, [pc], sl, lsl #12
   25e54:	svceq	0x0045f1b9
   25e58:	cfstrdge	mvd15, [lr], #-252	; 0xffffff04
   25e5c:	ldmvs	sl, {r1, r3, r8, r9, fp, ip, pc}
   25e60:			; <UNDEFINED> instruction: 0xf1b9e7dc
   25e64:			; <UNDEFINED> instruction: 0xf43f0f45
   25e68:	bls	1d100c <__assert_fail@plt+0x1cd7d4>
   25e6c:			; <UNDEFINED> instruction: 0xf1b9e7d6
   25e70:			; <UNDEFINED> instruction: 0xf43f0f45
   25e74:	blls	2d1000 <__assert_fail@plt+0x2cd7c8>
   25e78:	andcs	r2, r2, #0, 2
   25e7c:	ldmdbvs	fp, {r1, r2, r4, r8, ip, pc}
   25e80:	b	99fdf8 <__assert_fail@plt+0x99c5c0>
   25e84:	blls	203220 <__assert_fail@plt+0x1ff9e8>
   25e88:	bl	fe8f0e94 <__assert_fail@plt+0xfe8ed65c>
   25e8c:	svclt	0x0038030b
   25e90:	adcmi	r2, r3, #16777216	; 0x1000000
   25e94:	blge	14e3898 <__assert_fail@plt+0x14e0060>
   25e98:			; <UNDEFINED> instruction: 0xf43f2e00
   25e9c:	vstrcs	d10, [r1, #-232]	; 0xffffff18
   25ea0:	svccs	0x002bdd0d
   25ea4:	svccs	0x0030bf18
   25ea8:	rscscc	pc, pc, #1073741825	; 0x40000001
   25eac:	movweq	lr, #11014	; 0x2b06
   25eb0:	svclt	0x000c4630
   25eb4:			; <UNDEFINED> instruction: 0x21202130
   25eb8:			; <UNDEFINED> instruction: 0xf7dd461e
   25ebc:	movwcs	lr, #43896	; 0xab78
   25ec0:	blcc	a3ee0 <__assert_fail@plt+0xa06a8>
   25ec4:	bllt	9a3ec8 <__assert_fail@plt+0x9a0690>
   25ec8:	stccc	8, cr15, [r1], {26}
   25ecc:	ldmibcc	pc!, {r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   25ed0:	blcs	98c6f4 <__assert_fail@plt+0x988ebc>
   25ed4:	smlatbeq	fp, r2, fp, lr
   25ed8:	rscvc	lr, r5, #151552	; 0x25000
   25edc:	cfstrsge	mvf15, [fp], #-508	; 0xfffffe04
   25ee0:	ldrmi	r2, [r3], -r1, lsl #20
   25ee4:			; <UNDEFINED> instruction: 0xf04f46c8
   25ee8:	svclt	0x00380401
   25eec:	ldrt	r2, [r7], #-769	; 0xfffffcff
   25ef0:	rscvc	lr, r5, #151552	; 0x25000
   25ef4:	bcs	8cb18 <__assert_fail@plt+0x892e0>
   25ef8:	smlatbeq	fp, r3, fp, lr
   25efc:	svclt	0x00384613
   25f00:			; <UNDEFINED> instruction: 0xf1b92301
   25f04:			; <UNDEFINED> instruction: 0xf0400f00
   25f08:	addsmi	r8, r9, #-67108864	; 0xfc000000
   25f0c:	blge	5e3910 <__assert_fail@plt+0x5e00d8>
   25f10:			; <UNDEFINED> instruction: 0xf43f2e00
   25f14:	stccs	15, cr10, [r1, #-196]	; 0xffffff3c
   25f18:	svccs	0x002bdd11
   25f1c:	svccs	0x0030bf18
   25f20:	rscscc	pc, pc, #1073741825	; 0x40000001
   25f24:	streq	lr, [r2], #-2822	; 0xfffff4fa
   25f28:	svclt	0x000c4630
   25f2c:			; <UNDEFINED> instruction: 0x21202130
   25f30:	strtmi	r9, [r6], -r8, lsl #6
   25f34:	bl	ee3eb0 <__assert_fail@plt+0xee0678>
   25f38:	mulmi	r0, sl, r8
   25f3c:			; <UNDEFINED> instruction: 0xf8069b08
   25f40:	ldr	r4, [r9, -r1, lsl #22]
   25f44:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
   25f48:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   25f4c:	strteq	pc, [r2], #269	; 0x10d
   25f50:			; <UNDEFINED> instruction: 0x46c49417
   25f54:			; <UNDEFINED> instruction: 0x000fe8be
   25f58:	andeq	lr, pc, ip, lsr #17
   25f5c:			; <UNDEFINED> instruction: 0x000fe8be
   25f60:	andeq	lr, pc, ip, lsr #17
   25f64:	muleq	r7, lr, r8
   25f68:	andeq	lr, r7, ip, lsl #17
   25f6c:	stmdals	ip, {r0, r6, r9, sl, lr}
   25f70:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25f74:	mrc2	7, 2, pc, cr8, cr14, {7}
   25f78:	cdpvs	2, 6, cr15, cr7, cr6, {2}
   25f7c:	cdpvs	2, 6, cr15, cr6, cr6, {6}
   25f80:	blx	fe3b7792 <__assert_fail@plt+0xfe3b3f5a>
   25f84:	b	13f2394 <__assert_fail@plt+0x13eeb5c>
   25f88:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, ip, sp, lr}
   25f8c:			; <UNDEFINED> instruction: 0x01a1ea4f
   25f90:	movweq	lr, #52129	; 0xcba1
   25f94:	tstcs	r3, #8, 22	; 0x2000	; <UNPREDICTABLE>
   25f98:	andeq	lr, ip, #164864	; 0x28400
   25f9c:	svclt	0x00b4b2db
   25fa0:	teqeq	r0, #-1073741776	; 0xc0000030	; <UNPREDICTABLE>
   25fa4:	sbcslt	r3, fp, #48, 6	; 0xc0000000
   25fa8:	stccc	8, cr15, [r1, #-16]
   25fac:	mvnle	r2, r0, lsl #20
   25fb0:	strtmi	r2, [fp], -r1, lsl #26
   25fb4:	movwcs	fp, #8120	; 0x1fb8
   25fb8:	tstls	r4, #0, 16
   25fbc:	msrhi	(UNDEF: 99), r0
   25fc0:	svccs	0x002d9b17
   25fc4:	bl	fe90c7e8 <__assert_fail@plt+0xfe908fb0>
   25fc8:	bl	fe8a6be0 <__assert_fail@plt+0xfe8a33a8>
   25fcc:	andle	r0, r6, fp, lsl #4
   25fd0:	bl	fe88c428 <__assert_fail@plt+0xfe888bf0>
   25fd4:			; <UNDEFINED> instruction: 0xf1b80803
   25fd8:	vpmax.f32	d0, d0, d0
   25fdc:	b	986ad0 <__assert_fail@plt+0x983298>
   25fe0:	ldrbmi	r7, [r0], r5, ror #19
   25fe4:	svclt	0x0000e589
   25fe8:	andeq	r9, r1, sl, lsr r8
   25fec:			; <UNDEFINED> instruction: 0x000002b4
   25ff0:	andeq	r9, r1, r8, asr #14
   25ff4:			; <UNDEFINED> instruction: 0x00005bbe
   25ff8:	muleq	r0, ip, r4
   25ffc:	strdeq	r7, [r0], -r8
   26000:	svceq	0x0045f1b9
   26004:	bicshi	pc, pc, r0
   26008:	cmncs	r4, sl, lsl #22
   2600c:	blls	40057c <__assert_fail@plt+0x3fcd44>
   26010:	andcc	pc, r2, r3, lsl #23
   26014:	bl	ff0ebf68 <__assert_fail@plt+0xff0e8730>
   26018:	blx	6ada2 <__assert_fail@plt+0x6756a>
   2601c:	blcs	2ec70 <__assert_fail@plt+0x2b438>
   26020:	stcge	6, cr15, [r6], {191}	; 0xbf
   26024:	orrseq	pc, r4, pc, asr #12
   26028:	mvnsvc	pc, pc, asr #13
   2602c:	svclt	0x00b8428a
   26030:			; <UNDEFINED> instruction: 0xf6ff425b
   26034:	cmncc	r4, #32000	; 0x7d00
   26038:			; <UNDEFINED> instruction: 0xf1b9e47a
   2603c:			; <UNDEFINED> instruction: 0xf43f0f45
   26040:	bls	2d0e34 <__assert_fail@plt+0x2cd5fc>
   26044:	tstls	r4, r2, lsl #2
   26048:	ldmibvs	r2, {r0, r1, r4, r6, r7, r8, fp, sp, lr}
   2604c:	bls	3acac0 <__assert_fail@plt+0x3a9288>
   26050:	blx	fe0b2c76 <__assert_fail@plt+0xfe0af43e>
   26054:	ldrbne	r2, [sl, r3, lsl #2]
   26058:	bl	ff0b708c <__assert_fail@plt+0xff0b3854>
   2605c:	strb	r0, [r2, #675]	; 0x2a3
   26060:	svceq	0x0045f1b9
   26064:	blge	1a63168 <__assert_fail@plt+0x1a5f930>
   26068:	ldmibvs	sl, {r1, r3, r8, r9, fp, ip, pc}
   2606c:	tstls	r4, #67108864	; 0x4000000
   26070:	blls	2df75c <__assert_fail@plt+0x2dbf24>
   26074:	svceq	0x004ff1b9
   26078:	svclt	0x0004691a
   2607c:	tstls	r4, #67108864	; 0x4000000
   26080:	cfstrdge	mvd15, [r1, #252]	; 0xfc
   26084:	tstcs	r0, fp, lsl #6
   26088:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   2608c:	andcs	r9, r1, #-2147483643	; 0x80000005
   26090:	andsls	r9, r4, #1073741829	; 0x40000005
   26094:	ldrmi	r1, [r3], #-347	; 0xfffffea5
   26098:	blls	2df334 <__assert_fail@plt+0x2dbafc>
   2609c:	andsls	r2, r4, #268435456	; 0x10000000
   260a0:	ldmibvs	fp, {r1, r2, r3, r9, fp, ip, pc}
   260a4:	blx	fe0b2cc6 <__assert_fail@plt+0xfe0af48e>
   260a8:	ldrbne	r2, [sl, r3, lsl #2]
   260ac:	bl	ff0b7118 <__assert_fail@plt+0xff0b38e0>
   260b0:	bl	ff0a6b3c <__assert_fail@plt+0xff0a3304>
   260b4:	bne	fe6e6bc4 <__assert_fail@plt+0xfe6e338c>
   260b8:	ldr	r1, [r4, #3162]	; 0xc5a
   260bc:	svceq	0x0045f1b9
   260c0:	blge	ee31c4 <__assert_fail@plt+0xedf98c>
   260c4:	tstcs	r2, sl, lsl #20
   260c8:	stmdbls	lr, {r2, r4, r8, ip, pc}
   260cc:	ldmibvs	r2, {r0, r1, r4, r7, r8, fp, sp, lr}^
   260d0:	blx	fe072cf2 <__assert_fail@plt+0xfe06f4ba>
   260d4:	ldrbne	ip, [r9, r3]
   260d8:	bl	ff077140 <__assert_fail@plt+0xff073908>
   260dc:	bl	ff066764 <__assert_fail@plt+0xff062f2c>
   260e0:	bne	16e67ec <__assert_fail@plt+0x16e2fb4>
   260e4:	bne	ff50c524 <__assert_fail@plt+0xff508cec>
   260e8:	blx	fe072d0e <__assert_fail@plt+0xfe06f4d6>
   260ec:	ldrbne	r2, [sl, r3, lsl #2]
   260f0:	bl	ff0b7124 <__assert_fail@plt+0xff0b38ec>
   260f4:	ldrb	r0, [r6, #-675]!	; 0xfffffd5d
   260f8:	mulcc	r1, sl, r8
   260fc:	stmdaeq	r1, {r1, r3, r8, ip, sp, lr, pc}
   26100:			; <UNDEFINED> instruction: 0xf0002b3a
   26104:	andcs	r8, r1, #1610612739	; 0x60000003
   26108:	blcs	1eca960 <__assert_fail@plt+0x1ec7128>
   2610c:	blge	563310 <__assert_fail@plt+0x55fad8>
   26110:	bvs	50c940 <__assert_fail@plt+0x509108>
   26114:			; <UNDEFINED> instruction: 0xf6ff2b00
   26118:	bvs	1510918 <__assert_fail@plt+0x150d0e0>
   2611c:	svclt	0x00bc2b00
   26120:	andsls	r2, r5, #268435456	; 0x10000000
   26124:	svclt	0x0009db09
   26128:	andcs	r9, r0, #45056	; 0xb000
   2612c:	bcc	b8417c <__assert_fail@plt+0xb80944>
   26130:	blx	fecd5d48 <__assert_fail@plt+0xfecd2510>
   26134:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   26138:			; <UNDEFINED> instruction: 0xf6489215
   2613c:			; <UNDEFINED> instruction: 0xf6c80189
   26140:	ldrbne	r0, [r8, r8, lsl #3]
   26144:	cdpeq	0, 3, cr15, cr12, cr15, {2}
   26148:	andgt	pc, r3, #132096	; 0x20400
   2614c:	bl	ff0371bc <__assert_fail@plt+0xff033984>
   26150:	blx	fe06aae2 <__assert_fail@plt+0xfe0672aa>
   26154:	ldmdbls	r0, {r1, sl, fp, ip}
   26158:	bvc	ff8e0a9c <__assert_fail@plt+0xff8dd264>
   2615c:	subsgt	pc, r8, sp, asr #17
   26160:			; <UNDEFINED> instruction: 0x1c03fb81
   26164:	ldrmi	r9, [ip], #2326	; 0x916
   26168:	blx	3b71b6 <__assert_fail@plt+0x3b397e>
   2616c:	bl	ff2b2dbc <__assert_fail@plt+0xff2af584>
   26170:	blx	3aa6fe <__assert_fail@plt+0x3a6ec6>
   26174:	bls	52e5c0 <__assert_fail@plt+0x52ad88>
   26178:	bl	ff04addc <__assert_fail@plt+0xff0475a4>
   2617c:	bcs	ef134 <__assert_fail@plt+0xeb8fc>
   26180:	eorhi	pc, r6, #0, 4
   26184:			; <UNDEFINED> instruction: 0xf002e8df
   26188:	strtpl	r3, [r7], #-2631	; 0xfffff5b9
   2618c:	ldrbmi	r2, [r0], r0, lsl #6
   26190:			; <UNDEFINED> instruction: 0xe7bd9314
   26194:	tstls	r5, #0, 6
   26198:			; <UNDEFINED> instruction: 0xf1b89b15
   2619c:			; <UNDEFINED> instruction: 0xf04f0f00
   261a0:	svclt	0x00180470
   261a4:	tstls	r5, #70254592	; 0x4300000
   261a8:	svclt	0x00189b08
   261ac:	movwls	r2, #33536	; 0x8300
   261b0:	blt	241b4 <__assert_fail@plt+0x2097c>
   261b4:	strtls	pc, [r0], #-2271	; 0xfffff721
   261b8:	mvnscc	pc, #79	; 0x4f
   261bc:	ldrbtmi	r9, [r9], #788	; 0x314
   261c0:			; <UNDEFINED> instruction: 0xf8dfe595
   261c4:			; <UNDEFINED> instruction: 0xf04f9418
   261c8:	tstls	r4, #-67108861	; 0xfc000003
   261cc:	str	r4, [lr, #1273]	; 0x4f9
   261d0:	tstls	r5, #67108864	; 0x4000000
   261d4:	rsbcs	lr, r4, r0, ror #15
   261d8:	andsvc	pc, r0, #536870916	; 0x20000004
   261dc:			; <UNDEFINED> instruction: 0xf101fb00
   261e0:	blx	ae1ee <__assert_fail@plt+0xaa9b6>
   261e4:	andsls	r1, r6, r3, lsl #6
   261e8:	andcs	r9, r9, r5, lsl sl
   261ec:			; <UNDEFINED> instruction: 0x46c29014
   261f0:			; <UNDEFINED> instruction: 0xf0829817
   261f4:	tstcs	r4, r1, lsl #4
   261f8:	ldrbt	r4, [fp], #1027	; 0x403
   261fc:	andcs	r2, r1, r4, ror #4
   26200:	movwne	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
   26204:	andsls	r9, r6, r5, lsl sl
   26208:	andcs	r4, r6, r2, asr #13
   2620c:	andeq	pc, r1, #130	; 0x82
   26210:	andsls	r2, r4, r4, lsl #2
   26214:	rsbcs	lr, r4, #-301989888	; 0xee000000
   26218:	blx	ae226 <__assert_fail@plt+0xaa9ee>
   2621c:	bls	56ae30 <__assert_fail@plt+0x5675f8>
   26220:			; <UNDEFINED> instruction: 0x46c29016
   26224:			; <UNDEFINED> instruction: 0xf0822005
   26228:	tstcs	r0, r1, lsl #4
   2622c:	strbt	r9, [r1], #20
   26230:	bcs	4ca94 <__assert_fail@plt+0x4925c>
   26234:	stmdbcs	r0, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   26238:	bls	59a9c0 <__assert_fail@plt+0x597188>
   2623c:	strbmi	r2, [r2], r1
   26240:			; <UNDEFINED> instruction: 0xf0829016
   26244:	andcs	r0, r3, r1, lsl #4
   26248:	ldrb	r9, [r3], #20
   2624c:	addseq	pc, r4, #82837504	; 0x4f00000
   26250:	rscsvc	pc, pc, #217055232	; 0xcf00000
   26254:	strbmi	r1, [r2, #-2578]	; 0xfffff5ee
   26258:	mcrge	7, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   2625c:	svccs	0x0000425b
   26260:	blge	1aa3364 <__assert_fail@plt+0x1a9fb2c>
   26264:			; <UNDEFINED> instruction: 0xf0002f2b
   26268:	andcs	r8, r0, #-2147483607	; 0x80000029
   2626c:			; <UNDEFINED> instruction: 0x46119216
   26270:	tstls	r5, r1, lsl #4
   26274:	tstls	r4, r2, lsl #2
   26278:	strmi	lr, [sl], sp, lsr #10
   2627c:			; <UNDEFINED> instruction: 0xf06f46a1
   26280:			; <UNDEFINED> instruction: 0xf7ff4500
   26284:	svccs	0x002db99f
   26288:	ldrtmi	fp, [r8], r8, lsl #30
   2628c:			; <UNDEFINED> instruction: 0x232dd026
   26290:			; <UNDEFINED> instruction: 0xf7ff9315
   26294:	ldrmi	fp, [sl], -r5, ror #23
   26298:	movwls	r4, #34352	; 0x8630
   2629c:	svc	0x00c6f7dc
   262a0:	ldrmi	r9, [lr], #-2824	; 0xfffff4f8
   262a4:			; <UNDEFINED> instruction: 0x469be45b
   262a8:	ldmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   262ac:			; <UNDEFINED> instruction: 0x46224630
   262b0:	svc	0x00bcf7dc
   262b4:	blls	237354 <__assert_fail@plt+0x233b1c>
   262b8:	blt	1d642bc <__assert_fail@plt+0x1d60a84>
   262bc:	svc	0x00b6f7dc
   262c0:			; <UNDEFINED> instruction: 0xf7ff4426
   262c4:	ldrtmi	fp, [r0], -r1, asr #21
   262c8:	orrseq	pc, r5, sp, lsl #2
   262cc:	strtmi	r4, [r6], #-1570	; 0xfffff9de
   262d0:			; <UNDEFINED> instruction: 0xf888f7ff
   262d4:	blt	fee642d8 <__assert_fail@plt+0xfee60aa0>
   262d8:	stmdaeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   262dc:	stmibvc	r5!, {r0, r2, r5, r9, fp, sp, lr, pc}^
   262e0:	strbmi	r9, [pc], -r7, lsl #22
   262e4:	bl	fe8f1ef0 <__assert_fail@plt+0xfe8ee6b8>
   262e8:	svclt	0x0038030b
   262ec:	adcsmi	r2, fp, #262144	; 0x40000
   262f0:	stmdbge	r4!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, ip, sp, lr, pc}
   262f4:			; <UNDEFINED> instruction: 0xf1b9b16e
   262f8:	bls	529f04 <__assert_fail@plt+0x5266cc>
   262fc:	movwcs	fp, #3988	; 0xf94
   26300:	bcs	2ef0c <__assert_fail@plt+0x2b6d4>
   26304:	movwcs	fp, #3864	; 0xf18
   26308:			; <UNDEFINED> instruction: 0xf0402b00
   2630c:			; <UNDEFINED> instruction: 0xf80680e8
   26310:	blls	608f1c <__assert_fail@plt+0x6056e4>
   26314:	bls	1f7608 <__assert_fail@plt+0x1f3dd0>
   26318:	blne	6f7e60 <__assert_fail@plt+0x6f4628>
   2631c:	bl	fe8affd8 <__assert_fail@plt+0xfe8ac7a0>
   26320:			; <UNDEFINED> instruction: 0xf7ff020b
   26324:	b	9952d4 <__assert_fail@plt+0x991a9c>
   26328:			; <UNDEFINED> instruction: 0xf1b979e5
   2632c:	strbmi	r0, [r8], r1, lsl #30
   26330:			; <UNDEFINED> instruction: 0xf04fbf38
   26334:	ldrmi	r0, [r0, #2049]	; 0x801
   26338:	stmdbge	r0, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}
   2633c:			; <UNDEFINED> instruction: 0xf1b9b1e6
   26340:	ldmdbls	r4, {r0, r8, r9, sl, fp}
   26344:	andcs	fp, r0, #148, 30	; 0x250
   26348:	stmdbcs	r0, {r0, r9, sp}
   2634c:	andcs	fp, r0, #24, 30	; 0x60
   26350:	svccs	0x002bb17a
   26354:	svccs	0x0030bf18
   26358:	rscscc	pc, pc, #1073741825	; 0x40000001
   2635c:			; <UNDEFINED> instruction: 0x0c02eb06
   26360:	svclt	0x000c4630
   26364:			; <UNDEFINED> instruction: 0x21202130
   26368:			; <UNDEFINED> instruction: 0x46669316
   2636c:	ldmdb	lr, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26370:	bls	58cfd0 <__assert_fail@plt+0x589798>
   26374:	blcs	a4394 <__assert_fail@plt+0xa0b5c>
   26378:	strbmi	r9, [r3], #2567	; 0xa07
   2637c:	bl	fe8b7ec4 <__assert_fail@plt+0xfe8b468c>
   26380:			; <UNDEFINED> instruction: 0xf7ff020b
   26384:	ldrmi	fp, [r0, #3002]	; 0xbba
   26388:	ldmge	r8, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}^
   2638c:	ldrtmi	fp, [r0], -lr, lsr #2
   26390:			; <UNDEFINED> instruction: 0x21204642
   26394:			; <UNDEFINED> instruction: 0xf7dd4446
   26398:	blls	2207c8 <__assert_fail@plt+0x21cf90>
   2639c:	strbmi	r4, [r5, #-1219]	; 0xfffffb3d
   263a0:	andeq	lr, fp, #166912	; 0x28c00
   263a4:	svclt	0x00cc9b15
   263a8:	streq	lr, [r8, #-2981]	; 0xfffff45b
   263ac:	strtmi	r2, [r9], r0, lsl #10
   263b0:	blls	614ba4 <__assert_fail@plt+0x61136c>
   263b4:	blne	6f7efc <__assert_fail@plt+0x6f46c4>
   263b8:	bllt	fe8243bc <__assert_fail@plt+0xfe820b84>
   263bc:			; <UNDEFINED> instruction: 0xf43f2e00
   263c0:			; <UNDEFINED> instruction: 0xf7ffab92
   263c4:	movwcs	fp, #2954	; 0xb8a
   263c8:	ldr	r9, [ip], #-788	; 0xfffffcec
   263cc:	tstls	r4, r4, lsl #2
   263d0:	tstvc	pc, r2, asr #4	; <UNPREDICTABLE>
   263d4:	svclt	0x003e4299
   263d8:	strcs	r2, [fp, -r1, lsl #2]!
   263dc:			; <UNDEFINED> instruction: 0xf4ff9116
   263e0:	ldmdbls	r4, {r1, r3, r4, r5, r6, sl, fp, sp, pc}
   263e4:	addmi	r2, sp, #11272192	; 0xac0000
   263e8:	ldrdcs	fp, [r0, -r4]
   263ec:	tstls	r6, r1, lsl #2
   263f0:	cfstrscs	mvf14, [r1, #-452]	; 0xfffffe3c
   263f4:	svclt	0x003846a8
   263f8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   263fc:			; <UNDEFINED> instruction: 0xf4bf4590
   26400:			; <UNDEFINED> instruction: 0xb16ea89d
   26404:	bls	531810 <__assert_fail@plt+0x52dfd8>
   26408:	movwcs	fp, #3988	; 0xf94
   2640c:	bcs	2f018 <__assert_fail@plt+0x2b7e0>
   26410:	movwcs	fp, #3864	; 0xf18
   26414:			; <UNDEFINED> instruction: 0xf0402b00
   26418:	blls	586734 <__assert_fail@plt+0x582efc>
   2641c:	blcc	a443c <__assert_fail@plt+0xa0c04>
   26420:	strbmi	r9, [r3], #2839	; 0xb17
   26424:	ldrbmi	r9, [r0], r7, lsl #20
   26428:	bl	fe8ad09c <__assert_fail@plt+0xfe8a9864>
   2642c:			; <UNDEFINED> instruction: 0xf7ff020b
   26430:	svccs	0x002bbb64
   26434:	smlabtcs	r0, sl, r0, sp
   26438:	tstcs	r4, r6, lsl r1
   2643c:	strb	r9, [sl], #-276	; 0xfffffeec
   26440:	streq	r3, [r1, r1, lsl #16]
   26444:	vrecps.f32	d27, d0, d8
   26448:	tstle	r6, sp, ror #4
   2644c:			; <UNDEFINED> instruction: 0x2111e9dd
   26450:	andne	pc, r0, #2048	; 0x800
   26454:	bl	fec8c8a8 <__assert_fail@plt+0xfec89070>
   26458:	svclt	0x00380fb2
   2645c:	adcsvc	pc, r7, #1325400064	; 0x4f000000
   26460:	vst2.8	{d29-d32}, [pc], fp
   26464:	tstls	r5, #200, 2	; 0x32
   26468:	ldc2l	0, cr15, [r8], #-0
   2646c:	vpadd.i8	d25, d0, d5
   26470:	stmdbcs	r0, {r0, r2, r3, r5, r6, r9, ip}
   26474:			; <UNDEFINED> instruction: 0xf44fbf08
   26478:	ldrmi	r7, [r3], #-695	; 0xfffffd49
   2647c:	stmdbls	lr, {r2, r4, r9, fp, ip, pc}
   26480:	rscscc	pc, pc, pc, asr #32
   26484:			; <UNDEFINED> instruction: 0xf5021a9a
   26488:	blx	fe082f8e <__assert_fail@plt+0xfe07f756>
   2648c:	ldrbne	r1, [r1, r2, lsl #24]
   26490:	bl	ff0776e8 <__assert_fail@plt+0xff073eb0>
   26494:	bl	ff066b4c <__assert_fail@plt+0xff063314>
   26498:	bne	14a6ba4 <__assert_fail@plt+0x14a336c>
   2649c:	vldmiane	r9, {s3-s157}
   264a0:	blt	ae44a4 <__assert_fail@plt+0xae0c6c>
   264a4:	vpadd.f32	d2, d0, d8
   264a8:			; <UNDEFINED> instruction: 0xf8dd808c
   264ac:	vqshl.s8	q9, q2, q11
   264b0:	vmla.i<illegal width 8>	d22, d6, d3[5]
   264b4:	strtmi	r6, [fp], -r6, rrx
   264b8:	smlabbgt	r2, r0, fp, pc	; <UNPREDICTABLE>
   264bc:	blcs	2730c8 <__assert_fail@plt+0x26f890>
   264c0:	rscvc	lr, r2, #323584	; 0x4f000
   264c4:	adceq	lr, r1, #198656	; 0x30800
   264c8:	ldrls	sp, [r4, #-502]	; 0xfffffe0a
   264cc:	bllt	fe3244d0 <__assert_fail@plt+0xfe320c98>
   264d0:	ldrdls	pc, [ip, -pc]
   264d4:	strcs	r2, [fp, -r4, lsl #6]!
   264d8:	ldrbtmi	r9, [r9], #788	; 0x314
   264dc:	cdpne	4, 6, cr14, cr10, cr7, {0}
   264e0:	ldrtmi	r2, [r0], -r0, lsr #2
   264e4:			; <UNDEFINED> instruction: 0xf7dd4416
   264e8:	ldr	lr, [r0, -r2, ror #16]
   264ec:	subsle	r2, r5, fp, lsr #30
   264f0:	tstls	r6, r0, lsl #2
   264f4:	tstls	r4, r2, lsl #2
   264f8:	bllt	ffba44fc <__assert_fail@plt+0xffba0cc4>
   264fc:	blx	fe10d13e <__assert_fail@plt+0xfe109906>
   26500:	strbne	r2, [sl, r1, lsl #6]
   26504:	movwcs	r4, #9241	; 0x2419
   26508:	bl	ff0cb160 <__assert_fail@plt+0xff0c7928>
   2650c:	andcc	r0, r1, #268435466	; 0x1000000a
   26510:	bllt	1aa4514 <__assert_fail@plt+0x1aa0cdc>
   26514:	orrseq	pc, r4, #82837504	; 0x4f00000
   26518:	mvnsvc	pc, #217055232	; 0xcf00000
   2651c:	vpmin.s8	d1, d8, d11
   26520:	ldrmi	r7, [r8, #620]	; 0x26c
   26524:	movweq	lr, #2818	; 0xb02
   26528:	andcs	fp, r1, #180, 30	; 0x2d0
   2652c:	andsls	r2, r5, #0, 4
   26530:	andcs	fp, r1, #172, 30	; 0x2b0
   26534:	svccs	0x00002200
   26538:	svcge	0x007bf47f
   2653c:	strbne	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
   26540:			; <UNDEFINED> instruction: 0xf43f292b
   26544:	strmi	sl, [pc], -r3, asr #30
   26548:	tstls	r6, r0, lsl #2
   2654c:	tstls	r4, r4, lsl #2
   26550:	bllt	ff0a4554 <__assert_fail@plt+0xff0a0d1c>
   26554:	tstls	r5, #0, 6
   26558:	blt	fe46455c <__assert_fail@plt+0xfe460d24>
   2655c:	mcr	7, 3, pc, cr6, cr12, {6}	; <UNPREDICTABLE>
   26560:	bllt	ce4564 <__assert_fail@plt+0xce0d2c>
   26564:	strtmi	r9, [r2], -fp, lsl #18
   26568:			; <UNDEFINED> instruction: 0xf7fe4630
   2656c:			; <UNDEFINED> instruction: 0xf7ffff3b
   26570:			; <UNDEFINED> instruction: 0xf10abb2b
   26574:	tstcs	r1, r2, lsl #4
   26578:			; <UNDEFINED> instruction: 0xf8124690
   2657c:	tstcc	r1, r1, lsl #22
   26580:	rscsle	r2, r9, sl, lsr fp
   26584:	strb	r9, [r0, #276]	; 0x114
   26588:	strcs	r4, [r1], #-1744	; 0xfffff930
   2658c:			; <UNDEFINED> instruction: 0xf7ff46d1
   26590:	smlattcs	r2, r7, r8, fp
   26594:	ldrls	r2, [r5, -r1, lsl #4]
   26598:			; <UNDEFINED> instruction: 0xe7229114
   2659c:	tstls	r4, r2, lsl #2
   265a0:	ldr	r2, [r7, -r3, ror #2]
   265a4:			; <UNDEFINED> instruction: 0x21201e6a
   265a8:	ldrmi	r4, [r6], #-1584	; 0xfffff9d0
   265ac:	svc	0x00fef7dc
   265b0:			; <UNDEFINED> instruction: 0xf7dce733
   265b4:	smlabbcs	r2, ip, lr, lr
   265b8:	andcs	r2, r1, #0, 14
   265bc:	ldrne	lr, [r4, -sp, asr #19]
   265c0:			; <UNDEFINED> instruction: 0xf8dde70f
   265c4:			; <UNDEFINED> instruction: 0xe78024d4
   265c8:	tstls	r4, #0, 6
   265cc:	bllt	8a45d0 <__assert_fail@plt+0x8a0d98>
   265d0:	mulcc	r0, r8, r8
   265d4:	ldrbt	r4, [fp], #-1729	; 0xfffff93f
   265d8:	andeq	r6, r0, lr, ror #31
   265dc:	ldrdeq	r6, [r0], -r4
   265e0:			; <UNDEFINED> instruction: 0x00006cba
   265e4:	addlt	fp, r8, r0, ror r5
   265e8:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   265ec:			; <UNDEFINED> instruction: 0xf8df2400
   265f0:	ldrbtmi	ip, [lr], #80	; 0x50
   265f4:	cdpls	13, 0, cr9, cr12, cr13, {0}
   265f8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   265fc:	ldrdgt	pc, [r0], -ip
   26600:	andsgt	pc, ip, sp, asr #17
   26604:	stceq	0, cr15, [r0], {79}	; 0x4f
   26608:	strvs	lr, [r4, #-2509]	; 0xfffff633
   2660c:			; <UNDEFINED> instruction: 0xf10d9401
   26610:	strls	r0, [r0], #-1307	; 0xfffffae5
   26614:			; <UNDEFINED> instruction: 0xf04f9503
   26618:	strls	r3, [r2, #-1535]	; 0xfffffa01
   2661c:	andsmi	pc, fp, sp, lsl #17
   26620:			; <UNDEFINED> instruction: 0xff0cf7fe
   26624:	blmi	1b8e48 <__assert_fail@plt+0x1b5610>
   26628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2662c:	blls	20069c <__assert_fail@plt+0x1fce64>
   26630:	qaddle	r4, sl, r1
   26634:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   26638:	mcr	7, 2, pc, cr8, cr12, {6}	; <UNPREDICTABLE>
   2663c:	muleq	r1, lr, r6
   26640:			; <UNDEFINED> instruction: 0x000002b4
   26644:	andeq	r8, r1, r8, ror #12
   26648:	ldrlt	fp, [r0, #-1036]	; 0xfffffbf4
   2664c:	ldcmi	0, cr11, [r1], {130}	; 0x82
   26650:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
   26654:	stmiapl	r3!, {r2, r9, fp, ip, pc}^
   26658:	movwls	r6, #6171	; 0x181b
   2665c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26660:	movteq	pc, #18	; <UNPREDICTABLE>
   26664:	stcge	15, cr11, [r5], {30}
   26668:	blls	18b670 <__assert_fail@plt+0x187e38>
   2666c:	svc	0x006af7dc
   26670:	blx	ff16463e <__assert_fail@plt+0xff160e06>
   26674:	blmi	238ea0 <__assert_fail@plt+0x235668>
   26678:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2667c:	blls	806ec <__assert_fail@plt+0x7ceb4>
   26680:	qaddle	r4, sl, r4
   26684:	pop	{r1, ip, sp, pc}
   26688:	andlt	r4, r2, r0, lsl r0
   2668c:			; <UNDEFINED> instruction: 0xf7dc4770
   26690:	svclt	0x0000ee1e
   26694:	andeq	r8, r1, lr, lsr r6
   26698:			; <UNDEFINED> instruction: 0x000002b4
   2669c:	andeq	r8, r1, r8, lsl r6
   266a0:	andcs	pc, r4, #1107296256	; 0x42000000
   266a4:	vst3.16	{d27,d29,d31}, [r2 :256], r0
   266a8:			; <UNDEFINED> instruction: 0x461e6210
   266ac:			; <UNDEFINED> instruction: 0xffccf7ff
   266b0:	svclt	0x00b81e04
   266b4:	blle	12fabc <__assert_fail@plt+0x12c284>
   266b8:	stmda	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266bc:	tstlt	r0, r5, lsl #12
   266c0:			; <UNDEFINED> instruction: 0x46286034
   266c4:			; <UNDEFINED> instruction: 0xf7dcbd70
   266c8:	strmi	lr, [r6], -sl, asr #30
   266cc:	ldmdavs	r4!, {r5, r9, sl, lr}
   266d0:	stm	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266d4:	svclt	0x0000e7f4
   266d8:	strdlt	fp, [r8, #88]	; 0x58
   266dc:	strmi	r2, [r4], -sl, lsl #16
   266e0:	strtmi	sp, [r0], -r1
   266e4:	stmdavs	pc, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   266e8:	stmdbmi	sp, {r0, r2, r3, r9, sl, lr}
   266ec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   266f0:	stc	7, cr15, [r8, #-880]!	; 0xfffffc90
   266f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   266f8:			; <UNDEFINED> instruction: 0x4638d1f3
   266fc:	ldrbtcc	pc, [pc], #79	; 26704 <__assert_fail@plt+0x22ecc>	; <UNPREDICTABLE>
   26700:	stmda	sl!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26704:			; <UNDEFINED> instruction: 0xf7dc602e
   26708:	teqcs	sp, #42, 30	; 0xa8
   2670c:	strb	r6, [r8, r3]!
   26710:	svc	0x0024f7dc
   26714:	ldrbtcc	pc, [pc], #79	; 2671c <__assert_fail@plt+0x22ee4>	; <UNPREDICTABLE>
   26718:	andvs	r2, r3, pc, asr r3
   2671c:	svclt	0x0000e7e1
   26720:	andeq	r6, r0, r6, asr #21
   26724:			; <UNDEFINED> instruction: 0x460cb510
   26728:	mcr	7, 7, pc, cr12, cr12, {6}	; <UNPREDICTABLE>
   2672c:	pop	{r0, r5, r9, sl, lr}
   26730:	bfi	r4, r0, #0, #18
   26734:			; <UNDEFINED> instruction: 0x460cb510
   26738:	mrc	7, 4, APSR_nzcv, cr0, cr12, {6}
   2673c:	pop	{r0, r5, r9, sl, lr}
   26740:	bfi	r4, r0, #0, #10
   26744:			; <UNDEFINED> instruction: 0x460cb510
   26748:	ldcl	7, cr15, [r8, #880]	; 0x370
   2674c:	pop	{r0, r5, r9, sl, lr}
   26750:	bfi	r4, r0, #0, #2
   26754:	ldrbmi	lr, [r0, sp, lsr #18]!
   26758:	ldmdbmi	r6!, {r0, r1, r2, r3, r9, sl, lr}
   2675c:	ldmdavc	r3, {r0, r2, r4, r9, sl, lr}
   26760:	bmi	d92998 <__assert_fail@plt+0xd8f160>
   26764:			; <UNDEFINED> instruction: 0x46044479
   26768:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2676c:			; <UNDEFINED> instruction: 0xf04f920b
   26770:	blcs	26f78 <__assert_fail@plt+0x23740>
   26774:			; <UNDEFINED> instruction: 0xf8dfd03d
   26778:	ldrbtmi	r8, [r8], #196	; 0xc4
   2677c:	ldrdvs	pc, [r0], -r8
   26780:	cdpcs	3, 0, cr11, cr0, cr6, {2}
   26784:	strtmi	sp, [r8], -r4, lsr #22
   26788:	mcr	7, 6, pc, cr8, cr12, {6}	; <UNPREDICTABLE>
   2678c:			; <UNDEFINED> instruction: 0xf5b0301b
   26790:	ldmdale	r8, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
   26794:			; <UNDEFINED> instruction: 0xf04f4b2a
   26798:	strdcs	r3, [r1, -pc]
   2679c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   267a0:			; <UNDEFINED> instruction: 0xf7dc9700
   267a4:	strtmi	lr, [r9], -r8, ror #29
   267a8:			; <UNDEFINED> instruction: 0xf7dc4420
   267ac:			; <UNDEFINED> instruction: 0x4620ee16
   267b0:	blmi	879048 <__assert_fail@plt+0x875810>
   267b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   267b8:	blls	300828 <__assert_fail@plt+0x2fcff0>
   267bc:	teqle	r7, sl, asr r0
   267c0:	pop	{r2, r3, ip, sp, pc}
   267c4:			; <UNDEFINED> instruction: 0xf7dc87f0
   267c8:			; <UNDEFINED> instruction: 0x4604ee50
   267cc:	mvnle	r2, r0, lsl #16
   267d0:	strb	r2, [sp, r0]!
   267d4:	vst2.8	{d20-d21}, [pc :64], ip
   267d8:	ldrbtmi	r4, [r8], #-402	; 0xfffffe6e
   267dc:	mrc	7, 1, APSR_nzcv, cr2, cr12, {6}
   267e0:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   267e4:			; <UNDEFINED> instruction: 0xf04fda07
   267e8:			; <UNDEFINED> instruction: 0x463033ff
   267ec:	andcc	pc, r0, r8, asr #17
   267f0:	ldrdvc	lr, [r3], -lr	; <UNPREDICTABLE>
   267f4:			; <UNDEFINED> instruction: 0xf10de7dc
   267f8:	blmi	529030 <__assert_fail@plt+0x5257f8>
   267fc:	tstcs	r1, r0, lsr #4
   26800:			; <UNDEFINED> instruction: 0x4650447b
   26804:	andls	pc, r0, sp, asr #17
   26808:	mrc	7, 5, APSR_nzcv, cr4, cr12, {6}
   2680c:			; <UNDEFINED> instruction: 0x46504631
   26810:	svc	0x0010f7dc
   26814:	blcs	38028 <__assert_fail@plt+0x347f0>
   26818:	svclt	0x00144648
   2681c:	mvnscc	pc, #79	; 0x4f
   26820:			; <UNDEFINED> instruction: 0xf8c82301
   26824:			; <UNDEFINED> instruction: 0xf7dc3000
   26828:			; <UNDEFINED> instruction: 0xf8d8efde
   2682c:	str	r6, [r8, r0]!
   26830:	stcl	7, cr15, [ip, #-880]	; 0xfffffc90
   26834:	andeq	r8, r1, ip, lsr #10
   26838:			; <UNDEFINED> instruction: 0x000002b4
   2683c:	andeq	r9, r1, lr, lsl #13
   26840:	andeq	r6, r0, sl, lsr sl
   26844:	ldrdeq	r8, [r1], -ip
   26848:	andeq	r4, r0, r6, asr #12
   2684c:	andeq	r6, r0, r0, asr #19
   26850:	svclt	0x00081e4a
   26854:			; <UNDEFINED> instruction: 0xf0c04770
   26858:	addmi	r8, r8, #36, 2
   2685c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   26860:			; <UNDEFINED> instruction: 0xf0004211
   26864:	blx	fec46cc8 <__assert_fail@plt+0xfec43490>
   26868:	blx	feca3670 <__assert_fail@plt+0xfec9fe38>
   2686c:	bl	fe8e3278 <__assert_fail@plt+0xfe8dfa40>
   26870:			; <UNDEFINED> instruction: 0xf1c30303
   26874:	andge	r0, r4, #2080374784	; 0x7c000000
   26878:	movwne	lr, #15106	; 0x3b02
   2687c:	andeq	pc, r0, #79	; 0x4f
   26880:	svclt	0x0000469f
   26884:	andhi	pc, r0, pc, lsr #7
   26888:	svcvc	0x00c1ebb0
   2688c:	bl	10d6494 <__assert_fail@plt+0x10d2c5c>
   26890:	svclt	0x00280202
   26894:	sbcvc	lr, r1, r0, lsr #23
   26898:	svcvc	0x0081ebb0
   2689c:	bl	10d64a4 <__assert_fail@plt+0x10d2c6c>
   268a0:	svclt	0x00280202
   268a4:	addvc	lr, r1, r0, lsr #23
   268a8:	svcvc	0x0041ebb0
   268ac:	bl	10d64b4 <__assert_fail@plt+0x10d2c7c>
   268b0:	svclt	0x00280202
   268b4:	subvc	lr, r1, r0, lsr #23
   268b8:	svcvc	0x0001ebb0
   268bc:	bl	10d64c4 <__assert_fail@plt+0x10d2c8c>
   268c0:	svclt	0x00280202
   268c4:	andvc	lr, r1, r0, lsr #23
   268c8:	svcvs	0x00c1ebb0
   268cc:	bl	10d64d4 <__assert_fail@plt+0x10d2c9c>
   268d0:	svclt	0x00280202
   268d4:	sbcvs	lr, r1, r0, lsr #23
   268d8:	svcvs	0x0081ebb0
   268dc:	bl	10d64e4 <__assert_fail@plt+0x10d2cac>
   268e0:	svclt	0x00280202
   268e4:	addvs	lr, r1, r0, lsr #23
   268e8:	svcvs	0x0041ebb0
   268ec:	bl	10d64f4 <__assert_fail@plt+0x10d2cbc>
   268f0:	svclt	0x00280202
   268f4:	subvs	lr, r1, r0, lsr #23
   268f8:	svcvs	0x0001ebb0
   268fc:	bl	10d6504 <__assert_fail@plt+0x10d2ccc>
   26900:	svclt	0x00280202
   26904:	andvs	lr, r1, r0, lsr #23
   26908:	svcpl	0x00c1ebb0
   2690c:	bl	10d6514 <__assert_fail@plt+0x10d2cdc>
   26910:	svclt	0x00280202
   26914:	sbcpl	lr, r1, r0, lsr #23
   26918:	svcpl	0x0081ebb0
   2691c:	bl	10d6524 <__assert_fail@plt+0x10d2cec>
   26920:	svclt	0x00280202
   26924:	addpl	lr, r1, r0, lsr #23
   26928:	svcpl	0x0041ebb0
   2692c:	bl	10d6534 <__assert_fail@plt+0x10d2cfc>
   26930:	svclt	0x00280202
   26934:	subpl	lr, r1, r0, lsr #23
   26938:	svcpl	0x0001ebb0
   2693c:	bl	10d6544 <__assert_fail@plt+0x10d2d0c>
   26940:	svclt	0x00280202
   26944:	andpl	lr, r1, r0, lsr #23
   26948:	svcmi	0x00c1ebb0
   2694c:	bl	10d6554 <__assert_fail@plt+0x10d2d1c>
   26950:	svclt	0x00280202
   26954:	sbcmi	lr, r1, r0, lsr #23
   26958:	svcmi	0x0081ebb0
   2695c:	bl	10d6564 <__assert_fail@plt+0x10d2d2c>
   26960:	svclt	0x00280202
   26964:	addmi	lr, r1, r0, lsr #23
   26968:	svcmi	0x0041ebb0
   2696c:	bl	10d6574 <__assert_fail@plt+0x10d2d3c>
   26970:	svclt	0x00280202
   26974:	submi	lr, r1, r0, lsr #23
   26978:	svcmi	0x0001ebb0
   2697c:	bl	10d6584 <__assert_fail@plt+0x10d2d4c>
   26980:	svclt	0x00280202
   26984:	andmi	lr, r1, r0, lsr #23
   26988:	svccc	0x00c1ebb0
   2698c:	bl	10d6594 <__assert_fail@plt+0x10d2d5c>
   26990:	svclt	0x00280202
   26994:	sbccc	lr, r1, r0, lsr #23
   26998:	svccc	0x0081ebb0
   2699c:	bl	10d65a4 <__assert_fail@plt+0x10d2d6c>
   269a0:	svclt	0x00280202
   269a4:	addcc	lr, r1, r0, lsr #23
   269a8:	svccc	0x0041ebb0
   269ac:	bl	10d65b4 <__assert_fail@plt+0x10d2d7c>
   269b0:	svclt	0x00280202
   269b4:	subcc	lr, r1, r0, lsr #23
   269b8:	svccc	0x0001ebb0
   269bc:	bl	10d65c4 <__assert_fail@plt+0x10d2d8c>
   269c0:	svclt	0x00280202
   269c4:	andcc	lr, r1, r0, lsr #23
   269c8:	svccs	0x00c1ebb0
   269cc:	bl	10d65d4 <__assert_fail@plt+0x10d2d9c>
   269d0:	svclt	0x00280202
   269d4:	sbccs	lr, r1, r0, lsr #23
   269d8:	svccs	0x0081ebb0
   269dc:	bl	10d65e4 <__assert_fail@plt+0x10d2dac>
   269e0:	svclt	0x00280202
   269e4:	addcs	lr, r1, r0, lsr #23
   269e8:	svccs	0x0041ebb0
   269ec:	bl	10d65f4 <__assert_fail@plt+0x10d2dbc>
   269f0:	svclt	0x00280202
   269f4:	subcs	lr, r1, r0, lsr #23
   269f8:	svccs	0x0001ebb0
   269fc:	bl	10d6604 <__assert_fail@plt+0x10d2dcc>
   26a00:	svclt	0x00280202
   26a04:	andcs	lr, r1, r0, lsr #23
   26a08:	svcne	0x00c1ebb0
   26a0c:	bl	10d6614 <__assert_fail@plt+0x10d2ddc>
   26a10:	svclt	0x00280202
   26a14:	sbcne	lr, r1, r0, lsr #23
   26a18:	svcne	0x0081ebb0
   26a1c:	bl	10d6624 <__assert_fail@plt+0x10d2dec>
   26a20:	svclt	0x00280202
   26a24:	addne	lr, r1, r0, lsr #23
   26a28:	svcne	0x0041ebb0
   26a2c:	bl	10d6634 <__assert_fail@plt+0x10d2dfc>
   26a30:	svclt	0x00280202
   26a34:	subne	lr, r1, r0, lsr #23
   26a38:	svcne	0x0001ebb0
   26a3c:	bl	10d6644 <__assert_fail@plt+0x10d2e0c>
   26a40:	svclt	0x00280202
   26a44:	andne	lr, r1, r0, lsr #23
   26a48:	svceq	0x00c1ebb0
   26a4c:	bl	10d6654 <__assert_fail@plt+0x10d2e1c>
   26a50:	svclt	0x00280202
   26a54:	sbceq	lr, r1, r0, lsr #23
   26a58:	svceq	0x0081ebb0
   26a5c:	bl	10d6664 <__assert_fail@plt+0x10d2e2c>
   26a60:	svclt	0x00280202
   26a64:	addeq	lr, r1, r0, lsr #23
   26a68:	svceq	0x0041ebb0
   26a6c:	bl	10d6674 <__assert_fail@plt+0x10d2e3c>
   26a70:	svclt	0x00280202
   26a74:	subeq	lr, r1, r0, lsr #23
   26a78:	svceq	0x0001ebb0
   26a7c:	bl	10d6684 <__assert_fail@plt+0x10d2e4c>
   26a80:	svclt	0x00280202
   26a84:	andeq	lr, r1, r0, lsr #23
   26a88:			; <UNDEFINED> instruction: 0x47704610
   26a8c:	andcs	fp, r1, ip, lsl #30
   26a90:	ldrbmi	r2, [r0, -r0]!
   26a94:			; <UNDEFINED> instruction: 0xf281fab1
   26a98:	andseq	pc, pc, #-2147483600	; 0x80000030
   26a9c:			; <UNDEFINED> instruction: 0xf002fa20
   26aa0:	tstlt	r8, r0, ror r7
   26aa4:	rscscc	pc, pc, pc, asr #32
   26aa8:	bllt	fe2e2ab0 <__assert_fail@plt+0xfe2df278>
   26aac:	rscsle	r2, r8, r0, lsl #18
   26ab0:	andmi	lr, r3, sp, lsr #18
   26ab4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   26ab8:			; <UNDEFINED> instruction: 0x4006e8bd
   26abc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   26ac0:	smlatbeq	r3, r1, fp, lr
   26ac4:	svclt	0x00004770
   26ac8:			; <UNDEFINED> instruction: 0xf0002900
   26acc:	b	fe046fcc <__assert_fail@plt+0xfe043794>
   26ad0:	svclt	0x00480c01
   26ad4:	cdpne	2, 4, cr4, cr10, cr9, {2}
   26ad8:	tsthi	pc, r0	; <UNPREDICTABLE>
   26adc:	svclt	0x00480003
   26ae0:	addmi	r4, fp, #805306372	; 0x30000004
   26ae4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   26ae8:			; <UNDEFINED> instruction: 0xf0004211
   26aec:	blx	fed06f80 <__assert_fail@plt+0xfed03748>
   26af0:	blx	feca3504 <__assert_fail@plt+0xfec9fccc>
   26af4:	bl	fe862d00 <__assert_fail@plt+0xfe85f4c8>
   26af8:			; <UNDEFINED> instruction: 0xf1c20202
   26afc:	andge	r0, r4, pc, lsl r2
   26b00:	andne	lr, r2, #0, 22
   26b04:	andeq	pc, r0, pc, asr #32
   26b08:	svclt	0x00004697
   26b0c:	andhi	pc, r0, pc, lsr #7
   26b10:	svcvc	0x00c1ebb3
   26b14:	bl	105671c <__assert_fail@plt+0x1052ee4>
   26b18:	svclt	0x00280000
   26b1c:	bicvc	lr, r1, #166912	; 0x28c00
   26b20:	svcvc	0x0081ebb3
   26b24:	bl	105672c <__assert_fail@plt+0x1052ef4>
   26b28:	svclt	0x00280000
   26b2c:	orrvc	lr, r1, #166912	; 0x28c00
   26b30:	svcvc	0x0041ebb3
   26b34:	bl	105673c <__assert_fail@plt+0x1052f04>
   26b38:	svclt	0x00280000
   26b3c:	movtvc	lr, #7075	; 0x1ba3
   26b40:	svcvc	0x0001ebb3
   26b44:	bl	105674c <__assert_fail@plt+0x1052f14>
   26b48:	svclt	0x00280000
   26b4c:	movwvc	lr, #7075	; 0x1ba3
   26b50:	svcvs	0x00c1ebb3
   26b54:	bl	105675c <__assert_fail@plt+0x1052f24>
   26b58:	svclt	0x00280000
   26b5c:	bicvs	lr, r1, #166912	; 0x28c00
   26b60:	svcvs	0x0081ebb3
   26b64:	bl	105676c <__assert_fail@plt+0x1052f34>
   26b68:	svclt	0x00280000
   26b6c:	orrvs	lr, r1, #166912	; 0x28c00
   26b70:	svcvs	0x0041ebb3
   26b74:	bl	105677c <__assert_fail@plt+0x1052f44>
   26b78:	svclt	0x00280000
   26b7c:	movtvs	lr, #7075	; 0x1ba3
   26b80:	svcvs	0x0001ebb3
   26b84:	bl	105678c <__assert_fail@plt+0x1052f54>
   26b88:	svclt	0x00280000
   26b8c:	movwvs	lr, #7075	; 0x1ba3
   26b90:	svcpl	0x00c1ebb3
   26b94:	bl	105679c <__assert_fail@plt+0x1052f64>
   26b98:	svclt	0x00280000
   26b9c:	bicpl	lr, r1, #166912	; 0x28c00
   26ba0:	svcpl	0x0081ebb3
   26ba4:	bl	10567ac <__assert_fail@plt+0x1052f74>
   26ba8:	svclt	0x00280000
   26bac:	orrpl	lr, r1, #166912	; 0x28c00
   26bb0:	svcpl	0x0041ebb3
   26bb4:	bl	10567bc <__assert_fail@plt+0x1052f84>
   26bb8:	svclt	0x00280000
   26bbc:	movtpl	lr, #7075	; 0x1ba3
   26bc0:	svcpl	0x0001ebb3
   26bc4:	bl	10567cc <__assert_fail@plt+0x1052f94>
   26bc8:	svclt	0x00280000
   26bcc:	movwpl	lr, #7075	; 0x1ba3
   26bd0:	svcmi	0x00c1ebb3
   26bd4:	bl	10567dc <__assert_fail@plt+0x1052fa4>
   26bd8:	svclt	0x00280000
   26bdc:	bicmi	lr, r1, #166912	; 0x28c00
   26be0:	svcmi	0x0081ebb3
   26be4:	bl	10567ec <__assert_fail@plt+0x1052fb4>
   26be8:	svclt	0x00280000
   26bec:	orrmi	lr, r1, #166912	; 0x28c00
   26bf0:	svcmi	0x0041ebb3
   26bf4:	bl	10567fc <__assert_fail@plt+0x1052fc4>
   26bf8:	svclt	0x00280000
   26bfc:	movtmi	lr, #7075	; 0x1ba3
   26c00:	svcmi	0x0001ebb3
   26c04:	bl	105680c <__assert_fail@plt+0x1052fd4>
   26c08:	svclt	0x00280000
   26c0c:	movwmi	lr, #7075	; 0x1ba3
   26c10:	svccc	0x00c1ebb3
   26c14:	bl	105681c <__assert_fail@plt+0x1052fe4>
   26c18:	svclt	0x00280000
   26c1c:	biccc	lr, r1, #166912	; 0x28c00
   26c20:	svccc	0x0081ebb3
   26c24:	bl	105682c <__assert_fail@plt+0x1052ff4>
   26c28:	svclt	0x00280000
   26c2c:	orrcc	lr, r1, #166912	; 0x28c00
   26c30:	svccc	0x0041ebb3
   26c34:	bl	105683c <__assert_fail@plt+0x1053004>
   26c38:	svclt	0x00280000
   26c3c:	movtcc	lr, #7075	; 0x1ba3
   26c40:	svccc	0x0001ebb3
   26c44:	bl	105684c <__assert_fail@plt+0x1053014>
   26c48:	svclt	0x00280000
   26c4c:	movwcc	lr, #7075	; 0x1ba3
   26c50:	svccs	0x00c1ebb3
   26c54:	bl	105685c <__assert_fail@plt+0x1053024>
   26c58:	svclt	0x00280000
   26c5c:	biccs	lr, r1, #166912	; 0x28c00
   26c60:	svccs	0x0081ebb3
   26c64:	bl	105686c <__assert_fail@plt+0x1053034>
   26c68:	svclt	0x00280000
   26c6c:	orrcs	lr, r1, #166912	; 0x28c00
   26c70:	svccs	0x0041ebb3
   26c74:	bl	105687c <__assert_fail@plt+0x1053044>
   26c78:	svclt	0x00280000
   26c7c:	movtcs	lr, #7075	; 0x1ba3
   26c80:	svccs	0x0001ebb3
   26c84:	bl	105688c <__assert_fail@plt+0x1053054>
   26c88:	svclt	0x00280000
   26c8c:	movwcs	lr, #7075	; 0x1ba3
   26c90:	svcne	0x00c1ebb3
   26c94:	bl	105689c <__assert_fail@plt+0x1053064>
   26c98:	svclt	0x00280000
   26c9c:	bicne	lr, r1, #166912	; 0x28c00
   26ca0:	svcne	0x0081ebb3
   26ca4:	bl	10568ac <__assert_fail@plt+0x1053074>
   26ca8:	svclt	0x00280000
   26cac:	orrne	lr, r1, #166912	; 0x28c00
   26cb0:	svcne	0x0041ebb3
   26cb4:	bl	10568bc <__assert_fail@plt+0x1053084>
   26cb8:	svclt	0x00280000
   26cbc:	movtne	lr, #7075	; 0x1ba3
   26cc0:	svcne	0x0001ebb3
   26cc4:	bl	10568cc <__assert_fail@plt+0x1053094>
   26cc8:	svclt	0x00280000
   26ccc:	movwne	lr, #7075	; 0x1ba3
   26cd0:	svceq	0x00c1ebb3
   26cd4:	bl	10568dc <__assert_fail@plt+0x10530a4>
   26cd8:	svclt	0x00280000
   26cdc:	biceq	lr, r1, #166912	; 0x28c00
   26ce0:	svceq	0x0081ebb3
   26ce4:	bl	10568ec <__assert_fail@plt+0x10530b4>
   26ce8:	svclt	0x00280000
   26cec:	orreq	lr, r1, #166912	; 0x28c00
   26cf0:	svceq	0x0041ebb3
   26cf4:	bl	10568fc <__assert_fail@plt+0x10530c4>
   26cf8:	svclt	0x00280000
   26cfc:	movteq	lr, #7075	; 0x1ba3
   26d00:	svceq	0x0001ebb3
   26d04:	bl	105690c <__assert_fail@plt+0x10530d4>
   26d08:	svclt	0x00280000
   26d0c:	movweq	lr, #7075	; 0x1ba3
   26d10:	svceq	0x0000f1bc
   26d14:	submi	fp, r0, #72, 30	; 0x120
   26d18:	b	fe738ae0 <__assert_fail@plt+0xfe7352a8>
   26d1c:	svclt	0x00480f00
   26d20:	ldrbmi	r4, [r0, -r0, asr #4]!
   26d24:	andcs	fp, r0, r8, lsr pc
   26d28:	b	1416940 <__assert_fail@plt+0x1413108>
   26d2c:			; <UNDEFINED> instruction: 0xf04070ec
   26d30:	ldrbmi	r0, [r0, -r1]!
   26d34:			; <UNDEFINED> instruction: 0xf281fab1
   26d38:	andseq	pc, pc, #-2147483600	; 0x80000030
   26d3c:	svceq	0x0000f1bc
   26d40:			; <UNDEFINED> instruction: 0xf002fa23
   26d44:	submi	fp, r0, #72, 30	; 0x120
   26d48:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   26d4c:			; <UNDEFINED> instruction: 0xf06fbfc8
   26d50:	svclt	0x00b84000
   26d54:	andmi	pc, r0, pc, asr #32
   26d58:	blt	ce2d60 <__assert_fail@plt+0xcdf528>
   26d5c:	rscsle	r2, r4, r0, lsl #18
   26d60:	andmi	lr, r3, sp, lsr #18
   26d64:	mrc2	7, 5, pc, cr3, cr15, {7}
   26d68:			; <UNDEFINED> instruction: 0x4006e8bd
   26d6c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   26d70:	smlatbeq	r3, r1, fp, lr
   26d74:	svclt	0x00004770
   26d78:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   26d7c:	svclt	0x0000e002
   26d80:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
   26d84:	b	141424c <__assert_fail@plt+0x1410a14>
   26d88:	b	13e7e94 <__assert_fail@plt+0x13e465c>
   26d8c:	b	fe5282a0 <__assert_fail@plt+0xfe524a68>
   26d90:	svclt	0x00080f05
   26d94:	svceq	0x0002ea90
   26d98:	b	1556a1c <__assert_fail@plt+0x15531e4>
   26d9c:	b	1569da4 <__assert_fail@plt+0x156656c>
   26da0:	b	1fe9db0 <__assert_fail@plt+0x1fe6578>
   26da4:	b	1ffdf3c <__assert_fail@plt+0x1ffa704>
   26da8:			; <UNDEFINED> instruction: 0xf0005c65
   26dac:	b	140713c <__assert_fail@plt+0x1403904>
   26db0:	bl	ff53bf08 <__assert_fail@plt+0xff5386d0>
   26db4:	svclt	0x00b85555
   26db8:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
   26dbc:	b	fe037e74 <__assert_fail@plt+0xfe03463c>
   26dc0:	b	fe0675d0 <__assert_fail@plt+0xfe063d98>
   26dc4:	b	fe0a79d8 <__assert_fail@plt+0xfe0a41a0>
   26dc8:	b	fe0e6dd0 <__assert_fail@plt+0xfe0e3598>
   26dcc:	b	fe0271d8 <__assert_fail@plt+0xfe0239a0>
   26dd0:	b	fe0675e0 <__assert_fail@plt+0xfe063da8>
   26dd4:	ldccs	3, cr0, [r6, #-12]!
   26dd8:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
   26ddc:	svcmi	0x0000f011
   26de0:	tstcc	r1, pc, asr #20
   26de4:	cfstrsne	mvf15, [r0], {79}	; 0x4f
   26de8:	tstcc	r1, ip, asr #20
   26dec:	submi	sp, r0, #2
   26df0:	cmpeq	r1, r1, ror #22
   26df4:	svcmi	0x0000f013
   26df8:	movwcc	lr, #14927	; 0x3a4f
   26dfc:	tstcc	r3, #76, 20	; 0x4c000
   26e00:	subsmi	sp, r2, #2
   26e04:	movteq	lr, #15203	; 0x3b63
   26e08:	svceq	0x0005ea94
   26e0c:	adchi	pc, r7, r0
   26e10:	streq	pc, [r1], #-420	; 0xfffffe5c
   26e14:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
   26e18:	blx	dda54 <__assert_fail@plt+0xda21c>
   26e1c:	blx	8e5e5c <__assert_fail@plt+0x8e2624>
   26e20:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
   26e24:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   26e28:	vpmax.s8	d15, d14, d3
   26e2c:	blx	10ed034 <__assert_fail@plt+0x10e97fc>
   26e30:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
   26e34:			; <UNDEFINED> instruction: 0xf1a5e00e
   26e38:			; <UNDEFINED> instruction: 0xf10e0520
   26e3c:	bcs	6a6c4 <__assert_fail@plt+0x66e8c>
   26e40:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
   26e44:			; <UNDEFINED> instruction: 0xf04cbf28
   26e48:	blx	10e9e58 <__assert_fail@plt+0x10e6620>
   26e4c:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
   26e50:	mvnvc	lr, r1, asr fp
   26e54:	strmi	pc, [r0, #-1]
   26e58:			; <UNDEFINED> instruction: 0xf04fd507
   26e5c:			; <UNDEFINED> instruction: 0xf1dc0e00
   26e60:	bl	1fa9e68 <__assert_fail@plt+0x1fa6630>
   26e64:	bl	1ba6e6c <__assert_fail@plt+0x1ba3634>
   26e68:			; <UNDEFINED> instruction: 0xf5b10101
   26e6c:	tstle	fp, #128, 30	; 0x200
   26e70:	svcne	0x0000f5b1
   26e74:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
   26e78:	eorseq	lr, r0, pc, asr sl
   26e7c:			; <UNDEFINED> instruction: 0x0c3cea4f
   26e80:	streq	pc, [r1], #-260	; 0xfffffefc
   26e84:	subpl	lr, r4, #323584	; 0x4f000
   26e88:	svceq	0x0080f512
   26e8c:	addshi	pc, sl, r0, lsl #1
   26e90:	svcmi	0x0000f1bc
   26e94:	b	1816abc <__assert_fail@plt+0x1813284>
   26e98:			; <UNDEFINED> instruction: 0xf1500c50
   26e9c:	bl	1066ea4 <__assert_fail@plt+0x106366c>
   26ea0:	b	107b2b8 <__assert_fail@plt+0x1077a80>
   26ea4:	ldflts	f0, [r0, #-20]!	; 0xffffffec
   26ea8:	mcrreq	10, 5, lr, ip, cr15
   26eac:	bl	10773b4 <__assert_fail@plt+0x1073b7c>
   26eb0:	stfccs	f0, [r1], {1}
   26eb4:			; <UNDEFINED> instruction: 0xf5b1bf28
   26eb8:	rscle	r1, r9, #128, 30	; 0x200
   26ebc:	svceq	0x0000f091
   26ec0:	strmi	fp, [r1], -r4, lsl #30
   26ec4:	blx	fec6eecc <__assert_fail@plt+0xfec6b694>
   26ec8:	svclt	0x0008f381
   26ecc:			; <UNDEFINED> instruction: 0xf1a33320
   26ed0:			; <UNDEFINED> instruction: 0xf1b3030b
   26ed4:	ble	32775c <__assert_fail@plt+0x323f24>
   26ed8:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
   26edc:	ldfeqd	f7, [r4], {2}
   26ee0:	andeq	pc, ip, #-2147483600	; 0x80000030
   26ee4:			; <UNDEFINED> instruction: 0xf00cfa01
   26ee8:			; <UNDEFINED> instruction: 0xf102fa21
   26eec:			; <UNDEFINED> instruction: 0xf102e00c
   26ef0:	svclt	0x00d80214
   26ef4:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
   26ef8:			; <UNDEFINED> instruction: 0xf102fa01
   26efc:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
   26f00:	b	1096e78 <__assert_fail@plt+0x1093640>
   26f04:	addsmi	r0, r0, ip, lsl #2
   26f08:	svclt	0x00a21ae4
   26f0c:	tstpl	r4, r1, lsl #22
   26f10:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
   26f14:	streq	lr, [r4], #-2671	; 0xfffff591
   26f18:	ble	735f9c <__assert_fail@plt+0x732764>
   26f1c:	cfstrsle	mvf3, [lr], {12}
   26f20:	ldreq	pc, [r4], #-260	; 0xfffffefc
   26f24:	eoreq	pc, r0, #196, 2	; 0x31
   26f28:			; <UNDEFINED> instruction: 0xf004fa20
   26f2c:	vpmax.u8	d15, d2, d1
   26f30:	andeq	lr, r3, r0, asr #20
   26f34:	vpmax.u8	d15, d4, d17
   26f38:	tsteq	r3, r5, asr #20
   26f3c:			; <UNDEFINED> instruction: 0xf1c4bd30
   26f40:			; <UNDEFINED> instruction: 0xf1c4040c
   26f44:	blx	8277cc <__assert_fail@plt+0x823f94>
   26f48:	blx	a2f58 <__assert_fail@plt+0x9f720>
   26f4c:	b	1063b64 <__assert_fail@plt+0x106032c>
   26f50:	strtmi	r0, [r9], -r3
   26f54:	blx	89641c <__assert_fail@plt+0x892be4>
   26f58:	strtmi	pc, [r9], -r4
   26f5c:			; <UNDEFINED> instruction: 0xf094bd30
   26f60:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
   26f64:	svclt	0x00061380
   26f68:	orrne	pc, r0, r1, lsl #9
   26f6c:	cfstrscc	mvf3, [r1, #-4]
   26f70:	b	2020cb0 <__assert_fail@plt+0x201d478>
   26f74:	svclt	0x00185c64
   26f78:			; <UNDEFINED> instruction: 0x5c65ea7f
   26f7c:	b	fe55b028 <__assert_fail@plt+0xfe5577f0>
   26f80:	svclt	0x00080f05
   26f84:	svceq	0x0002ea90
   26f88:	b	155afa4 <__assert_fail@plt+0x155776c>
   26f8c:	svclt	0x00040c00
   26f90:			; <UNDEFINED> instruction: 0x46104619
   26f94:	b	fe49645c <__assert_fail@plt+0xfe492c24>
   26f98:	svclt	0x001e0f03
   26f9c:	andcs	r2, r0, r0, lsl #2
   26fa0:	b	1816468 <__assert_fail@plt+0x1812c30>
   26fa4:	tstle	r5, r4, asr ip
   26fa8:	cmpmi	r9, r0, asr #32
   26fac:			; <UNDEFINED> instruction: 0xf041bf28
   26fb0:	ldflts	f4, [r0, #-0]
   26fb4:	streq	pc, [r0], #1300	; 0x514
   26fb8:			; <UNDEFINED> instruction: 0xf501bf3c
   26fbc:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
   26fc0:	strmi	pc, [r0, #-1]
   26fc4:	mvnsmi	pc, r5, asr #32
   26fc8:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
   26fcc:	andeq	pc, r0, pc, asr #32
   26fd0:	b	2016498 <__assert_fail@plt+0x2012c60>
   26fd4:	svclt	0x001a5c64
   26fd8:			; <UNDEFINED> instruction: 0x46104619
   26fdc:			; <UNDEFINED> instruction: 0x5c65ea7f
   26fe0:			; <UNDEFINED> instruction: 0x460bbf1c
   26fe4:	b	14387f4 <__assert_fail@plt+0x1434fbc>
   26fe8:	svclt	0x00063401
   26fec:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
   26ff0:	svceq	0x0003ea91
   26ff4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   26ff8:	svclt	0x0000bd30
   26ffc:	svceq	0x0000f090
   27000:	tstcs	r0, r4, lsl #30
   27004:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   27008:	strvs	pc, [r0], #1103	; 0x44f
   2700c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   27010:	streq	pc, [r0, #-79]	; 0xffffffb1
   27014:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   27018:	svclt	0x0000e750
   2701c:	svceq	0x0000f090
   27020:	tstcs	r0, r4, lsl #30
   27024:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   27028:	strvs	pc, [r0], #1103	; 0x44f
   2702c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   27030:	strmi	pc, [r0, #-16]
   27034:	submi	fp, r0, #72, 30	; 0x120
   27038:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   2703c:	svclt	0x0000e73e
   27040:	b	13e7150 <__assert_fail@plt+0x13e3918>
   27044:	b	13e77d4 <__assert_fail@plt+0x13e3f9c>
   27048:	b	13e7514 <__assert_fail@plt+0x13e3cdc>
   2704c:	svclt	0x001f7002
   27050:	cmnmi	pc, #18	; <UNPREDICTABLE>
   27054:	svcmi	0x007ff093
   27058:	msrpl	SPSR_, r1, lsl #1
   2705c:			; <UNDEFINED> instruction: 0xf0324770
   27060:	svclt	0x0008427f
   27064:			; <UNDEFINED> instruction: 0xf0934770
   27068:	svclt	0x00044f7f
   2706c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   27070:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   27074:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   27078:	strmi	pc, [r0, #-1]
   2707c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
   27080:	svclt	0x0000e71c
   27084:	andeq	lr, r1, #80, 20	; 0x50000
   27088:	ldrbmi	fp, [r0, -r8, lsl #30]!
   2708c:			; <UNDEFINED> instruction: 0xf04fb530
   27090:	and	r0, sl, r0, lsl #10
   27094:	andeq	lr, r1, #80, 20	; 0x50000
   27098:	ldrbmi	fp, [r0, -r8, lsl #30]!
   2709c:			; <UNDEFINED> instruction: 0xf011b530
   270a0:	strle	r4, [r2, #-1280]	; 0xfffffb00
   270a4:	bl	18779ac <__assert_fail@plt+0x1874174>
   270a8:	vst4.16	{d16,d18,d20,d22}, [pc], r1
   270ac:			; <UNDEFINED> instruction: 0xf1046480
   270b0:	b	17e8180 <__assert_fail@plt+0x17e4948>
   270b4:			; <UNDEFINED> instruction: 0xf43f5c91
   270b8:			; <UNDEFINED> instruction: 0xf04faed8
   270bc:	b	17e78d0 <__assert_fail@plt+0x17e4098>
   270c0:	svclt	0x00180cdc
   270c4:	b	17f38d8 <__assert_fail@plt+0x17f00a0>
   270c8:	svclt	0x00180cdc
   270cc:	bl	b38e0 <__assert_fail@plt+0xb00a8>
   270d0:			; <UNDEFINED> instruction: 0xf1c202dc
   270d4:	blx	27d5c <__assert_fail@plt+0x24524>
   270d8:	blx	8660ec <__assert_fail@plt+0x8628b4>
   270dc:	blx	a30ec <__assert_fail@plt+0x9f8b4>
   270e0:	b	10668f4 <__assert_fail@plt+0x10630bc>
   270e4:	blx	867124 <__assert_fail@plt+0x8638ec>
   270e8:	ldrmi	pc, [r4], #-258	; 0xfffffefe
   270ec:	svclt	0x0000e6bd
   270f0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   270f4:	svclt	0x00be2900
   270f8:			; <UNDEFINED> instruction: 0xf04f2000
   270fc:	and	r4, r6, r0, lsl #2
   27100:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   27104:			; <UNDEFINED> instruction: 0xf06fbf1c
   27108:			; <UNDEFINED> instruction: 0xf04f4100
   2710c:			; <UNDEFINED> instruction: 0xf00030ff
   27110:			; <UNDEFINED> instruction: 0xf1adb857
   27114:	stmdb	sp!, {r3, sl, fp}^
   27118:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   2711c:	blcs	5dd48 <__assert_fail@plt+0x5a510>
   27120:			; <UNDEFINED> instruction: 0xf000db1a
   27124:			; <UNDEFINED> instruction: 0xf8ddf875
   27128:	ldmib	sp, {r2, sp, lr, pc}^
   2712c:	andlt	r2, r4, r2, lsl #6
   27130:	submi	r4, r0, #112, 14	; 0x1c00000
   27134:	cmpeq	r1, r1, ror #22
   27138:	blle	6f1d40 <__assert_fail@plt+0x6ee508>
   2713c:			; <UNDEFINED> instruction: 0xf868f000
   27140:	ldrd	pc, [r4], -sp
   27144:	movwcs	lr, #10717	; 0x29dd
   27148:	submi	fp, r0, #4
   2714c:	cmpeq	r1, r1, ror #22
   27150:	bl	18f7aa0 <__assert_fail@plt+0x18f4268>
   27154:	ldrbmi	r0, [r0, -r3, asr #6]!
   27158:	bl	18f7aa8 <__assert_fail@plt+0x18f4270>
   2715c:			; <UNDEFINED> instruction: 0xf0000343
   27160:			; <UNDEFINED> instruction: 0xf8ddf857
   27164:	ldmib	sp, {r2, sp, lr, pc}^
   27168:	andlt	r2, r4, r2, lsl #6
   2716c:	bl	1877a74 <__assert_fail@plt+0x187423c>
   27170:	ldrbmi	r0, [r0, -r1, asr #2]!
   27174:	bl	18f7ac4 <__assert_fail@plt+0x18f428c>
   27178:			; <UNDEFINED> instruction: 0xf0000343
   2717c:			; <UNDEFINED> instruction: 0xf8ddf849
   27180:	ldmib	sp, {r2, sp, lr, pc}^
   27184:	andlt	r2, r4, r2, lsl #6
   27188:	bl	18f7ad8 <__assert_fail@plt+0x18f42a0>
   2718c:	ldrbmi	r0, [r0, -r3, asr #6]!
   27190:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   27194:	svclt	0x00082900
   27198:	svclt	0x001c2800
   2719c:	mvnscc	pc, pc, asr #32
   271a0:	rscscc	pc, pc, pc, asr #32
   271a4:	stmdalt	ip, {ip, sp, lr, pc}
   271a8:	stfeqd	f7, [r8], {173}	; 0xad
   271ac:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   271b0:			; <UNDEFINED> instruction: 0xf82ef000
   271b4:	ldrd	pc, [r4], -sp
   271b8:	movwcs	lr, #10717	; 0x29dd
   271bc:	ldrbmi	fp, [r0, -r4]!
   271c0:			; <UNDEFINED> instruction: 0xf04fb502
   271c4:			; <UNDEFINED> instruction: 0xf7db0008
   271c8:	stclt	15, cr14, [r2, #-584]	; 0xfffffdb8
   271cc:	andeq	r0, r0, r0
   271d0:	blvs	322854 <__assert_fail@plt+0x31f01c>
   271d4:	bleq	6222e0 <__assert_fail@plt+0x61eaa8>
   271d8:	blvs	1e2a7c <__assert_fail@plt+0x1df244>
   271dc:	blpl	2e2860 <__assert_fail@plt+0x2df028>
   271e0:	blvs	ff1e2cd8 <__assert_fail@plt+0xff1df4a0>
   271e4:	blmi	11e2ccc <__assert_fail@plt+0x11df494>
   271e8:	bne	462a48 <__assert_fail@plt+0x45f210>
   271ec:	blvc	11a2a04 <__assert_fail@plt+0x119f1cc>
   271f0:	blvc	ff222de8 <__assert_fail@plt+0xff21f5b0>
   271f4:	beq	fe462a58 <__assert_fail@plt+0xfe45f220>
   271f8:	svclt	0x00004770
   271fc:	andhi	pc, r0, pc, lsr #7
   27200:	andeq	r0, r0, r0
   27204:	ldclcc	0, cr0, [r0]
   27208:	andeq	r0, r0, r0
   2720c:	mvnsmi	r0, r0
   27210:	svclt	0x00084299
   27214:	push	{r4, r7, r9, lr}
   27218:			; <UNDEFINED> instruction: 0x46044ff0
   2721c:	andcs	fp, r0, r8, lsr pc
   27220:			; <UNDEFINED> instruction: 0xf8dd460d
   27224:	svclt	0x0038c024
   27228:	cmnle	fp, #1048576	; 0x100000
   2722c:			; <UNDEFINED> instruction: 0x46994690
   27230:			; <UNDEFINED> instruction: 0xf283fab3
   27234:	rsbsle	r2, r0, r0, lsl #22
   27238:			; <UNDEFINED> instruction: 0xf385fab5
   2723c:	rsble	r2, r8, r0, lsl #26
   27240:			; <UNDEFINED> instruction: 0xf1a21ad2
   27244:	blx	26aacc <__assert_fail@plt+0x267294>
   27248:	blx	265e58 <__assert_fail@plt+0x262620>
   2724c:			; <UNDEFINED> instruction: 0xf1c2f30e
   27250:	b	12e8ed8 <__assert_fail@plt+0x12e56a0>
   27254:	blx	a29e68 <__assert_fail@plt+0xa26630>
   27258:	b	1323e7c <__assert_fail@plt+0x1320644>
   2725c:	blx	229e70 <__assert_fail@plt+0x226638>
   27260:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   27264:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   27268:	andcs	fp, r0, ip, lsr pc
   2726c:	movwle	r4, #42497	; 0xa601
   27270:	bl	fed2f27c <__assert_fail@plt+0xfed2ba44>
   27274:	blx	282a4 <__assert_fail@plt+0x24a6c>
   27278:	blx	8636b8 <__assert_fail@plt+0x85fe80>
   2727c:	bl	19a3ea0 <__assert_fail@plt+0x19a0668>
   27280:	tstmi	r9, #46137344	; 0x2c00000
   27284:	bcs	374cc <__assert_fail@plt+0x33c94>
   27288:	b	141b380 <__assert_fail@plt+0x1417b48>
   2728c:	b	13e93fc <__assert_fail@plt+0x13e5bc4>
   27290:	b	1229804 <__assert_fail@plt+0x1225fcc>
   27294:	ldrmi	r7, [r6], -fp, asr #17
   27298:	bl	fed5f2cc <__assert_fail@plt+0xfed5ba94>
   2729c:	bl	1967ec4 <__assert_fail@plt+0x196468c>
   272a0:	ldmne	fp, {r0, r3, r9, fp}^
   272a4:	beq	2e1fd4 <__assert_fail@plt+0x2de79c>
   272a8:			; <UNDEFINED> instruction: 0xf14a1c5c
   272ac:	cfsh32cc	mvfx0, mvfx1, #0
   272b0:	strbmi	sp, [sp, #-7]
   272b4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   272b8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   272bc:	adfccsz	f4, f1, #5.0
   272c0:	blx	19baa4 <__assert_fail@plt+0x19826c>
   272c4:	blx	964ee8 <__assert_fail@plt+0x9616b0>
   272c8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   272cc:	vseleq.f32	s30, s28, s11
   272d0:	blx	96d6d8 <__assert_fail@plt+0x969ea0>
   272d4:	b	11252e4 <__assert_fail@plt+0x1121aac>
   272d8:			; <UNDEFINED> instruction: 0xf1a2040e
   272dc:			; <UNDEFINED> instruction: 0xf1c20720
   272e0:	blx	228b68 <__assert_fail@plt+0x225330>
   272e4:	blx	163ef4 <__assert_fail@plt+0x1606bc>
   272e8:	blx	164f0c <__assert_fail@plt+0x1616d4>
   272ec:	b	1123afc <__assert_fail@plt+0x11202c4>
   272f0:	blx	927f14 <__assert_fail@plt+0x9246dc>
   272f4:	bl	11a4b14 <__assert_fail@plt+0x11a12dc>
   272f8:	teqmi	r3, #1073741824	; 0x40000000
   272fc:	strbmi	r1, [r5], -r0, lsl #21
   27300:	tsteq	r3, r1, ror #22
   27304:	svceq	0x0000f1bc
   27308:	stmib	ip, {r0, ip, lr, pc}^
   2730c:	pop	{r8, sl, lr}
   27310:	blx	fed4b2d8 <__assert_fail@plt+0xfed47aa0>
   27314:	msrcc	CPSR_, #132, 6	; 0x10000002
   27318:	blx	fee61168 <__assert_fail@plt+0xfee5d930>
   2731c:	blx	feda3d44 <__assert_fail@plt+0xfeda050c>
   27320:	eorcc	pc, r0, #335544322	; 0x14000002
   27324:	orrle	r2, fp, r0, lsl #26
   27328:	svclt	0x0000e7f3
   2732c:	mvnsmi	lr, #737280	; 0xb4000
   27330:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   27334:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   27338:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   2733c:	mrc	7, 4, APSR_nzcv, cr12, cr11, {6}
   27340:	blne	1db853c <__assert_fail@plt+0x1db4d04>
   27344:	strhle	r1, [sl], -r6
   27348:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   2734c:	svccc	0x0004f855
   27350:	strbmi	r3, [sl], -r1, lsl #8
   27354:	ldrtmi	r4, [r8], -r1, asr #12
   27358:	adcmi	r4, r6, #152, 14	; 0x2600000
   2735c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   27360:	svclt	0x000083f8
   27364:	ldrdeq	r6, [r1], -r2
   27368:	andeq	r6, r1, r8, asr #21
   2736c:	svclt	0x00004770
   27370:	tstcs	r0, r2, lsl #22
   27374:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   27378:	stmdblt	r8, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2737c:	andeq	r7, r1, ip, lsl #25

Disassembly of section .fini:

00027380 <.fini>:
   27380:	push	{r3, lr}
   27384:	pop	{r3, pc}
