#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x156f59460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x156f51c50 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x156f6fbe0_0 .net "active", 0 0, v0x156f6e140_0;  1 drivers
v0x156f6fc70_0 .var "clk", 0 0;
v0x156f6fd00_0 .var "clk_enable", 0 0;
v0x156f6fd90_0 .net "data_address", 31 0, L_0x156f75500;  1 drivers
v0x156f6fe20_0 .net "data_read", 0 0, v0x156f6ec00_0;  1 drivers
v0x156f6fef0_0 .var "data_readdata", 31 0;
v0x156f6ff80_0 .net "data_write", 0 0, v0x156f6ed30_0;  1 drivers
v0x156f70030_0 .net "data_writedata", 31 0, v0x156f6edd0_0;  1 drivers
v0x156f700e0_0 .net "instr_address", 31 0, L_0x156f76750;  1 drivers
v0x156f70210_0 .var "instr_readdata", 31 0;
v0x156f702a0_0 .net "register_v0", 31 0, v0x156f6fb50_0;  1 drivers
v0x156f70330_0 .var "reset", 0 0;
S_0x156f590f0 .scope module, "dut" "mips_cpu_harvard" 3 63, 4 1 0, S_0x156f51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x156f749d0 .functor BUFZ 1, L_0x156f725e0, C4<0>, C4<0>, C4<0>;
L_0x156f750c0 .functor BUFZ 32, L_0x156f74c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156f75500 .functor BUFZ 32, v0x156f68820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156f75d80 .functor OR 1, L_0x156f759e0, L_0x156f75ca0, C4<0>, C4<0>;
L_0x156f76570 .functor OR 1, L_0x156f76300, L_0x156f76120, C4<0>, C4<0>;
L_0x156f76660 .functor AND 1, L_0x156f75fe0, L_0x156f76570, C4<1>, C4<1>;
L_0x156f76750 .functor BUFZ 32, v0x156f6bbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148050208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f6cf10_0 .net/2u *"_ivl_20", 15 0, L_0x148050208;  1 drivers
v0x156f6cfa0_0 .net *"_ivl_23", 15 0, L_0x156f75170;  1 drivers
L_0x148050298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x156f6d030_0 .net/2u *"_ivl_30", 31 0, L_0x148050298;  1 drivers
v0x156f6d0c0_0 .net *"_ivl_34", 31 0, L_0x156f75890;  1 drivers
L_0x1480502e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f6d150_0 .net *"_ivl_37", 25 0, L_0x1480502e0;  1 drivers
L_0x148050328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x156f6d220_0 .net/2u *"_ivl_38", 31 0, L_0x148050328;  1 drivers
v0x156f6d2c0_0 .net *"_ivl_40", 0 0, L_0x156f759e0;  1 drivers
v0x156f6d360_0 .net *"_ivl_42", 31 0, L_0x156f75ac0;  1 drivers
L_0x148050370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f6d410_0 .net *"_ivl_45", 25 0, L_0x148050370;  1 drivers
L_0x1480503b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x156f6d520_0 .net/2u *"_ivl_46", 31 0, L_0x1480503b8;  1 drivers
v0x156f6d5d0_0 .net *"_ivl_48", 0 0, L_0x156f75ca0;  1 drivers
v0x156f6d670_0 .net *"_ivl_52", 31 0, L_0x156f75e70;  1 drivers
L_0x148050400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f6d720_0 .net *"_ivl_55", 25 0, L_0x148050400;  1 drivers
L_0x148050448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f6d7d0_0 .net/2u *"_ivl_56", 31 0, L_0x148050448;  1 drivers
v0x156f6d880_0 .net *"_ivl_58", 0 0, L_0x156f75fe0;  1 drivers
v0x156f6d920_0 .net *"_ivl_60", 31 0, L_0x156f76080;  1 drivers
L_0x148050490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f6d9d0_0 .net *"_ivl_63", 25 0, L_0x148050490;  1 drivers
L_0x1480504d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x156f6db60_0 .net/2u *"_ivl_64", 31 0, L_0x1480504d8;  1 drivers
v0x156f6dbf0_0 .net *"_ivl_66", 0 0, L_0x156f76300;  1 drivers
v0x156f6dc90_0 .net *"_ivl_68", 31 0, L_0x156f763a0;  1 drivers
v0x156f6dd40_0 .net *"_ivl_7", 4 0, L_0x156f74610;  1 drivers
L_0x148050520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f6ddf0_0 .net *"_ivl_71", 25 0, L_0x148050520;  1 drivers
L_0x148050568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x156f6dea0_0 .net/2u *"_ivl_72", 31 0, L_0x148050568;  1 drivers
v0x156f6df50_0 .net *"_ivl_74", 0 0, L_0x156f76120;  1 drivers
v0x156f6dff0_0 .net *"_ivl_77", 0 0, L_0x156f76570;  1 drivers
v0x156f6e090_0 .net *"_ivl_9", 4 0, L_0x156f746b0;  1 drivers
v0x156f6e140_0 .var "active", 0 0;
v0x156f6e1e0_0 .net "alu_control_out", 3 0, v0x156f68c70_0;  1 drivers
v0x156f6e2c0_0 .net "alu_fcode", 5 0, L_0x156f74fe0;  1 drivers
v0x156f6e350_0 .net "alu_op", 1 0, L_0x156f73c80;  1 drivers
v0x156f6e3e0_0 .net "alu_op1", 31 0, L_0x156f750c0;  1 drivers
v0x156f6e470_0 .net "alu_op2", 31 0, L_0x156f75400;  1 drivers
v0x156f6e500_0 .net "alu_out", 31 0, v0x156f68820_0;  1 drivers
v0x156f6da80_0 .net "alu_src", 0 0, L_0x156f71f10;  1 drivers
v0x156f6e790_0 .net "alu_z_flag", 0 0, L_0x156f75630;  1 drivers
v0x156f6e820_0 .net "branch", 0 0, L_0x156f73680;  1 drivers
v0x156f6e8d0_0 .net "clk", 0 0, v0x156f6fc70_0;  1 drivers
v0x156f6e9a0_0 .net "clk_enable", 0 0, v0x156f6fd00_0;  1 drivers
v0x156f6ea30_0 .net "curr_addr", 31 0, v0x156f6bbd0_0;  1 drivers
v0x156f6eae0_0 .net "curr_addr_p4", 31 0, L_0x156f75750;  1 drivers
v0x156f6eb70_0 .net "data_address", 31 0, L_0x156f75500;  alias, 1 drivers
v0x156f6ec00_0 .var "data_read", 0 0;
v0x156f6ec90_0 .net "data_readdata", 31 0, v0x156f6fef0_0;  1 drivers
v0x156f6ed30_0 .var "data_write", 0 0;
v0x156f6edd0_0 .var "data_writedata", 31 0;
v0x156f6ee80_0 .net "instr_address", 31 0, L_0x156f76750;  alias, 1 drivers
v0x156f6ef30_0 .net "instr_opcode", 5 0, L_0x156f71280;  1 drivers
v0x156f6eff0_0 .net "instr_readdata", 31 0, v0x156f70210_0;  1 drivers
v0x156f6f090_0 .net "j_type", 0 0, L_0x156f75d80;  1 drivers
v0x156f6f130_0 .net "jr_type", 0 0, L_0x156f76660;  1 drivers
v0x156f6f1d0_0 .net "mem_read", 0 0, L_0x156f72b50;  1 drivers
v0x156f6f280_0 .net "mem_to_reg", 0 0, L_0x156f721b0;  1 drivers
v0x156f6f330_0 .net "mem_write", 0 0, L_0x156f730f0;  1 drivers
v0x156f6f3e0_0 .var "next_instr_addr", 31 0;
v0x156f6f470_0 .net "offset", 31 0, L_0x156f75360;  1 drivers
v0x156f6f510_0 .net "reg_a_read_data", 31 0, L_0x156f74c40;  1 drivers
v0x156f6f5d0_0 .net "reg_a_read_index", 4 0, L_0x156f744f0;  1 drivers
v0x156f6f680_0 .net "reg_b_read_data", 31 0, L_0x156f74ef0;  1 drivers
v0x156f6f730_0 .net "reg_b_read_index", 4 0, L_0x156f73ff0;  1 drivers
v0x156f6f7e0_0 .net "reg_dst", 0 0, L_0x156f71a80;  1 drivers
v0x156f6f890_0 .net "reg_write", 0 0, L_0x156f725e0;  1 drivers
v0x156f6f940_0 .net "reg_write_data", 31 0, L_0x156f74870;  1 drivers
v0x156f6f9f0_0 .net "reg_write_enable", 0 0, L_0x156f749d0;  1 drivers
v0x156f6faa0_0 .net "reg_write_index", 4 0, L_0x156f74750;  1 drivers
v0x156f6fb50_0 .var "register_v0", 31 0;
v0x156f6e590_0 .net "reset", 0 0, v0x156f70330_0;  1 drivers
E_0x156f54150/0 .event edge, v0x156f6b170_0, v0x156f68910_0, v0x156f6eae0_0, v0x156f6f470_0;
E_0x156f54150/1 .event edge, v0x156f6f090_0, v0x156f6eff0_0, v0x156f6f130_0, v0x156f6c6e0_0;
E_0x156f54150 .event/or E_0x156f54150/0, E_0x156f54150/1;
L_0x156f71280 .part v0x156f70210_0, 26, 6;
L_0x156f744f0 .part v0x156f70210_0, 21, 5;
L_0x156f73ff0 .part v0x156f70210_0, 16, 5;
L_0x156f74610 .part v0x156f70210_0, 11, 5;
L_0x156f746b0 .part v0x156f70210_0, 16, 5;
L_0x156f74750 .functor MUXZ 5, L_0x156f746b0, L_0x156f74610, L_0x156f71a80, C4<>;
L_0x156f74870 .functor MUXZ 32, v0x156f68820_0, v0x156f6fef0_0, L_0x156f721b0, C4<>;
L_0x156f74fe0 .part v0x156f70210_0, 0, 6;
L_0x156f75170 .part v0x156f70210_0, 0, 16;
L_0x156f75360 .concat [ 16 16 0 0], L_0x156f75170, L_0x148050208;
L_0x156f75400 .functor MUXZ 32, L_0x156f74ef0, L_0x156f75360, L_0x156f71f10, C4<>;
L_0x156f75750 .arith/sum 32, v0x156f6bbd0_0, L_0x148050298;
L_0x156f75890 .concat [ 6 26 0 0], L_0x156f71280, L_0x1480502e0;
L_0x156f759e0 .cmp/eq 32, L_0x156f75890, L_0x148050328;
L_0x156f75ac0 .concat [ 6 26 0 0], L_0x156f71280, L_0x148050370;
L_0x156f75ca0 .cmp/eq 32, L_0x156f75ac0, L_0x1480503b8;
L_0x156f75e70 .concat [ 6 26 0 0], L_0x156f71280, L_0x148050400;
L_0x156f75fe0 .cmp/eq 32, L_0x156f75e70, L_0x148050448;
L_0x156f76080 .concat [ 6 26 0 0], L_0x156f74fe0, L_0x148050490;
L_0x156f76300 .cmp/eq 32, L_0x156f76080, L_0x1480504d8;
L_0x156f763a0 .concat [ 6 26 0 0], L_0x156f74fe0, L_0x148050520;
L_0x156f76120 .cmp/eq 32, L_0x156f763a0, L_0x148050568;
S_0x156f56000 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x156f590f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148050250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f0fcc0_0 .net/2u *"_ivl_0", 31 0, L_0x148050250;  1 drivers
v0x156f68600_0 .net "control", 3 0, v0x156f68c70_0;  alias, 1 drivers
v0x156f686b0_0 .net "op1", 31 0, L_0x156f750c0;  alias, 1 drivers
v0x156f68770_0 .net "op2", 31 0, L_0x156f75400;  alias, 1 drivers
v0x156f68820_0 .var "result", 31 0;
v0x156f68910_0 .net "z_flag", 0 0, L_0x156f75630;  alias, 1 drivers
E_0x156f515f0 .event edge, v0x156f68770_0, v0x156f686b0_0, v0x156f68600_0;
L_0x156f75630 .cmp/eq 32, v0x156f68820_0, L_0x148050250;
S_0x156f68a30 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x156f590f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x156f68c70_0 .var "alu_control_out", 3 0;
v0x156f68d30_0 .net "alu_fcode", 5 0, L_0x156f74fe0;  alias, 1 drivers
v0x156f68dd0_0 .net "alu_opcode", 1 0, L_0x156f73c80;  alias, 1 drivers
E_0x156f68c40 .event edge, v0x156f68dd0_0, v0x156f68d30_0;
S_0x156f68ee0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x156f590f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x156f71a80 .functor AND 1, L_0x156f714d0, L_0x156f719a0, C4<1>, C4<1>;
L_0x156f71c90 .functor AND 1, L_0x156f71bb0, L_0x156f715f0, C4<1>, C4<1>;
L_0x156f71d40 .functor AND 1, L_0x156f71c90, L_0x156f71750, C4<1>, C4<1>;
L_0x156f71f10 .functor AND 1, L_0x156f71d40, L_0x156f71e30, C4<1>, C4<1>;
L_0x156f721b0 .functor AND 1, L_0x156f72040, L_0x156f715f0, C4<1>, C4<1>;
L_0x156f722a0 .functor AND 1, L_0x156f714d0, L_0x156f715f0, C4<1>, C4<1>;
L_0x156f723b0 .functor AND 1, L_0x156f722a0, L_0x156f72310, C4<1>, C4<1>;
L_0x156f725e0 .functor AND 1, L_0x156f723b0, L_0x156f724e0, C4<1>, C4<1>;
L_0x156f72770 .functor AND 1, L_0x156f726d0, L_0x156f715f0, C4<1>, C4<1>;
L_0x156f729c0 .functor AND 1, L_0x156f72770, L_0x156f72830, C4<1>, C4<1>;
L_0x156f72b50 .functor AND 1, L_0x156f729c0, L_0x156f72a30, C4<1>, C4<1>;
L_0x156f72950 .functor AND 1, L_0x156f72ca0, L_0x156f72dc0, C4<1>, C4<1>;
L_0x156f72ea0 .functor AND 1, L_0x156f72950, L_0x156f71750, C4<1>, C4<1>;
L_0x156f730f0 .functor AND 1, L_0x156f72ea0, L_0x156f72fc0, C4<1>, C4<1>;
L_0x156f72220 .functor AND 1, L_0x156f73160, L_0x156f73300, C4<1>, C4<1>;
L_0x156f72f50 .functor AND 1, L_0x156f72220, L_0x156f73540, C4<1>, C4<1>;
L_0x156f73680 .functor AND 1, L_0x156f72f50, L_0x156f71890, C4<1>, C4<1>;
L_0x156f738c0 .functor AND 1, L_0x156f714d0, L_0x156f73770, C4<1>, C4<1>;
L_0x156f739d0 .functor AND 1, L_0x156f738c0, L_0x156f73930, C4<1>, C4<1>;
L_0x156f73060 .functor AND 1, L_0x156f739d0, L_0x156f73b20, C4<1>, C4<1>;
L_0x156f73bc0 .functor AND 1, L_0x156f73d60, L_0x156f73ed0, C4<1>, C4<1>;
L_0x156f728d0 .functor AND 1, L_0x156f73bc0, L_0x156f73a80, C4<1>, C4<1>;
L_0x156f74280 .functor AND 1, L_0x156f728d0, L_0x156f71890, C4<1>, C4<1>;
v0x156f691e0_0 .net *"_ivl_0", 31 0, L_0x156f713a0;  1 drivers
v0x156f69290_0 .net *"_ivl_102", 0 0, L_0x156f73d60;  1 drivers
v0x156f69330_0 .net *"_ivl_104", 0 0, L_0x156f73ed0;  1 drivers
v0x156f693e0_0 .net *"_ivl_106", 0 0, L_0x156f73bc0;  1 drivers
v0x156f69480_0 .net *"_ivl_108", 0 0, L_0x156f73a80;  1 drivers
v0x156f69560_0 .net *"_ivl_110", 0 0, L_0x156f728d0;  1 drivers
v0x156f69600_0 .net *"_ivl_112", 0 0, L_0x156f74280;  1 drivers
L_0x1480500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x156f696a0_0 .net/2u *"_ivl_12", 5 0, L_0x1480500e8;  1 drivers
L_0x148050130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x156f69750_0 .net/2u *"_ivl_16", 5 0, L_0x148050130;  1 drivers
v0x156f69860_0 .net *"_ivl_21", 0 0, L_0x156f719a0;  1 drivers
v0x156f69900_0 .net *"_ivl_25", 0 0, L_0x156f71bb0;  1 drivers
v0x156f699a0_0 .net *"_ivl_27", 0 0, L_0x156f71c90;  1 drivers
v0x156f69a40_0 .net *"_ivl_29", 0 0, L_0x156f71d40;  1 drivers
L_0x148050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f69ae0_0 .net *"_ivl_3", 25 0, L_0x148050010;  1 drivers
v0x156f69b90_0 .net *"_ivl_31", 0 0, L_0x156f71e30;  1 drivers
v0x156f69c30_0 .net *"_ivl_35", 0 0, L_0x156f72040;  1 drivers
v0x156f69cd0_0 .net *"_ivl_39", 0 0, L_0x156f722a0;  1 drivers
L_0x148050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156f69e60_0 .net/2u *"_ivl_4", 31 0, L_0x148050058;  1 drivers
v0x156f69ef0_0 .net *"_ivl_41", 0 0, L_0x156f72310;  1 drivers
v0x156f69f80_0 .net *"_ivl_43", 0 0, L_0x156f723b0;  1 drivers
v0x156f6a020_0 .net *"_ivl_45", 0 0, L_0x156f724e0;  1 drivers
v0x156f6a0c0_0 .net *"_ivl_49", 0 0, L_0x156f726d0;  1 drivers
v0x156f6a160_0 .net *"_ivl_51", 0 0, L_0x156f72770;  1 drivers
v0x156f6a200_0 .net *"_ivl_53", 0 0, L_0x156f72830;  1 drivers
v0x156f6a2a0_0 .net *"_ivl_55", 0 0, L_0x156f729c0;  1 drivers
v0x156f6a340_0 .net *"_ivl_57", 0 0, L_0x156f72a30;  1 drivers
v0x156f6a3e0_0 .net *"_ivl_61", 0 0, L_0x156f72ca0;  1 drivers
v0x156f6a480_0 .net *"_ivl_63", 0 0, L_0x156f72dc0;  1 drivers
v0x156f6a520_0 .net *"_ivl_65", 0 0, L_0x156f72950;  1 drivers
v0x156f6a5c0_0 .net *"_ivl_67", 0 0, L_0x156f72ea0;  1 drivers
v0x156f6a660_0 .net *"_ivl_69", 0 0, L_0x156f72fc0;  1 drivers
v0x156f6a700_0 .net *"_ivl_73", 0 0, L_0x156f73160;  1 drivers
v0x156f6a7a0_0 .net *"_ivl_75", 0 0, L_0x156f73300;  1 drivers
v0x156f69d70_0 .net *"_ivl_77", 0 0, L_0x156f72220;  1 drivers
v0x156f6aa30_0 .net *"_ivl_79", 0 0, L_0x156f73540;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x156f6aac0_0 .net/2u *"_ivl_8", 5 0, L_0x1480500a0;  1 drivers
v0x156f6ab50_0 .net *"_ivl_81", 0 0, L_0x156f72f50;  1 drivers
v0x156f6abe0_0 .net *"_ivl_87", 0 0, L_0x156f73770;  1 drivers
v0x156f6ac70_0 .net *"_ivl_89", 0 0, L_0x156f738c0;  1 drivers
v0x156f6ad10_0 .net *"_ivl_91", 0 0, L_0x156f73930;  1 drivers
v0x156f6adb0_0 .net *"_ivl_93", 0 0, L_0x156f739d0;  1 drivers
v0x156f6ae50_0 .net *"_ivl_95", 0 0, L_0x156f73b20;  1 drivers
v0x156f6aef0_0 .net *"_ivl_97", 0 0, L_0x156f73060;  1 drivers
v0x156f6af90_0 .net "alu_op", 1 0, L_0x156f73c80;  alias, 1 drivers
v0x156f6b050_0 .net "alu_src", 0 0, L_0x156f71f10;  alias, 1 drivers
v0x156f6b0e0_0 .net "beq", 0 0, L_0x156f71890;  1 drivers
v0x156f6b170_0 .net "branch", 0 0, L_0x156f73680;  alias, 1 drivers
v0x156f6b200_0 .net "instr_opcode", 5 0, L_0x156f71280;  alias, 1 drivers
v0x156f6b290_0 .var "jump", 0 0;
v0x156f6b320_0 .net "lw", 0 0, L_0x156f715f0;  1 drivers
v0x156f6b3b0_0 .net "mem_read", 0 0, L_0x156f72b50;  alias, 1 drivers
v0x156f6b440_0 .net "mem_to_reg", 0 0, L_0x156f721b0;  alias, 1 drivers
v0x156f6b4d0_0 .net "mem_write", 0 0, L_0x156f730f0;  alias, 1 drivers
v0x156f6b570_0 .net "r_format", 0 0, L_0x156f714d0;  1 drivers
v0x156f6b610_0 .net "reg_dst", 0 0, L_0x156f71a80;  alias, 1 drivers
v0x156f6b6b0_0 .net "reg_write", 0 0, L_0x156f725e0;  alias, 1 drivers
v0x156f6b750_0 .net "sw", 0 0, L_0x156f71750;  1 drivers
L_0x156f713a0 .concat [ 6 26 0 0], L_0x156f71280, L_0x148050010;
L_0x156f714d0 .cmp/eq 32, L_0x156f713a0, L_0x148050058;
L_0x156f715f0 .cmp/eq 6, L_0x156f71280, L_0x1480500a0;
L_0x156f71750 .cmp/eq 6, L_0x156f71280, L_0x1480500e8;
L_0x156f71890 .cmp/eq 6, L_0x156f71280, L_0x148050130;
L_0x156f719a0 .reduce/nor L_0x156f715f0;
L_0x156f71bb0 .reduce/nor L_0x156f714d0;
L_0x156f71e30 .reduce/nor L_0x156f71890;
L_0x156f72040 .reduce/nor L_0x156f714d0;
L_0x156f72310 .reduce/nor L_0x156f71750;
L_0x156f724e0 .reduce/nor L_0x156f71890;
L_0x156f726d0 .reduce/nor L_0x156f714d0;
L_0x156f72830 .reduce/nor L_0x156f71750;
L_0x156f72a30 .reduce/nor L_0x156f71890;
L_0x156f72ca0 .reduce/nor L_0x156f714d0;
L_0x156f72dc0 .reduce/nor L_0x156f715f0;
L_0x156f72fc0 .reduce/nor L_0x156f71890;
L_0x156f73160 .reduce/nor L_0x156f714d0;
L_0x156f73300 .reduce/nor L_0x156f715f0;
L_0x156f73540 .reduce/nor L_0x156f71750;
L_0x156f73770 .reduce/nor L_0x156f715f0;
L_0x156f73930 .reduce/nor L_0x156f71750;
L_0x156f73b20 .reduce/nor L_0x156f71890;
L_0x156f73c80 .concat8 [ 1 1 0 0], L_0x156f74280, L_0x156f73060;
L_0x156f73d60 .reduce/nor L_0x156f714d0;
L_0x156f73ed0 .reduce/nor L_0x156f715f0;
L_0x156f73a80 .reduce/nor L_0x156f71750;
S_0x156f6b8e0 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x156f590f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x156f6bb20_0 .net "clk", 0 0, v0x156f6fc70_0;  alias, 1 drivers
v0x156f6bbd0_0 .var "curr_addr", 31 0;
v0x156f6bc80_0 .net "next_addr", 31 0, v0x156f6f3e0_0;  1 drivers
v0x156f6bd40_0 .net "reset", 0 0, v0x156f70330_0;  alias, 1 drivers
E_0x156f6bad0 .event posedge, v0x156f6bb20_0;
S_0x156f6be40 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x156f590f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x156f74c40 .functor BUFZ 32, L_0x156f74a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156f74ef0 .functor BUFZ 32, L_0x156f74d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156f6c180_0 .net *"_ivl_0", 31 0, L_0x156f74a80;  1 drivers
v0x156f6c220_0 .net *"_ivl_10", 6 0, L_0x156f74dd0;  1 drivers
L_0x1480501c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156f6c2c0_0 .net *"_ivl_13", 1 0, L_0x1480501c0;  1 drivers
v0x156f6c370_0 .net *"_ivl_2", 6 0, L_0x156f74b20;  1 drivers
L_0x148050178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156f6c420_0 .net *"_ivl_5", 1 0, L_0x148050178;  1 drivers
v0x156f6c510_0 .net *"_ivl_8", 31 0, L_0x156f74d30;  1 drivers
v0x156f6c5c0_0 .net "r_clk", 0 0, v0x156f6fc70_0;  alias, 1 drivers
v0x156f6c650_0 .net "r_clk_enable", 0 0, v0x156f6fd00_0;  alias, 1 drivers
v0x156f6c6e0_0 .net "read_data1", 31 0, L_0x156f74c40;  alias, 1 drivers
v0x156f6c810_0 .net "read_data2", 31 0, L_0x156f74ef0;  alias, 1 drivers
v0x156f6c8c0_0 .net "read_reg1", 4 0, L_0x156f744f0;  alias, 1 drivers
v0x156f6c970_0 .net "read_reg2", 4 0, L_0x156f73ff0;  alias, 1 drivers
v0x156f6ca20 .array "registers", 31 0, 31 0;
v0x156f6cac0_0 .net "reset", 0 0, v0x156f70330_0;  alias, 1 drivers
v0x156f6cb70_0 .net "write_control", 0 0, L_0x156f749d0;  alias, 1 drivers
v0x156f6cc00_0 .net "write_data", 31 0, L_0x156f74870;  alias, 1 drivers
v0x156f6cc90_0 .net "write_reg", 4 0, L_0x156f74750;  alias, 1 drivers
L_0x156f74a80 .array/port v0x156f6ca20, L_0x156f74b20;
L_0x156f74b20 .concat [ 5 2 0 0], L_0x156f744f0, L_0x148050178;
L_0x156f74d30 .array/port v0x156f6ca20, L_0x156f74dd0;
L_0x156f74dd0 .concat [ 5 2 0 0], L_0x156f73ff0, L_0x1480501c0;
S_0x156f48480 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x156f768e0 .functor BUFZ 32, L_0x156f76840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156f703f0_0 .net *"_ivl_0", 31 0, L_0x156f76840;  1 drivers
o0x148019f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x156f70490_0 .net "clk", 0 0, o0x148019f30;  0 drivers
o0x148019f60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x156f70530_0 .net "data_address", 31 0, o0x148019f60;  0 drivers
o0x148019f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x156f705f0_0 .net "data_read", 0 0, o0x148019f90;  0 drivers
v0x156f70690_0 .net "data_readdata", 31 0, L_0x156f768e0;  1 drivers
o0x148019ff0 .functor BUFZ 1, C4<z>; HiZ drive
v0x156f70780_0 .net "data_write", 0 0, o0x148019ff0;  0 drivers
o0x14801a020 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x156f70820_0 .net "data_writedata", 31 0, o0x14801a020;  0 drivers
v0x156f708d0_0 .var/i "i", 31 0;
v0x156f70980 .array "ram", 0 65535, 31 0;
E_0x156f703c0 .event posedge, v0x156f70490_0;
L_0x156f76840 .array/port v0x156f70980, o0x148019f60;
S_0x156f5cac0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x156f3b4f0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x156f76c30 .functor BUFZ 32, L_0x156f76990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156f70d60_0 .net *"_ivl_0", 31 0, L_0x156f76990;  1 drivers
v0x156f70e20_0 .net *"_ivl_3", 29 0, L_0x156f76a30;  1 drivers
v0x156f70ec0_0 .net *"_ivl_4", 31 0, L_0x156f76ad0;  1 drivers
L_0x1480505b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156f70f60_0 .net *"_ivl_7", 1 0, L_0x1480505b0;  1 drivers
o0x14801a290 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x156f71010_0 .net "instr_address", 31 0, o0x14801a290;  0 drivers
v0x156f71100_0 .net "instr_readdata", 31 0, L_0x156f76c30;  1 drivers
v0x156f711b0 .array "memory1", 0 1073741823, 31 0;
L_0x156f76990 .array/port v0x156f711b0, L_0x156f76ad0;
L_0x156f76a30 .part o0x14801a290, 0, 30;
L_0x156f76ad0 .concat [ 30 2 0 0], L_0x156f76a30, L_0x1480505b0;
S_0x156f70b10 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x156f5cac0;
 .timescale 0 0;
v0x156f70cd0_0 .var/i "i", 31 0;
    .scope S_0x156f6be40;
T_0 ;
    %wait E_0x156f6bad0;
    %load/vec4 v0x156f6cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x156f6c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x156f6cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x156f6cc00_0;
    %load/vec4 v0x156f6cc90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f6ca20, 0, 4;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x156f68a30;
T_1 ;
    %wait E_0x156f68c40;
    %load/vec4 v0x156f68dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156f68c70_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x156f68dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x156f68c70_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x156f68dd0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x156f68d30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156f68c70_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x156f68c70_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x156f68c70_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x156f68c70_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x156f68c70_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x156f56000;
T_2 ;
    %wait E_0x156f515f0;
    %load/vec4 v0x156f68600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156f68820_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x156f686b0_0;
    %load/vec4 v0x156f68770_0;
    %and;
    %assign/vec4 v0x156f68820_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x156f686b0_0;
    %load/vec4 v0x156f68770_0;
    %or;
    %assign/vec4 v0x156f68820_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x156f686b0_0;
    %load/vec4 v0x156f68770_0;
    %add;
    %assign/vec4 v0x156f68820_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x156f686b0_0;
    %load/vec4 v0x156f68770_0;
    %sub;
    %assign/vec4 v0x156f68820_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x156f686b0_0;
    %load/vec4 v0x156f68770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x156f68820_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x156f686b0_0;
    %load/vec4 v0x156f68770_0;
    %or;
    %inv;
    %assign/vec4 v0x156f68820_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x156f6b8e0;
T_3 ;
    %wait E_0x156f6bad0;
    %load/vec4 v0x156f6bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x156f6bbd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x156f6bc80_0;
    %assign/vec4 v0x156f6bbd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x156f590f0;
T_4 ;
    %wait E_0x156f54150;
    %load/vec4 v0x156f6e820_0;
    %load/vec4 v0x156f6e790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x156f6eae0_0;
    %load/vec4 v0x156f6f470_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x156f6f3e0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x156f6f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x156f6eae0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x156f6eff0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x156f6f3e0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x156f6f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x156f6f510_0;
    %store/vec4 v0x156f6f3e0_0, 0, 32;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x156f51c50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6fc70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x156f6fc70_0;
    %inv;
    %store/vec4 v0x156f6fc70_0, 0, 1;
    %delay 1, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x156f51c50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f70330_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f70330_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f70330_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x156f700e0_0;
    %cmpi/e 3217031168, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000010, "wrong instr addr" {0 0 0};
T_6.1 ;
    %load/vec4 v0x156f700e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 55 "$fatal", 32'sb00000000000000000000000000000010, "yeet" {0 0 0};
T_6.3 ;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x156f70210_0, 0, 32;
    %vpi_call/w 3 59 "$display", "succ" {0 0 0};
    %vpi_call/w 3 60 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x156f48480;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f708d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x156f708d0_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x156f708d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f70980, 0, 4;
    %load/vec4 v0x156f708d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156f708d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x156f48480;
T_8 ;
    %wait E_0x156f703c0;
    %load/vec4 v0x156f70780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x156f70820_0;
    %ix/getv 3, v0x156f70530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156f70980, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x156f5cac0;
T_9 ;
    %fork t_1, S_0x156f70b10;
    %jmp t_0;
    .scope S_0x156f70b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f70cd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x156f70cd0_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x156f70cd0_0;
    %store/vec4a v0x156f711b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x156f70cd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x156f70cd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f711b0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f711b0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f711b0, 4, 0;
    %end;
    .scope S_0x156f5cac0;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
