|CoCo_HDMI
RST => reset.DATAIN
Clk => Clk.IN2
TMDS[0] << MC6847_gen4:VDG.TMDS
TMDS[1] << MC6847_gen4:VDG.TMDS
TMDS[2] << MC6847_gen4:VDG.TMDS
TMDS_clk << MC6847_gen4:VDG.TMDS_clk
debug => debug_s.DATAIN
ps2_clk_d => PS2_keyboard:PS2_inst.ps2_clk_d
ps2_data_d => PS2_keyboard:PS2_inst.ps2_data_d
ps2_clk_q << PS2_keyboard:PS2_inst.ps2_clk_q
ps2_data_q << PS2_keyboard:PS2_inst.ps2_data_q
SDRAM_CLK << PLL_GFX:PLL1.c3
SDRAM_CKE << SN74LS783:SAM.SDRAM_CKE
SDRAM_CSn << SN74LS783:SAM.SDRAM_CSn
SDRAM_WREn << SN74LS783:SAM.SDRAM_WREn
SDRAM_CASn << SN74LS783:SAM.SDRAM_CASn
SDRAM_RASn << SN74LS783:SAM.SDRAM_RASn
SDRAM_A[0] << SN74LS783:SAM.SDRAM_A[0]
SDRAM_A[1] << SN74LS783:SAM.SDRAM_A[1]
SDRAM_A[2] << SN74LS783:SAM.SDRAM_A[2]
SDRAM_A[3] << SN74LS783:SAM.SDRAM_A[3]
SDRAM_A[4] << SN74LS783:SAM.SDRAM_A[4]
SDRAM_A[5] << SN74LS783:SAM.SDRAM_A[5]
SDRAM_A[6] << SN74LS783:SAM.SDRAM_A[6]
SDRAM_A[7] << SN74LS783:SAM.SDRAM_A[7]
SDRAM_A[8] << SN74LS783:SAM.SDRAM_A[8]
SDRAM_A[9] << SN74LS783:SAM.SDRAM_A[9]
SDRAM_A[10] << SN74LS783:SAM.SDRAM_A[10]
SDRAM_A[11] << SN74LS783:SAM.SDRAM_A[11]
SDRAM_A[12] << SN74LS783:SAM.SDRAM_A[12]
SDRAM_BA[0] << SN74LS783:SAM.SDRAM_BA[0]
SDRAM_BA[1] << SN74LS783:SAM.SDRAM_BA[1]
SDRAM_DQM[0] << SN74LS783:SAM.SDRAM_DQM[0]
SDRAM_DQM[1] << SN74LS783:SAM.SDRAM_DQM[1]
SDRAM_DQ[0] <> SN74LS783:SAM.SDRAM_DQ[0]
SDRAM_DQ[1] <> SN74LS783:SAM.SDRAM_DQ[1]
SDRAM_DQ[2] <> SN74LS783:SAM.SDRAM_DQ[2]
SDRAM_DQ[3] <> SN74LS783:SAM.SDRAM_DQ[3]
SDRAM_DQ[4] <> SN74LS783:SAM.SDRAM_DQ[4]
SDRAM_DQ[5] <> SN74LS783:SAM.SDRAM_DQ[5]
SDRAM_DQ[6] <> SN74LS783:SAM.SDRAM_DQ[6]
SDRAM_DQ[7] <> SN74LS783:SAM.SDRAM_DQ[7]
SDRAM_DQ[8] <> SN74LS783:SAM.SDRAM_DQ[8]
SDRAM_DQ[9] <> SN74LS783:SAM.SDRAM_DQ[9]
SDRAM_DQ[10] <> SN74LS783:SAM.SDRAM_DQ[10]
SDRAM_DQ[11] <> SN74LS783:SAM.SDRAM_DQ[11]
SDRAM_DQ[12] <> SN74LS783:SAM.SDRAM_DQ[12]
SDRAM_DQ[13] <> SN74LS783:SAM.SDRAM_DQ[13]
SDRAM_DQ[14] <> SN74LS783:SAM.SDRAM_DQ[14]
SDRAM_DQ[15] <> SN74LS783:SAM.SDRAM_DQ[15]


|CoCo_HDMI|PLL_CPU:PLL0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|CoCo_HDMI|PLL_CPU:PLL0|altpll:altpll_component
inclk[0] => PLL_CPU_altpll:auto_generated.inclk[0]
inclk[1] => PLL_CPU_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|CoCo_HDMI|PLL_CPU:PLL0|altpll:altpll_component|PLL_CPU_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|CoCo_HDMI|PLL_GFX:PLL1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|CoCo_HDMI|PLL_GFX:PLL1|altpll:altpll_component
inclk[0] => PLL_GFX_altpll:auto_generated.inclk[0]
inclk[1] => PLL_GFX_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|CoCo_HDMI|PLL_GFX:PLL1|altpll:altpll_component|PLL_GFX_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|CoCo_HDMI|SN74LS783:SAM
rst => control_reg.OUTPUTSELECT
rst => control_reg.OUTPUTSELECT
rst => control_reg.OUTPUTSELECT
rst => control_reg.OUTPUTSELECT
rst => control_reg.OUTPUTSELECT
rst => control_reg.OUTPUTSELECT
rst => control_reg.OUTPUTSELECT
rst => control_reg.OUTPUTSELECT
rst => SDRAM_controller:SDRAM_inst.reset
clk => SDRAM_controller:SDRAM_inst.clk
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => control_reg[10].CLK
HSYNC => SDRAM_controller:SDRAM_inst.HSYNC
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
IO_data[0] => data_to_CPU.DATAB
IO_data[1] => data_to_CPU.DATAB
IO_data[2] => data_to_CPU.DATAB
IO_data[3] => data_to_CPU.DATAB
IO_data[4] => data_to_CPU.DATAB
IO_data[5] => data_to_CPU.DATAB
IO_data[6] => data_to_CPU.DATAB
IO_data[7] => data_to_CPU.DATAB
CPU_RW => S.DATAB
CPU_RW => S.DATAB
CPU_RW => S.DATAB
CPU_RW => control_enable.IN1
CPU_RW => RAM_write.IN0
CPU_VMA => control_enable.IN1
CPU_VMA => RAM_write.IN1
CPU_address[0] => control_reg.DATAB
CPU_address[0] => control_reg.DATAB
CPU_address[0] => control_reg.DATAB
CPU_address[0] => control_reg.DATAB
CPU_address[0] => control_reg.DATAB
CPU_address[0] => control_reg.DATAB
CPU_address[0] => control_reg.DATAB
CPU_address[0] => control_reg.DATAB
CPU_address[0] => LessThan0.IN32
CPU_address[0] => LessThan1.IN32
CPU_address[0] => LessThan2.IN32
CPU_address[0] => LessThan3.IN32
CPU_address[0] => LessThan4.IN32
CPU_address[0] => LessThan5.IN32
CPU_address[0] => LessThan6.IN32
CPU_address[0] => LessThan7.IN32
CPU_address[0] => SDRAM_controller:SDRAM_inst.A_address[0]
CPU_address[1] => Decoder0.IN3
CPU_address[1] => LessThan0.IN31
CPU_address[1] => LessThan1.IN31
CPU_address[1] => LessThan2.IN31
CPU_address[1] => LessThan3.IN31
CPU_address[1] => LessThan4.IN31
CPU_address[1] => LessThan5.IN31
CPU_address[1] => LessThan6.IN31
CPU_address[1] => LessThan7.IN31
CPU_address[1] => SDRAM_controller:SDRAM_inst.A_address[1]
CPU_address[2] => Decoder0.IN2
CPU_address[2] => LessThan0.IN30
CPU_address[2] => LessThan1.IN30
CPU_address[2] => LessThan2.IN30
CPU_address[2] => LessThan3.IN30
CPU_address[2] => LessThan4.IN30
CPU_address[2] => LessThan5.IN30
CPU_address[2] => LessThan6.IN30
CPU_address[2] => LessThan7.IN30
CPU_address[2] => SDRAM_controller:SDRAM_inst.A_address[2]
CPU_address[3] => Decoder0.IN1
CPU_address[3] => LessThan0.IN29
CPU_address[3] => LessThan1.IN29
CPU_address[3] => LessThan2.IN29
CPU_address[3] => LessThan3.IN29
CPU_address[3] => LessThan4.IN29
CPU_address[3] => LessThan5.IN29
CPU_address[3] => LessThan6.IN29
CPU_address[3] => LessThan7.IN29
CPU_address[3] => SDRAM_controller:SDRAM_inst.A_address[3]
CPU_address[4] => Decoder0.IN0
CPU_address[4] => LessThan0.IN28
CPU_address[4] => LessThan1.IN28
CPU_address[4] => LessThan2.IN28
CPU_address[4] => LessThan3.IN28
CPU_address[4] => LessThan4.IN28
CPU_address[4] => LessThan5.IN28
CPU_address[4] => LessThan6.IN28
CPU_address[4] => LessThan7.IN28
CPU_address[4] => SDRAM_controller:SDRAM_inst.A_address[4]
CPU_address[5] => LessThan0.IN27
CPU_address[5] => LessThan1.IN27
CPU_address[5] => LessThan2.IN27
CPU_address[5] => LessThan3.IN27
CPU_address[5] => LessThan4.IN27
CPU_address[5] => LessThan5.IN27
CPU_address[5] => LessThan6.IN27
CPU_address[5] => LessThan7.IN27
CPU_address[5] => SDRAM_controller:SDRAM_inst.A_address[5]
CPU_address[5] => Equal0.IN10
CPU_address[6] => LessThan0.IN26
CPU_address[6] => LessThan1.IN26
CPU_address[6] => LessThan2.IN26
CPU_address[6] => LessThan3.IN26
CPU_address[6] => LessThan4.IN26
CPU_address[6] => LessThan5.IN26
CPU_address[6] => LessThan6.IN26
CPU_address[6] => LessThan7.IN26
CPU_address[6] => SDRAM_controller:SDRAM_inst.A_address[6]
CPU_address[6] => Equal0.IN9
CPU_address[7] => LessThan0.IN25
CPU_address[7] => LessThan1.IN25
CPU_address[7] => LessThan2.IN25
CPU_address[7] => LessThan3.IN25
CPU_address[7] => LessThan4.IN25
CPU_address[7] => LessThan5.IN25
CPU_address[7] => LessThan6.IN25
CPU_address[7] => LessThan7.IN25
CPU_address[7] => SDRAM_controller:SDRAM_inst.A_address[7]
CPU_address[7] => Equal0.IN8
CPU_address[8] => LessThan0.IN24
CPU_address[8] => LessThan1.IN24
CPU_address[8] => LessThan2.IN24
CPU_address[8] => LessThan3.IN24
CPU_address[8] => LessThan4.IN24
CPU_address[8] => LessThan5.IN24
CPU_address[8] => LessThan6.IN24
CPU_address[8] => LessThan7.IN24
CPU_address[8] => SDRAM_controller:SDRAM_inst.A_address[8]
CPU_address[8] => Equal0.IN7
CPU_address[9] => LessThan0.IN23
CPU_address[9] => LessThan1.IN23
CPU_address[9] => LessThan2.IN23
CPU_address[9] => LessThan3.IN23
CPU_address[9] => LessThan4.IN23
CPU_address[9] => LessThan5.IN23
CPU_address[9] => LessThan6.IN23
CPU_address[9] => LessThan7.IN23
CPU_address[9] => SDRAM_controller:SDRAM_inst.A_address[9]
CPU_address[9] => Equal0.IN6
CPU_address[10] => LessThan0.IN22
CPU_address[10] => LessThan1.IN22
CPU_address[10] => LessThan2.IN22
CPU_address[10] => LessThan3.IN22
CPU_address[10] => LessThan4.IN22
CPU_address[10] => LessThan5.IN22
CPU_address[10] => LessThan6.IN22
CPU_address[10] => LessThan7.IN22
CPU_address[10] => SDRAM_controller:SDRAM_inst.A_address[10]
CPU_address[10] => Equal0.IN5
CPU_address[11] => LessThan0.IN21
CPU_address[11] => LessThan1.IN21
CPU_address[11] => LessThan2.IN21
CPU_address[11] => LessThan3.IN21
CPU_address[11] => LessThan4.IN21
CPU_address[11] => LessThan5.IN21
CPU_address[11] => LessThan6.IN21
CPU_address[11] => LessThan7.IN21
CPU_address[11] => SDRAM_controller:SDRAM_inst.A_address[11]
CPU_address[11] => Equal0.IN4
CPU_address[12] => LessThan0.IN20
CPU_address[12] => LessThan1.IN20
CPU_address[12] => LessThan2.IN20
CPU_address[12] => LessThan3.IN20
CPU_address[12] => LessThan4.IN20
CPU_address[12] => LessThan5.IN20
CPU_address[12] => LessThan6.IN20
CPU_address[12] => LessThan7.IN20
CPU_address[12] => SDRAM_controller:SDRAM_inst.A_address[12]
CPU_address[12] => Equal0.IN3
CPU_address[13] => LessThan0.IN19
CPU_address[13] => LessThan1.IN19
CPU_address[13] => LessThan2.IN19
CPU_address[13] => LessThan3.IN19
CPU_address[13] => LessThan4.IN19
CPU_address[13] => LessThan5.IN19
CPU_address[13] => LessThan6.IN19
CPU_address[13] => LessThan7.IN19
CPU_address[13] => SDRAM_controller:SDRAM_inst.A_address[13]
CPU_address[13] => Equal0.IN2
CPU_address[14] => LessThan0.IN18
CPU_address[14] => LessThan1.IN18
CPU_address[14] => LessThan2.IN18
CPU_address[14] => LessThan3.IN18
CPU_address[14] => LessThan4.IN18
CPU_address[14] => LessThan5.IN18
CPU_address[14] => LessThan6.IN18
CPU_address[14] => LessThan7.IN18
CPU_address[14] => SDRAM_controller:SDRAM_inst.A_address[14]
CPU_address[14] => Equal0.IN1
CPU_address[15] => LessThan0.IN17
CPU_address[15] => LessThan1.IN17
CPU_address[15] => LessThan2.IN17
CPU_address[15] => LessThan3.IN17
CPU_address[15] => LessThan4.IN17
CPU_address[15] => LessThan5.IN17
CPU_address[15] => LessThan6.IN17
CPU_address[15] => LessThan7.IN17
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => data_to_CPU.OUTPUTSELECT
CPU_address[15] => Equal0.IN0
CPU_address[15] => RAM_write.IN1
data_from_CPU[0] => SDRAM_controller:SDRAM_inst.A_data_in[0]
data_from_CPU[1] => SDRAM_controller:SDRAM_inst.A_data_in[1]
data_from_CPU[2] => SDRAM_controller:SDRAM_inst.A_data_in[2]
data_from_CPU[3] => SDRAM_controller:SDRAM_inst.A_data_in[3]
data_from_CPU[4] => SDRAM_controller:SDRAM_inst.A_data_in[4]
data_from_CPU[5] => SDRAM_controller:SDRAM_inst.A_data_in[5]
data_from_CPU[6] => SDRAM_controller:SDRAM_inst.A_data_in[6]
data_from_CPU[7] => SDRAM_controller:SDRAM_inst.A_data_in[7]
data_to_CPU[0] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
data_to_CPU[1] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
data_to_CPU[2] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
data_to_CPU[3] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
data_to_CPU[4] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
data_to_CPU[5] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
data_to_CPU[6] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
data_to_CPU[7] <= data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
VDG_address[0] => SDRAM_controller:SDRAM_inst.B_address[0]
VDG_address[1] => SDRAM_controller:SDRAM_inst.B_address[1]
VDG_address[2] => SDRAM_controller:SDRAM_inst.B_address[2]
VDG_address[3] => SDRAM_controller:SDRAM_inst.B_address[3]
VDG_address[4] => SDRAM_controller:SDRAM_inst.B_address[4]
VDG_address[5] => SDRAM_controller:SDRAM_inst.B_address[5]
VDG_address[6] => SDRAM_controller:SDRAM_inst.B_address[6]
VDG_address[7] => SDRAM_controller:SDRAM_inst.B_address[7]
VDG_address[8] => SDRAM_controller:SDRAM_inst.B_address[8]
VDG_address[9] => Add0.IN7
VDG_address[10] => Add0.IN6
VDG_address[11] => Add0.IN5
VDG_address[12] => Add0.IN4
VDG_data[0] <= SDRAM_controller:SDRAM_inst.B_data_out[0]
VDG_data[1] <= SDRAM_controller:SDRAM_inst.B_data_out[1]
VDG_data[2] <= SDRAM_controller:SDRAM_inst.B_data_out[2]
VDG_data[3] <= SDRAM_controller:SDRAM_inst.B_data_out[3]
VDG_data[4] <= SDRAM_controller:SDRAM_inst.B_data_out[4]
VDG_data[5] <= SDRAM_controller:SDRAM_inst.B_data_out[5]
VDG_data[6] <= SDRAM_controller:SDRAM_inst.B_data_out[6]
VDG_data[7] <= SDRAM_controller:SDRAM_inst.B_data_out[7]
SDRAM_CKE <= SDRAM_controller:SDRAM_inst.SDRAM_CKE
SDRAM_CSn <= SDRAM_controller:SDRAM_inst.SDRAM_CSn
SDRAM_WREn <= SDRAM_controller:SDRAM_inst.SDRAM_WREn
SDRAM_CASn <= SDRAM_controller:SDRAM_inst.SDRAM_CASn
SDRAM_RASn <= SDRAM_controller:SDRAM_inst.SDRAM_RASn
SDRAM_A[0] <= SDRAM_controller:SDRAM_inst.SDRAM_A[0]
SDRAM_A[1] <= SDRAM_controller:SDRAM_inst.SDRAM_A[1]
SDRAM_A[2] <= SDRAM_controller:SDRAM_inst.SDRAM_A[2]
SDRAM_A[3] <= SDRAM_controller:SDRAM_inst.SDRAM_A[3]
SDRAM_A[4] <= SDRAM_controller:SDRAM_inst.SDRAM_A[4]
SDRAM_A[5] <= SDRAM_controller:SDRAM_inst.SDRAM_A[5]
SDRAM_A[6] <= SDRAM_controller:SDRAM_inst.SDRAM_A[6]
SDRAM_A[7] <= SDRAM_controller:SDRAM_inst.SDRAM_A[7]
SDRAM_A[8] <= SDRAM_controller:SDRAM_inst.SDRAM_A[8]
SDRAM_A[9] <= SDRAM_controller:SDRAM_inst.SDRAM_A[9]
SDRAM_A[10] <= SDRAM_controller:SDRAM_inst.SDRAM_A[10]
SDRAM_A[11] <= SDRAM_controller:SDRAM_inst.SDRAM_A[11]
SDRAM_A[12] <= SDRAM_controller:SDRAM_inst.SDRAM_A[12]
SDRAM_BA[0] <= SDRAM_controller:SDRAM_inst.SDRAM_BA[0]
SDRAM_BA[1] <= SDRAM_controller:SDRAM_inst.SDRAM_BA[1]
SDRAM_DQM[0] <= SDRAM_controller:SDRAM_inst.SDRAM_DQM[0]
SDRAM_DQM[1] <= SDRAM_controller:SDRAM_inst.SDRAM_DQM[1]
SDRAM_DQ[0] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[15]


|CoCo_HDMI|SN74LS783:SAM|SDRAM_controller:SDRAM_inst
clk => refresh_flag_2.CLK
clk => B_address_hold[0].CLK
clk => B_address_hold[1].CLK
clk => B_address_hold[2].CLK
clk => B_address_hold[3].CLK
clk => B_address_hold[4].CLK
clk => B_address_hold[5].CLK
clk => B_address_hold[6].CLK
clk => B_address_hold[7].CLK
clk => B_address_hold[8].CLK
clk => A_data_out[0]~reg0.CLK
clk => A_data_out[1]~reg0.CLK
clk => A_data_out[2]~reg0.CLK
clk => A_data_out[3]~reg0.CLK
clk => A_data_out[4]~reg0.CLK
clk => A_data_out[5]~reg0.CLK
clk => A_data_out[6]~reg0.CLK
clk => A_data_out[7]~reg0.CLK
clk => A_data_out[8]~reg0.CLK
clk => A_data_out[9]~reg0.CLK
clk => A_data_out[10]~reg0.CLK
clk => A_data_out[11]~reg0.CLK
clk => A_data_out[12]~reg0.CLK
clk => A_data_out[13]~reg0.CLK
clk => A_data_out[14]~reg0.CLK
clk => A_data_out[15]~reg0.CLK
clk => BA_hold[0].CLK
clk => BA_hold[1].CLK
clk => A_data_hold[0].CLK
clk => A_data_hold[1].CLK
clk => A_data_hold[2].CLK
clk => A_data_hold[3].CLK
clk => A_data_hold[4].CLK
clk => A_data_hold[5].CLK
clk => A_data_hold[6].CLK
clk => A_data_hold[7].CLK
clk => A_data_hold[8].CLK
clk => A_data_hold[9].CLK
clk => A_data_hold[10].CLK
clk => A_data_hold[11].CLK
clk => A_data_hold[12].CLK
clk => A_data_hold[13].CLK
clk => A_data_hold[14].CLK
clk => A_data_hold[15].CLK
clk => A_address_hold[0].CLK
clk => A_address_hold[1].CLK
clk => A_address_hold[2].CLK
clk => A_address_hold[3].CLK
clk => A_address_hold[4].CLK
clk => A_address_hold[5].CLK
clk => A_address_hold[6].CLK
clk => A_address_hold[7].CLK
clk => A_address_hold[8].CLK
clk => B_data_out[0]~reg0.CLK
clk => B_data_out[1]~reg0.CLK
clk => B_data_out[2]~reg0.CLK
clk => B_data_out[3]~reg0.CLK
clk => B_data_out[4]~reg0.CLK
clk => B_data_out[5]~reg0.CLK
clk => B_data_out[6]~reg0.CLK
clk => B_data_out[7]~reg0.CLK
clk => B_data_out[8]~reg0.CLK
clk => B_data_out[9]~reg0.CLK
clk => B_data_out[10]~reg0.CLK
clk => B_data_out[11]~reg0.CLK
clk => B_data_out[12]~reg0.CLK
clk => B_data_out[13]~reg0.CLK
clk => B_data_out[14]~reg0.CLK
clk => B_data_out[15]~reg0.CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => SDRAM_CMD[0].CLK
clk => SDRAM_CMD[1].CLK
clk => SDRAM_CMD[2].CLK
clk => SDRAM_DQM[0]~reg0.CLK
clk => SDRAM_DQM[1]~reg0.CLK
clk => refresh_flag.CLK
clk => prev_HSYNC.CLK
clk => gate_out.CLK
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => gate_out.OUTPUTSELECT
reset => state.S_reset.DATAIN
reset => A_data_out[2]~reg0.ENA
reset => A_data_out[1]~reg0.ENA
reset => A_data_out[0]~reg0.ENA
reset => B_address_hold[8].ENA
reset => B_address_hold[7].ENA
reset => B_address_hold[6].ENA
reset => B_address_hold[5].ENA
reset => B_address_hold[4].ENA
reset => B_address_hold[3].ENA
reset => B_address_hold[2].ENA
reset => B_address_hold[1].ENA
reset => B_address_hold[0].ENA
reset => refresh_flag_2.ENA
reset => A_data_out[3]~reg0.ENA
reset => A_data_out[4]~reg0.ENA
reset => A_data_out[5]~reg0.ENA
reset => A_data_out[6]~reg0.ENA
reset => A_data_out[7]~reg0.ENA
reset => A_data_out[8]~reg0.ENA
reset => A_data_out[9]~reg0.ENA
reset => A_data_out[10]~reg0.ENA
reset => A_data_out[11]~reg0.ENA
reset => A_data_out[12]~reg0.ENA
reset => A_data_out[13]~reg0.ENA
reset => A_data_out[14]~reg0.ENA
reset => A_data_out[15]~reg0.ENA
reset => BA_hold[0].ENA
reset => BA_hold[1].ENA
reset => A_data_hold[0].ENA
reset => A_data_hold[1].ENA
reset => A_data_hold[2].ENA
reset => A_data_hold[3].ENA
reset => A_data_hold[4].ENA
reset => A_data_hold[5].ENA
reset => A_data_hold[6].ENA
reset => A_data_hold[7].ENA
reset => A_data_hold[8].ENA
reset => A_data_hold[9].ENA
reset => A_data_hold[10].ENA
reset => A_data_hold[11].ENA
reset => A_data_hold[12].ENA
reset => A_data_hold[13].ENA
reset => A_data_hold[14].ENA
reset => A_data_hold[15].ENA
reset => A_address_hold[0].ENA
reset => A_address_hold[1].ENA
reset => A_address_hold[2].ENA
reset => A_address_hold[3].ENA
reset => A_address_hold[4].ENA
reset => A_address_hold[5].ENA
reset => A_address_hold[6].ENA
reset => A_address_hold[7].ENA
reset => A_address_hold[8].ENA
reset => B_data_out[0]~reg0.ENA
reset => B_data_out[1]~reg0.ENA
reset => B_data_out[2]~reg0.ENA
reset => B_data_out[3]~reg0.ENA
reset => B_data_out[4]~reg0.ENA
reset => B_data_out[5]~reg0.ENA
reset => B_data_out[6]~reg0.ENA
reset => B_data_out[7]~reg0.ENA
reset => B_data_out[8]~reg0.ENA
reset => B_data_out[9]~reg0.ENA
reset => B_data_out[10]~reg0.ENA
reset => B_data_out[11]~reg0.ENA
reset => B_data_out[12]~reg0.ENA
reset => B_data_out[13]~reg0.ENA
reset => B_data_out[14]~reg0.ENA
reset => B_data_out[15]~reg0.ENA
reset => SDRAM_BA[0]~reg0.ENA
reset => SDRAM_BA[1]~reg0.ENA
reset => SDRAM_A[0]~reg0.ENA
reset => SDRAM_A[1]~reg0.ENA
reset => SDRAM_A[2]~reg0.ENA
reset => SDRAM_A[3]~reg0.ENA
reset => SDRAM_A[4]~reg0.ENA
reset => SDRAM_A[5]~reg0.ENA
reset => SDRAM_A[6]~reg0.ENA
reset => SDRAM_A[7]~reg0.ENA
reset => SDRAM_A[8]~reg0.ENA
reset => SDRAM_A[9]~reg0.ENA
reset => SDRAM_A[10]~reg0.ENA
reset => SDRAM_A[11]~reg0.ENA
reset => SDRAM_A[12]~reg0.ENA
reset => SDRAM_CMD[0].ENA
reset => SDRAM_CMD[1].ENA
reset => SDRAM_CMD[2].ENA
reset => SDRAM_DQM[0]~reg0.ENA
reset => SDRAM_DQM[1]~reg0.ENA
reset => refresh_flag.ENA
reset => prev_HSYNC.ENA
HSYNC => always0.IN1
HSYNC => prev_HSYNC.DATAIN
A_address[0] => A_address_hold.DATAB
A_address[1] => A_address_hold.DATAB
A_address[2] => A_address_hold.DATAB
A_address[3] => A_address_hold.DATAB
A_address[4] => A_address_hold.DATAB
A_address[5] => A_address_hold.DATAB
A_address[6] => A_address_hold.DATAB
A_address[7] => A_address_hold.DATAB
A_address[8] => A_address_hold.DATAB
A_address[9] => Selector14.IN2
A_address[10] => Selector13.IN2
A_address[11] => Selector12.IN2
A_address[12] => Selector11.IN2
A_address[13] => Selector10.IN2
A_address[14] => Selector9.IN2
A_address[15] => Selector8.IN2
A_address[16] => Selector7.IN2
A_address[17] => Selector6.IN2
A_address[18] => Selector5.IN3
A_address[19] => Selector4.IN4
A_address[20] => Selector3.IN3
A_address[21] => Selector2.IN3
A_address[22] => Selector16.IN3
A_address[22] => Selector18.IN1
A_address[23] => Selector15.IN3
A_address[23] => Selector17.IN1
A_write => gate_out.DATAB
A_write => Selector0.IN2
A_data_out[0] <= A_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[1] <= A_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[2] <= A_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[3] <= A_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[4] <= A_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[5] <= A_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[6] <= A_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[7] <= A_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[8] <= A_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[9] <= A_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[10] <= A_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[11] <= A_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[12] <= A_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[13] <= A_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[14] <= A_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[15] <= A_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_in[0] => A_data_hold.DATAB
A_data_in[1] => A_data_hold.DATAB
A_data_in[2] => A_data_hold.DATAB
A_data_in[3] => A_data_hold.DATAB
A_data_in[4] => A_data_hold.DATAB
A_data_in[5] => A_data_hold.DATAB
A_data_in[6] => A_data_hold.DATAB
A_data_in[7] => A_data_hold.DATAB
A_data_in[8] => A_data_hold.DATAB
A_data_in[9] => A_data_hold.DATAB
A_data_in[10] => A_data_hold.DATAB
A_data_in[11] => A_data_hold.DATAB
A_data_in[12] => A_data_hold.DATAB
A_data_in[13] => A_data_hold.DATAB
A_data_in[14] => A_data_hold.DATAB
A_data_in[15] => A_data_hold.DATAB
B_address[0] => B_address_hold.DATAB
B_address[1] => B_address_hold.DATAB
B_address[2] => B_address_hold.DATAB
B_address[3] => B_address_hold.DATAB
B_address[4] => B_address_hold.DATAB
B_address[5] => B_address_hold.DATAB
B_address[6] => B_address_hold.DATAB
B_address[7] => B_address_hold.DATAB
B_address[8] => B_address_hold.DATAB
B_address[9] => Selector14.IN3
B_address[10] => Selector13.IN3
B_address[11] => Selector12.IN3
B_address[12] => Selector11.IN3
B_address[13] => Selector10.IN3
B_address[14] => Selector9.IN3
B_address[15] => Selector8.IN3
B_address[16] => Selector7.IN3
B_address[17] => Selector6.IN3
B_address[18] => Selector5.IN4
B_address[19] => Selector4.IN5
B_address[20] => Selector3.IN4
B_address[21] => Selector2.IN4
B_address[22] => Selector16.IN4
B_address[22] => Selector18.IN2
B_address[23] => Selector15.IN4
B_address[23] => Selector17.IN2
B_data_out[0] <= B_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[1] <= B_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[2] <= B_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[3] <= B_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[4] <= B_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[5] <= B_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[6] <= B_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[7] <= B_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[8] <= B_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[9] <= B_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[10] <= B_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[11] <= B_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[12] <= B_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[13] <= B_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[14] <= B_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[15] <= B_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= <VCC>
SDRAM_CSn <= <GND>
SDRAM_WREn <= SDRAM_CMD[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CASn <= SDRAM_CMD[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_RASn <= SDRAM_CMD[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[0] <= SDRAM_DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[1] <= SDRAM_DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]


|CoCo_HDMI|MC6809:CPU
clk => nmi_req.CLK
clk => nmi_ack.CLK
clk => fic.CLK
clk => pre_code[0].CLK
clk => pre_code[1].CLK
clk => pre_code[2].CLK
clk => pre_code[3].CLK
clk => pre_code[4].CLK
clk => pre_code[5].CLK
clk => pre_code[6].CLK
clk => pre_code[7].CLK
clk => op_code[0].CLK
clk => op_code[1].CLK
clk => op_code[2].CLK
clk => op_code[3].CLK
clk => op_code[4].CLK
clk => op_code[5].CLK
clk => op_code[6].CLK
clk => op_code[7].CLK
clk => dp[0].CLK
clk => dp[1].CLK
clk => dp[2].CLK
clk => dp[3].CLK
clk => dp[4].CLK
clk => dp[5].CLK
clk => dp[6].CLK
clk => dp[7].CLK
clk => cc[0].CLK
clk => cc[1].CLK
clk => cc[2].CLK
clk => cc[3].CLK
clk => cc[4].CLK
clk => cc[5].CLK
clk => cc[6].CLK
clk => cc[7].CLK
clk => md[0].CLK
clk => md[1].CLK
clk => md[2].CLK
clk => md[3].CLK
clk => md[4].CLK
clk => md[5].CLK
clk => md[6].CLK
clk => md[7].CLK
clk => md[8].CLK
clk => md[9].CLK
clk => md[10].CLK
clk => md[11].CLK
clk => md[12].CLK
clk => md[13].CLK
clk => md[14].CLK
clk => md[15].CLK
clk => up[0].CLK
clk => up[1].CLK
clk => up[2].CLK
clk => up[3].CLK
clk => up[4].CLK
clk => up[5].CLK
clk => up[6].CLK
clk => up[7].CLK
clk => up[8].CLK
clk => up[9].CLK
clk => up[10].CLK
clk => up[11].CLK
clk => up[12].CLK
clk => up[13].CLK
clk => up[14].CLK
clk => up[15].CLK
clk => nmi_enable.CLK
clk => sp[0].CLK
clk => sp[1].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
clk => sp[8].CLK
clk => sp[9].CLK
clk => sp[10].CLK
clk => sp[11].CLK
clk => sp[12].CLK
clk => sp[13].CLK
clk => sp[14].CLK
clk => sp[15].CLK
clk => yreg[0].CLK
clk => yreg[1].CLK
clk => yreg[2].CLK
clk => yreg[3].CLK
clk => yreg[4].CLK
clk => yreg[5].CLK
clk => yreg[6].CLK
clk => yreg[7].CLK
clk => yreg[8].CLK
clk => yreg[9].CLK
clk => yreg[10].CLK
clk => yreg[11].CLK
clk => yreg[12].CLK
clk => yreg[13].CLK
clk => yreg[14].CLK
clk => yreg[15].CLK
clk => xreg[0].CLK
clk => xreg[1].CLK
clk => xreg[2].CLK
clk => xreg[3].CLK
clk => xreg[4].CLK
clk => xreg[5].CLK
clk => xreg[6].CLK
clk => xreg[7].CLK
clk => xreg[8].CLK
clk => xreg[9].CLK
clk => xreg[10].CLK
clk => xreg[11].CLK
clk => xreg[12].CLK
clk => xreg[13].CLK
clk => xreg[14].CLK
clk => xreg[15].CLK
clk => accb[0].CLK
clk => accb[1].CLK
clk => accb[2].CLK
clk => accb[3].CLK
clk => accb[4].CLK
clk => accb[5].CLK
clk => accb[6].CLK
clk => accb[7].CLK
clk => acca[0].CLK
clk => acca[1].CLK
clk => acca[2].CLK
clk => acca[3].CLK
clk => acca[4].CLK
clk => acca[5].CLK
clk => acca[6].CLK
clk => acca[7].CLK
clk => ea[0].CLK
clk => ea[1].CLK
clk => ea[2].CLK
clk => ea[3].CLK
clk => ea[4].CLK
clk => ea[5].CLK
clk => ea[6].CLK
clk => ea[7].CLK
clk => ea[8].CLK
clk => ea[9].CLK
clk => ea[10].CLK
clk => ea[11].CLK
clk => ea[12].CLK
clk => ea[13].CLK
clk => ea[14].CLK
clk => ea[15].CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => iv[0].CLK
clk => iv[1].CLK
clk => iv[2].CLK
clk => state~147.DATAIN
clk => saved_state~1.DATAIN
rst => fic.OUTPUTSELECT
rst => nmi_ack.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => nmi_req.ACLR
vma <= WideNor15.DB_MAX_OUTPUT_PORT_TYPE
lic_out <= Selector360.DB_MAX_OUTPUT_PORT_TYPE
ifetch <= Selector359.DB_MAX_OUTPUT_PORT_TYPE
opfetch <= Selector361.DB_MAX_OUTPUT_PORT_TYPE
ba <= ba.DB_MAX_OUTPUT_PORT_TYPE
bs <= WideOr195.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= Selector196.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Selector195.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Selector194.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Selector193.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Selector192.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Selector191.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Selector190.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Selector189.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Selector188.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Selector187.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Selector186.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Selector185.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Selector184.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Selector183.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Selector182.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Selector181.DB_MAX_OUTPUT_PORT_TYPE
rw <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= Selector204.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Selector203.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Selector202.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Selector201.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Selector200.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Selector199.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Selector198.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Selector197.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Selector27.IN3
data_in[0] => Selector35.IN3
data_in[0] => Selector51.IN3
data_in[0] => Selector59.IN2
data_in[0] => Selector67.IN2
data_in[0] => Selector75.IN2
data_in[0] => Selector83.IN2
data_in[0] => Selector91.IN2
data_in[0] => Selector99.IN2
data_in[0] => Selector107.IN2
data_in[0] => Selector115.IN2
data_in[0] => Selector124.IN2
data_in[0] => Selector132.IN2
data_in[0] => Selector148.IN4
data_in[0] => Selector156.IN2
data_in[0] => Selector164.IN2
data_in[0] => Selector172.IN2
data_in[0] => Selector180.IN2
data_in[1] => Selector26.IN3
data_in[1] => Selector34.IN3
data_in[1] => Selector50.IN3
data_in[1] => Selector58.IN2
data_in[1] => Selector66.IN2
data_in[1] => Selector74.IN2
data_in[1] => Selector82.IN2
data_in[1] => Selector90.IN2
data_in[1] => Selector98.IN2
data_in[1] => Selector106.IN2
data_in[1] => Selector114.IN2
data_in[1] => Selector123.IN2
data_in[1] => Selector131.IN2
data_in[1] => Selector147.IN3
data_in[1] => Selector155.IN2
data_in[1] => Selector163.IN2
data_in[1] => Selector171.IN2
data_in[1] => Selector179.IN2
data_in[2] => Selector25.IN3
data_in[2] => Selector33.IN3
data_in[2] => Selector49.IN3
data_in[2] => Selector57.IN2
data_in[2] => Selector65.IN2
data_in[2] => Selector73.IN2
data_in[2] => Selector81.IN2
data_in[2] => Selector89.IN2
data_in[2] => Selector97.IN2
data_in[2] => Selector105.IN2
data_in[2] => Selector113.IN2
data_in[2] => Selector122.IN2
data_in[2] => Selector130.IN2
data_in[2] => Selector146.IN3
data_in[2] => Selector154.IN2
data_in[2] => Selector162.IN2
data_in[2] => Selector170.IN2
data_in[2] => Selector178.IN2
data_in[3] => Selector24.IN3
data_in[3] => Selector32.IN3
data_in[3] => Selector48.IN3
data_in[3] => Selector56.IN2
data_in[3] => Selector64.IN2
data_in[3] => Selector72.IN2
data_in[3] => Selector80.IN2
data_in[3] => Selector88.IN2
data_in[3] => Selector96.IN2
data_in[3] => Selector104.IN2
data_in[3] => Selector112.IN2
data_in[3] => Selector121.IN2
data_in[3] => Selector129.IN2
data_in[3] => Selector145.IN3
data_in[3] => Selector153.IN2
data_in[3] => Selector161.IN2
data_in[3] => Selector169.IN2
data_in[3] => Selector177.IN2
data_in[4] => Selector23.IN3
data_in[4] => Selector31.IN3
data_in[4] => Selector47.IN3
data_in[4] => Selector55.IN2
data_in[4] => Selector63.IN2
data_in[4] => Selector71.IN2
data_in[4] => Selector79.IN2
data_in[4] => Selector87.IN2
data_in[4] => Selector95.IN2
data_in[4] => Selector103.IN2
data_in[4] => Selector111.IN2
data_in[4] => Selector120.IN2
data_in[4] => Selector128.IN2
data_in[4] => Selector144.IN3
data_in[4] => Selector152.IN2
data_in[4] => Selector160.IN2
data_in[4] => Selector168.IN2
data_in[4] => Selector176.IN2
data_in[5] => Selector22.IN3
data_in[5] => Selector30.IN3
data_in[5] => Selector46.IN3
data_in[5] => Selector54.IN2
data_in[5] => Selector62.IN2
data_in[5] => Selector70.IN2
data_in[5] => Selector78.IN2
data_in[5] => Selector86.IN2
data_in[5] => Selector94.IN2
data_in[5] => Selector102.IN2
data_in[5] => Selector110.IN2
data_in[5] => Selector119.IN2
data_in[5] => Selector127.IN2
data_in[5] => Selector143.IN3
data_in[5] => Selector151.IN2
data_in[5] => Selector159.IN2
data_in[5] => Selector167.IN2
data_in[5] => Selector175.IN2
data_in[6] => Selector21.IN3
data_in[6] => Selector29.IN3
data_in[6] => Selector45.IN3
data_in[6] => Selector53.IN2
data_in[6] => Selector61.IN2
data_in[6] => Selector69.IN2
data_in[6] => Selector77.IN2
data_in[6] => Selector85.IN2
data_in[6] => Selector93.IN2
data_in[6] => Selector101.IN2
data_in[6] => Selector109.IN2
data_in[6] => Selector118.IN2
data_in[6] => Selector126.IN2
data_in[6] => Selector142.IN3
data_in[6] => Selector150.IN2
data_in[6] => Selector158.IN2
data_in[6] => Selector166.IN2
data_in[6] => Selector174.IN2
data_in[7] => Selector20.IN3
data_in[7] => Selector28.IN3
data_in[7] => Selector44.IN3
data_in[7] => Selector52.IN2
data_in[7] => Selector60.IN2
data_in[7] => Selector68.IN2
data_in[7] => Selector76.IN2
data_in[7] => Selector84.IN2
data_in[7] => Selector92.IN2
data_in[7] => Selector100.IN2
data_in[7] => Selector108.IN2
data_in[7] => Selector117.IN2
data_in[7] => Selector125.IN2
data_in[7] => Selector133.IN2
data_in[7] => Selector134.IN2
data_in[7] => Selector135.IN2
data_in[7] => Selector136.IN2
data_in[7] => Selector137.IN2
data_in[7] => Selector138.IN2
data_in[7] => Selector139.IN2
data_in[7] => Selector140.IN2
data_in[7] => Selector141.IN3
data_in[7] => Selector149.IN2
data_in[7] => Selector157.IN2
data_in[7] => Selector165.IN2
data_in[7] => Selector173.IN2
irq => always22.IN1
irq => always22.IN0
firq => always22.IN1
firq => always22.IN1
nmi => always16.IN1
nmi => always16.IN1
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => next_state.halt_state.DATAB
halt => Selector307.IN45
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => saved_state.OUTPUTSELECT
hold => fic.OUTPUTSELECT
hold => nmi_ack.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => iv[0].ENA
hold => pc[0].ENA
hold => ea[0].ENA
hold => acca[0].ENA
hold => accb[0].ENA
hold => xreg[0].ENA
hold => yreg[0].ENA
hold => nmi_enable.ENA
hold => up[0].ENA
hold => md[0].ENA
hold => cc[0].ENA
hold => dp[0].ENA
hold => op_code[0].ENA
hold => cc[2].ENA
hold => pre_code[0].ENA
hold => cc[1].ENA
hold => dp[7].ENA
hold => dp[6].ENA
hold => dp[5].ENA
hold => dp[4].ENA
hold => dp[3].ENA
hold => dp[2].ENA
hold => dp[1].ENA
hold => op_code[7].ENA
hold => op_code[6].ENA
hold => op_code[5].ENA
hold => op_code[4].ENA
hold => op_code[3].ENA
hold => op_code[2].ENA
hold => op_code[1].ENA
hold => pre_code[7].ENA
hold => pre_code[6].ENA
hold => pre_code[5].ENA
hold => pre_code[4].ENA
hold => pre_code[3].ENA
hold => pre_code[2].ENA
hold => pre_code[1].ENA
hold => cc[3].ENA
hold => cc[4].ENA
hold => cc[5].ENA
hold => cc[6].ENA
hold => cc[7].ENA
hold => md[1].ENA
hold => md[2].ENA
hold => md[3].ENA
hold => md[4].ENA
hold => md[5].ENA
hold => md[6].ENA
hold => md[7].ENA
hold => md[8].ENA
hold => md[9].ENA
hold => md[10].ENA
hold => md[11].ENA
hold => md[12].ENA
hold => md[13].ENA
hold => md[14].ENA
hold => md[15].ENA
hold => up[1].ENA
hold => up[2].ENA
hold => up[3].ENA
hold => up[4].ENA
hold => up[5].ENA
hold => up[6].ENA
hold => up[7].ENA
hold => up[8].ENA
hold => up[9].ENA
hold => up[10].ENA
hold => up[11].ENA
hold => up[12].ENA
hold => up[13].ENA
hold => up[14].ENA
hold => up[15].ENA
hold => sp[0].ENA
hold => sp[1].ENA
hold => sp[2].ENA
hold => sp[3].ENA
hold => sp[4].ENA
hold => sp[5].ENA
hold => sp[6].ENA
hold => sp[7].ENA
hold => sp[8].ENA
hold => sp[9].ENA
hold => sp[10].ENA
hold => sp[11].ENA
hold => sp[12].ENA
hold => sp[13].ENA
hold => sp[14].ENA
hold => sp[15].ENA
hold => yreg[1].ENA
hold => yreg[2].ENA
hold => yreg[3].ENA
hold => yreg[4].ENA
hold => yreg[5].ENA
hold => yreg[6].ENA
hold => yreg[7].ENA
hold => yreg[8].ENA
hold => yreg[9].ENA
hold => yreg[10].ENA
hold => yreg[11].ENA
hold => yreg[12].ENA
hold => yreg[13].ENA
hold => yreg[14].ENA
hold => yreg[15].ENA
hold => xreg[1].ENA
hold => xreg[2].ENA
hold => xreg[3].ENA
hold => xreg[4].ENA
hold => xreg[5].ENA
hold => xreg[6].ENA
hold => xreg[7].ENA
hold => xreg[8].ENA
hold => xreg[9].ENA
hold => xreg[10].ENA
hold => xreg[11].ENA
hold => xreg[12].ENA
hold => xreg[13].ENA
hold => xreg[14].ENA
hold => xreg[15].ENA
hold => accb[1].ENA
hold => accb[2].ENA
hold => accb[3].ENA
hold => accb[4].ENA
hold => accb[5].ENA
hold => accb[6].ENA
hold => accb[7].ENA
hold => acca[1].ENA
hold => acca[2].ENA
hold => acca[3].ENA
hold => acca[4].ENA
hold => acca[5].ENA
hold => acca[6].ENA
hold => acca[7].ENA
hold => ea[1].ENA
hold => ea[2].ENA
hold => ea[3].ENA
hold => ea[4].ENA
hold => ea[5].ENA
hold => ea[6].ENA
hold => ea[7].ENA
hold => ea[8].ENA
hold => ea[9].ENA
hold => ea[10].ENA
hold => ea[11].ENA
hold => ea[12].ENA
hold => ea[13].ENA
hold => ea[14].ENA
hold => ea[15].ENA
hold => pc[1].ENA
hold => pc[2].ENA
hold => pc[3].ENA
hold => pc[4].ENA
hold => pc[5].ENA
hold => pc[6].ENA
hold => pc[7].ENA
hold => pc[8].ENA
hold => pc[9].ENA
hold => pc[10].ENA
hold => pc[11].ENA
hold => pc[12].ENA
hold => pc[13].ENA
hold => pc[14].ENA
hold => pc[15].ENA
hold => iv[1].ENA
hold => iv[2].ENA


|CoCo_HDMI|MC6847_gen4:VDG
clk_25 => clk_25.IN4
clk_250 => TMDS_shift_load.CLK
clk_250 => TMDS_mod10[0].CLK
clk_250 => TMDS_mod10[1].CLK
clk_250 => TMDS_mod10[2].CLK
clk_250 => TMDS_mod10[3].CLK
clk_250 => TMDS_shift_blue[0].CLK
clk_250 => TMDS_shift_blue[1].CLK
clk_250 => TMDS_shift_blue[2].CLK
clk_250 => TMDS_shift_blue[3].CLK
clk_250 => TMDS_shift_blue[4].CLK
clk_250 => TMDS_shift_blue[5].CLK
clk_250 => TMDS_shift_blue[6].CLK
clk_250 => TMDS_shift_blue[7].CLK
clk_250 => TMDS_shift_blue[8].CLK
clk_250 => TMDS_shift_blue[9].CLK
clk_250 => TMDS_shift_green[0].CLK
clk_250 => TMDS_shift_green[1].CLK
clk_250 => TMDS_shift_green[2].CLK
clk_250 => TMDS_shift_green[3].CLK
clk_250 => TMDS_shift_green[4].CLK
clk_250 => TMDS_shift_green[5].CLK
clk_250 => TMDS_shift_green[6].CLK
clk_250 => TMDS_shift_green[7].CLK
clk_250 => TMDS_shift_green[8].CLK
clk_250 => TMDS_shift_green[9].CLK
clk_250 => TMDS_shift_red[0].CLK
clk_250 => TMDS_shift_red[1].CLK
clk_250 => TMDS_shift_red[2].CLK
clk_250 => TMDS_shift_red[3].CLK
clk_250 => TMDS_shift_red[4].CLK
clk_250 => TMDS_shift_red[5].CLK
clk_250 => TMDS_shift_red[6].CLK
clk_250 => TMDS_shift_red[7].CLK
clk_250 => TMDS_shift_red[8].CLK
clk_250 => TMDS_shift_red[9].CLK
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => active_rows.OUTPUTSELECT
reset => active_area.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
AG => AG_s.DATAB
SA => SA_s.DATAB
INV => INV_s.DATAB
DD[0] => DD[0].IN1
DD[1] => DD[1].IN1
DD[2] => DD[2].IN1
DD[3] => DD[3].IN1
DD[4] => DD[4].IN1
DD[5] => DD[5].IN1
DD[6] => DD_s.DATAB
DD[7] => DD_s.DATAB
DA[0] <= DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[12] <= DA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[0] <= TMDS_shift_blue[0].DB_MAX_OUTPUT_PORT_TYPE
TMDS[1] <= TMDS_shift_green[0].DB_MAX_OUTPUT_PORT_TYPE
TMDS[2] <= TMDS_shift_red[0].DB_MAX_OUTPUT_PORT_TYPE
TMDS_clk <= clk_25.DB_MAX_OUTPUT_PORT_TYPE
virtual_HSYNC <= HSYNC.DB_MAX_OUTPUT_PORT_TYPE
virtual_VSYNC <= VSYNC.DB_MAX_OUTPUT_PORT_TYPE


|CoCo_HDMI|MC6847_gen4:VDG|CHR_ROM:CHR_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|CoCo_HDMI|MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_u6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_u6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_u6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_u6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_u6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_u6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_u6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_u6a1:auto_generated.address_a[8]
address_a[9] => altsyncram_u6a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_u6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_u6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_u6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_u6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_u6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_u6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_u6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CoCo_HDMI|MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|CoCo_HDMI|MC6847_gen4:VDG|TMDS_encoder:encode_R
clk => balance_acc[0].CLK
clk => balance_acc[1].CLK
clk => balance_acc[2].CLK
clk => balance_acc[3].CLK
clk => TMDS[0]~reg0.CLK
clk => TMDS[1]~reg0.CLK
clk => TMDS[2]~reg0.CLK
clk => TMDS[3]~reg0.CLK
clk => TMDS[4]~reg0.CLK
clk => TMDS[5]~reg0.CLK
clk => TMDS[6]~reg0.CLK
clk => TMDS[7]~reg0.CLK
clk => TMDS[8]~reg0.CLK
clk => TMDS[9]~reg0.CLK
VD[0] => comb.IN0
VD[0] => Add7.IN2
VD[0] => TMDS_data[0].IN1
VD[0] => Add0.IN2
VD[0] => comb.IN1
VD[1] => Add0.IN1
VD[1] => comb.IN1
VD[2] => Add1.IN4
VD[2] => comb.IN1
VD[3] => Add2.IN6
VD[3] => comb.IN1
VD[4] => Add3.IN8
VD[4] => comb.IN1
VD[5] => Add4.IN8
VD[5] => comb.IN1
VD[6] => Add5.IN8
VD[6] => comb.IN1
VD[7] => Add6.IN8
VD[7] => comb.IN1
CD[0] => TMDS_code[9].DATAB
CD[0] => TMDS_code[9].DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[1] => TMDS_code[9].OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
TMDS[0] <= TMDS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[1] <= TMDS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[2] <= TMDS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[3] <= TMDS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[4] <= TMDS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[5] <= TMDS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[6] <= TMDS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[7] <= TMDS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[8] <= TMDS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[9] <= TMDS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CoCo_HDMI|MC6847_gen4:VDG|TMDS_encoder:encode_G
clk => balance_acc[0].CLK
clk => balance_acc[1].CLK
clk => balance_acc[2].CLK
clk => balance_acc[3].CLK
clk => TMDS[0]~reg0.CLK
clk => TMDS[1]~reg0.CLK
clk => TMDS[2]~reg0.CLK
clk => TMDS[3]~reg0.CLK
clk => TMDS[4]~reg0.CLK
clk => TMDS[5]~reg0.CLK
clk => TMDS[6]~reg0.CLK
clk => TMDS[7]~reg0.CLK
clk => TMDS[8]~reg0.CLK
clk => TMDS[9]~reg0.CLK
VD[0] => comb.IN0
VD[0] => Add7.IN2
VD[0] => TMDS_data[0].IN1
VD[0] => Add0.IN2
VD[0] => comb.IN1
VD[1] => Add0.IN1
VD[1] => comb.IN1
VD[2] => Add1.IN4
VD[2] => comb.IN1
VD[3] => Add2.IN6
VD[3] => comb.IN1
VD[4] => Add3.IN8
VD[4] => comb.IN1
VD[5] => Add4.IN8
VD[5] => comb.IN1
VD[6] => Add5.IN8
VD[6] => comb.IN1
VD[7] => Add6.IN8
VD[7] => comb.IN1
CD[0] => TMDS_code[9].DATAB
CD[0] => TMDS_code[9].DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[1] => TMDS_code[9].OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
TMDS[0] <= TMDS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[1] <= TMDS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[2] <= TMDS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[3] <= TMDS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[4] <= TMDS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[5] <= TMDS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[6] <= TMDS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[7] <= TMDS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[8] <= TMDS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[9] <= TMDS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CoCo_HDMI|MC6847_gen4:VDG|TMDS_encoder:encode_B
clk => balance_acc[0].CLK
clk => balance_acc[1].CLK
clk => balance_acc[2].CLK
clk => balance_acc[3].CLK
clk => TMDS[0]~reg0.CLK
clk => TMDS[1]~reg0.CLK
clk => TMDS[2]~reg0.CLK
clk => TMDS[3]~reg0.CLK
clk => TMDS[4]~reg0.CLK
clk => TMDS[5]~reg0.CLK
clk => TMDS[6]~reg0.CLK
clk => TMDS[7]~reg0.CLK
clk => TMDS[8]~reg0.CLK
clk => TMDS[9]~reg0.CLK
VD[0] => comb.IN0
VD[0] => Add7.IN2
VD[0] => TMDS_data[0].IN1
VD[0] => Add0.IN2
VD[0] => comb.IN1
VD[1] => Add0.IN1
VD[1] => comb.IN1
VD[2] => Add1.IN4
VD[2] => comb.IN1
VD[3] => Add2.IN6
VD[3] => comb.IN1
VD[4] => Add3.IN8
VD[4] => comb.IN1
VD[5] => Add4.IN8
VD[5] => comb.IN1
VD[6] => Add5.IN8
VD[6] => comb.IN1
VD[7] => Add6.IN8
VD[7] => comb.IN1
CD[0] => TMDS_code[9].DATAB
CD[0] => TMDS_code[9].DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[0] => TMDS.DATAA
CD[1] => TMDS_code[9].OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => TMDS.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
VDE => balance_acc.OUTPUTSELECT
TMDS[0] <= TMDS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[1] <= TMDS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[2] <= TMDS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[3] <= TMDS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[4] <= TMDS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[5] <= TMDS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[6] <= TMDS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[7] <= TMDS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[8] <= TMDS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMDS[9] <= TMDS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CoCo_HDMI|PIA:PIA0
clk => CB2_out~reg0.CLK
clk => CA2_out~reg0.CLK
clk => control_B[0].CLK
clk => control_B[1].CLK
clk => control_B[2].CLK
clk => control_B[3].CLK
clk => control_B[4].CLK
clk => control_B[5].CLK
clk => control_B[6].CLK
clk => control_B[7].CLK
clk => control_A[0].CLK
clk => control_A[1].CLK
clk => control_A[2].CLK
clk => control_A[3].CLK
clk => control_A[4].CLK
clk => control_A[5].CLK
clk => control_A[6].CLK
clk => control_A[7].CLK
clk => DDR_B[0].CLK
clk => DDR_B[1].CLK
clk => DDR_B[2].CLK
clk => DDR_B[3].CLK
clk => DDR_B[4].CLK
clk => DDR_B[5].CLK
clk => DDR_B[6].CLK
clk => DDR_B[7].CLK
clk => DDR_A[0].CLK
clk => DDR_A[1].CLK
clk => DDR_A[2].CLK
clk => DDR_A[3].CLK
clk => DDR_A[4].CLK
clk => DDR_A[5].CLK
clk => DDR_A[6].CLK
clk => DDR_A[7].CLK
clk => PB_out[0]~reg0.CLK
clk => PB_out[1]~reg0.CLK
clk => PB_out[2]~reg0.CLK
clk => PB_out[3]~reg0.CLK
clk => PB_out[4]~reg0.CLK
clk => PB_out[5]~reg0.CLK
clk => PB_out[6]~reg0.CLK
clk => PB_out[7]~reg0.CLK
clk => PA_out[0]~reg0.CLK
clk => PA_out[1]~reg0.CLK
clk => PA_out[2]~reg0.CLK
clk => PA_out[3]~reg0.CLK
clk => PA_out[4]~reg0.CLK
clk => PA_out[5]~reg0.CLK
clk => PA_out[6]~reg0.CLK
clk => PA_out[7]~reg0.CLK
clk => prev_VMA.CLK
clk => prev_CB2_in.CLK
clk => prev_CB1.CLK
clk => prev_CA2_in.CLK
clk => prev_CA1.CLK
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => control_B[0].ENA
rst => control_B[1].ENA
rst => control_B[2].ENA
rst => control_B[3].ENA
rst => control_B[4].ENA
rst => control_B[5].ENA
rst => control_A[0].ENA
rst => control_A[1].ENA
rst => control_A[2].ENA
rst => control_A[3].ENA
rst => control_A[4].ENA
rst => control_A[5].ENA
CS => always0.IN1
CS => always0.IN0
CS => always0.IN0
CS => always0.IN1
CS => always0.IN1
RW => always0.IN1
RW => always0.IN1
RW => always0.IN0
VMA => always0.IN1
VMA => always0.IN1
VMA => always0.IN1
VMA => always0.IN1
VMA => prev_VMA.DATAIN
VMA => always0.IN1
VMA => always0.IN1
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => always0.IN0
RS[0] => always0.IN0
RS[0] => Equal0.IN1
RS[0] => Equal1.IN1
RS[1] => always0.IN1
RS[1] => Equal0.IN0
RS[1] => Equal1.IN0
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => always0.IN1
IRQA <= IRQA.DB_MAX_OUTPUT_PORT_TYPE
IRQB <= IRQB.DB_MAX_OUTPUT_PORT_TYPE
data_to_PIA[0] => PA_out.DATAB
data_to_PIA[0] => DDR_A.DATAA
data_to_PIA[0] => control_A.DATAB
data_to_PIA[0] => PB_out.DATAB
data_to_PIA[0] => DDR_B.DATAA
data_to_PIA[0] => control_B.DATAB
data_to_PIA[1] => PA_out.DATAB
data_to_PIA[1] => DDR_A.DATAA
data_to_PIA[1] => control_A.DATAB
data_to_PIA[1] => PB_out.DATAB
data_to_PIA[1] => DDR_B.DATAA
data_to_PIA[1] => control_B.DATAB
data_to_PIA[2] => PA_out.DATAB
data_to_PIA[2] => DDR_A.DATAA
data_to_PIA[2] => control_A.DATAB
data_to_PIA[2] => PB_out.DATAB
data_to_PIA[2] => DDR_B.DATAA
data_to_PIA[2] => control_B.DATAB
data_to_PIA[3] => PA_out.DATAB
data_to_PIA[3] => DDR_A.DATAA
data_to_PIA[3] => control_A.DATAB
data_to_PIA[3] => PB_out.DATAB
data_to_PIA[3] => DDR_B.DATAA
data_to_PIA[3] => control_B.DATAB
data_to_PIA[4] => PA_out.DATAB
data_to_PIA[4] => DDR_A.DATAA
data_to_PIA[4] => control_A.DATAB
data_to_PIA[4] => PB_out.DATAB
data_to_PIA[4] => DDR_B.DATAA
data_to_PIA[4] => control_B.DATAB
data_to_PIA[5] => PA_out.DATAB
data_to_PIA[5] => DDR_A.DATAA
data_to_PIA[5] => control_A.DATAB
data_to_PIA[5] => PB_out.DATAB
data_to_PIA[5] => DDR_B.DATAA
data_to_PIA[5] => control_B.DATAB
data_to_PIA[6] => PA_out.DATAB
data_to_PIA[6] => DDR_A.DATAA
data_to_PIA[6] => PB_out.DATAB
data_to_PIA[6] => DDR_B.DATAA
data_to_PIA[7] => PA_out.DATAB
data_to_PIA[7] => DDR_A.DATAA
data_to_PIA[7] => PB_out.DATAB
data_to_PIA[7] => DDR_B.DATAA
data_from_PIA[0] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[1] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[2] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[3] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[4] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[5] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[6] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[7] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
CA1 => always0.IN1
CA1 => prev_CA1.DATAIN
CA1 => always0.IN1
CB1 => always0.IN1
CB1 => prev_CB1.DATAIN
CB1 => always0.IN1
CA2_in => always0.IN1
CA2_in => prev_CA2_in.DATAIN
CA2_in => always0.IN1
CB2_in => always0.IN1
CB2_in => prev_CB2_in.DATAIN
CB2_in => always0.IN1
CA2_out <= CA2_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
CB2_out <= CB2_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[0] <= PA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[1] <= PA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[2] <= PA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[3] <= PA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[4] <= PA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[5] <= PA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[6] <= PA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[7] <= PA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[0] <= PB_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[1] <= PB_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[2] <= PB_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[3] <= PB_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[4] <= PB_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[5] <= PB_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[6] <= PB_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[7] <= PB_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_in[0] => PA_read_data.IN1
PA_in[1] => PA_read_data.IN1
PA_in[2] => PA_read_data.IN1
PA_in[3] => PA_read_data.IN1
PA_in[4] => PA_read_data.IN1
PA_in[5] => PA_read_data.IN1
PA_in[6] => PA_read_data.IN1
PA_in[7] => PA_read_data.IN1
PB_in[0] => PB_read_data.IN1
PB_in[1] => PB_read_data.IN1
PB_in[2] => PB_read_data.IN1
PB_in[3] => PB_read_data.IN1
PB_in[4] => PB_read_data.IN1
PB_in[5] => PB_read_data.IN1
PB_in[6] => PB_read_data.IN1
PB_in[7] => PB_read_data.IN1


|CoCo_HDMI|PIA:PIA1
clk => CB2_out~reg0.CLK
clk => CA2_out~reg0.CLK
clk => control_B[0].CLK
clk => control_B[1].CLK
clk => control_B[2].CLK
clk => control_B[3].CLK
clk => control_B[4].CLK
clk => control_B[5].CLK
clk => control_B[6].CLK
clk => control_B[7].CLK
clk => control_A[0].CLK
clk => control_A[1].CLK
clk => control_A[2].CLK
clk => control_A[3].CLK
clk => control_A[4].CLK
clk => control_A[5].CLK
clk => control_A[6].CLK
clk => control_A[7].CLK
clk => DDR_B[0].CLK
clk => DDR_B[1].CLK
clk => DDR_B[2].CLK
clk => DDR_B[3].CLK
clk => DDR_B[4].CLK
clk => DDR_B[5].CLK
clk => DDR_B[6].CLK
clk => DDR_B[7].CLK
clk => DDR_A[0].CLK
clk => DDR_A[1].CLK
clk => DDR_A[2].CLK
clk => DDR_A[3].CLK
clk => DDR_A[4].CLK
clk => DDR_A[5].CLK
clk => DDR_A[6].CLK
clk => DDR_A[7].CLK
clk => PB_out[0]~reg0.CLK
clk => PB_out[1]~reg0.CLK
clk => PB_out[2]~reg0.CLK
clk => PB_out[3]~reg0.CLK
clk => PB_out[4]~reg0.CLK
clk => PB_out[5]~reg0.CLK
clk => PB_out[6]~reg0.CLK
clk => PB_out[7]~reg0.CLK
clk => PA_out[0]~reg0.CLK
clk => PA_out[1]~reg0.CLK
clk => PA_out[2]~reg0.CLK
clk => PA_out[3]~reg0.CLK
clk => PA_out[4]~reg0.CLK
clk => PA_out[5]~reg0.CLK
clk => PA_out[6]~reg0.CLK
clk => PA_out[7]~reg0.CLK
clk => prev_VMA.CLK
clk => prev_CB2_in.CLK
clk => prev_CB1.CLK
clk => prev_CA2_in.CLK
clk => prev_CA1.CLK
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PA_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => PB_out.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_A.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => DDR_B.OUTPUTSELECT
rst => control_B[0].ENA
rst => control_B[1].ENA
rst => control_B[2].ENA
rst => control_B[3].ENA
rst => control_B[4].ENA
rst => control_B[5].ENA
rst => control_A[0].ENA
rst => control_A[1].ENA
rst => control_A[2].ENA
rst => control_A[3].ENA
rst => control_A[4].ENA
rst => control_A[5].ENA
CS => always0.IN1
CS => always0.IN0
CS => always0.IN0
CS => always0.IN1
CS => always0.IN1
RW => always0.IN1
RW => always0.IN1
RW => always0.IN0
VMA => always0.IN1
VMA => always0.IN1
VMA => always0.IN1
VMA => always0.IN1
VMA => prev_VMA.DATAIN
VMA => always0.IN1
VMA => always0.IN1
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => control_A.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => PA_out.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => DDR_A.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => control_B.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => PB_out.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => DDR_B.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => data_from_PIA.OUTPUTSELECT
RS[0] => always0.IN0
RS[0] => always0.IN0
RS[0] => Equal0.IN1
RS[0] => Equal1.IN1
RS[1] => always0.IN1
RS[1] => Equal0.IN0
RS[1] => Equal1.IN0
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => control_A.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => PA_out.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => DDR_A.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => control_B.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => PB_out.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => DDR_B.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => data_from_PIA.OUTPUTSELECT
RS[1] => always0.IN1
IRQA <= IRQA.DB_MAX_OUTPUT_PORT_TYPE
IRQB <= IRQB.DB_MAX_OUTPUT_PORT_TYPE
data_to_PIA[0] => PA_out.DATAB
data_to_PIA[0] => DDR_A.DATAA
data_to_PIA[0] => control_A.DATAB
data_to_PIA[0] => PB_out.DATAB
data_to_PIA[0] => DDR_B.DATAA
data_to_PIA[0] => control_B.DATAB
data_to_PIA[1] => PA_out.DATAB
data_to_PIA[1] => DDR_A.DATAA
data_to_PIA[1] => control_A.DATAB
data_to_PIA[1] => PB_out.DATAB
data_to_PIA[1] => DDR_B.DATAA
data_to_PIA[1] => control_B.DATAB
data_to_PIA[2] => PA_out.DATAB
data_to_PIA[2] => DDR_A.DATAA
data_to_PIA[2] => control_A.DATAB
data_to_PIA[2] => PB_out.DATAB
data_to_PIA[2] => DDR_B.DATAA
data_to_PIA[2] => control_B.DATAB
data_to_PIA[3] => PA_out.DATAB
data_to_PIA[3] => DDR_A.DATAA
data_to_PIA[3] => control_A.DATAB
data_to_PIA[3] => PB_out.DATAB
data_to_PIA[3] => DDR_B.DATAA
data_to_PIA[3] => control_B.DATAB
data_to_PIA[4] => PA_out.DATAB
data_to_PIA[4] => DDR_A.DATAA
data_to_PIA[4] => control_A.DATAB
data_to_PIA[4] => PB_out.DATAB
data_to_PIA[4] => DDR_B.DATAA
data_to_PIA[4] => control_B.DATAB
data_to_PIA[5] => PA_out.DATAB
data_to_PIA[5] => DDR_A.DATAA
data_to_PIA[5] => control_A.DATAB
data_to_PIA[5] => PB_out.DATAB
data_to_PIA[5] => DDR_B.DATAA
data_to_PIA[5] => control_B.DATAB
data_to_PIA[6] => PA_out.DATAB
data_to_PIA[6] => DDR_A.DATAA
data_to_PIA[6] => PB_out.DATAB
data_to_PIA[6] => DDR_B.DATAA
data_to_PIA[7] => PA_out.DATAB
data_to_PIA[7] => DDR_A.DATAA
data_to_PIA[7] => PB_out.DATAB
data_to_PIA[7] => DDR_B.DATAA
data_from_PIA[0] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[1] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[2] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[3] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[4] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[5] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[6] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
data_from_PIA[7] <= data_from_PIA.DB_MAX_OUTPUT_PORT_TYPE
CA1 => always0.IN1
CA1 => prev_CA1.DATAIN
CA1 => always0.IN1
CB1 => always0.IN1
CB1 => prev_CB1.DATAIN
CB1 => always0.IN1
CA2_in => always0.IN1
CA2_in => prev_CA2_in.DATAIN
CA2_in => always0.IN1
CB2_in => always0.IN1
CB2_in => prev_CB2_in.DATAIN
CB2_in => always0.IN1
CA2_out <= CA2_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
CB2_out <= CB2_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[0] <= PA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[1] <= PA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[2] <= PA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[3] <= PA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[4] <= PA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[5] <= PA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[6] <= PA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_out[7] <= PA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[0] <= PB_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[1] <= PB_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[2] <= PB_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[3] <= PB_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[4] <= PB_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[5] <= PB_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[6] <= PB_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PB_out[7] <= PB_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PA_in[0] => PA_read_data.IN1
PA_in[1] => PA_read_data.IN1
PA_in[2] => PA_read_data.IN1
PA_in[3] => PA_read_data.IN1
PA_in[4] => PA_read_data.IN1
PA_in[5] => PA_read_data.IN1
PA_in[6] => PA_read_data.IN1
PA_in[7] => PA_read_data.IN1
PB_in[0] => PB_read_data.IN1
PB_in[1] => PB_read_data.IN1
PB_in[2] => PB_read_data.IN1
PB_in[3] => PB_read_data.IN1
PB_in[4] => PB_read_data.IN1
PB_in[5] => PB_read_data.IN1
PB_in[6] => PB_read_data.IN1
PB_in[7] => PB_read_data.IN1


|CoCo_HDMI|base_ROM:ROM0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|CoCo_HDMI|base_ROM:ROM0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t391:auto_generated.address_a[0]
address_a[1] => altsyncram_t391:auto_generated.address_a[1]
address_a[2] => altsyncram_t391:auto_generated.address_a[2]
address_a[3] => altsyncram_t391:auto_generated.address_a[3]
address_a[4] => altsyncram_t391:auto_generated.address_a[4]
address_a[5] => altsyncram_t391:auto_generated.address_a[5]
address_a[6] => altsyncram_t391:auto_generated.address_a[6]
address_a[7] => altsyncram_t391:auto_generated.address_a[7]
address_a[8] => altsyncram_t391:auto_generated.address_a[8]
address_a[9] => altsyncram_t391:auto_generated.address_a[9]
address_a[10] => altsyncram_t391:auto_generated.address_a[10]
address_a[11] => altsyncram_t391:auto_generated.address_a[11]
address_a[12] => altsyncram_t391:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t391:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t391:auto_generated.q_a[0]
q_a[1] <= altsyncram_t391:auto_generated.q_a[1]
q_a[2] <= altsyncram_t391:auto_generated.q_a[2]
q_a[3] <= altsyncram_t391:auto_generated.q_a[3]
q_a[4] <= altsyncram_t391:auto_generated.q_a[4]
q_a[5] <= altsyncram_t391:auto_generated.q_a[5]
q_a[6] <= altsyncram_t391:auto_generated.q_a[6]
q_a[7] <= altsyncram_t391:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CoCo_HDMI|base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|CoCo_HDMI|ext_ROM:ROM1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|CoCo_HDMI|ext_ROM:ROM1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ee91:auto_generated.address_a[0]
address_a[1] => altsyncram_ee91:auto_generated.address_a[1]
address_a[2] => altsyncram_ee91:auto_generated.address_a[2]
address_a[3] => altsyncram_ee91:auto_generated.address_a[3]
address_a[4] => altsyncram_ee91:auto_generated.address_a[4]
address_a[5] => altsyncram_ee91:auto_generated.address_a[5]
address_a[6] => altsyncram_ee91:auto_generated.address_a[6]
address_a[7] => altsyncram_ee91:auto_generated.address_a[7]
address_a[8] => altsyncram_ee91:auto_generated.address_a[8]
address_a[9] => altsyncram_ee91:auto_generated.address_a[9]
address_a[10] => altsyncram_ee91:auto_generated.address_a[10]
address_a[11] => altsyncram_ee91:auto_generated.address_a[11]
address_a[12] => altsyncram_ee91:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ee91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ee91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ee91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ee91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ee91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ee91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ee91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ee91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ee91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CoCo_HDMI|ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|CoCo_HDMI|PS2_keyboard:PS2_inst
clk => ps2_host:ps2_host_inst.clk
clk => kb_indicators:kb_led.clk
clk => special_make.CLK
clk => alt_key.CLK
clk => control_key.CLK
clk => scroll_lock.CLK
clk => num_lock.CLK
clk => shift_key.CLK
clk => caps_lock.CLK
clk => scan_code[0].CLK
clk => scan_code[1].CLK
clk => scan_code[2].CLK
clk => scan_code[3].CLK
clk => scan_code[4].CLK
clk => scan_code[5].CLK
clk => scan_code[6].CLK
clk => scan_code[7].CLK
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => ps2_host:ps2_host_inst.rst
reset => kb_indicators:kb_led.reset
ps2_clk_d => ps2_host:ps2_host_inst.ps2_clk_d
ps2_data_d => ps2_host:ps2_host_inst.ps2_data_d
key_code[0] <= keymapper:keymapper_inst.keycode[0]
key_code[1] <= keymapper:keymapper_inst.keycode[1]
key_code[2] <= keymapper:keymapper_inst.keycode[2]
key_code[3] <= keymapper:keymapper_inst.keycode[3]
key_code[4] <= keymapper:keymapper_inst.keycode[4]
key_code[5] <= keymapper:keymapper_inst.keycode[5]
key_code[6] <= keymapper:keymapper_inst.keycode[6]
ps2_clk_q <= ps2_host:ps2_host_inst.ps2_clk_q
ps2_data_q <= ps2_host:ps2_host_inst.ps2_data_q


|CoCo_HDMI|PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst
clk => tx_ready~reg0.CLK
clk => tx_done.CLK
clk => ps2_data_q~reg0.CLK
clk => ps2_clk_q~reg0.CLK
clk => tx_shift_reg[0].CLK
clk => tx_shift_reg[1].CLK
clk => tx_shift_reg[2].CLK
clk => tx_shift_reg[3].CLK
clk => tx_shift_reg[4].CLK
clk => tx_shift_reg[5].CLK
clk => tx_shift_reg[6].CLK
clk => tx_shift_reg[7].CLK
clk => tx_shift_reg[8].CLK
clk => tx_shift_reg[9].CLK
clk => tx_shift_reg[10].CLK
clk => rx_inhibit.CLK
clk => rx_ready~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => rx_shift_reg[0].CLK
clk => rx_shift_reg[1].CLK
clk => rx_shift_reg[2].CLK
clk => rx_shift_reg[3].CLK
clk => rx_shift_reg[4].CLK
clk => rx_shift_reg[5].CLK
clk => rx_shift_reg[6].CLK
clk => rx_shift_reg[7].CLK
clk => rx_shift_reg[8].CLK
clk => rx_shift_reg[9].CLK
clk => rx_shift_reg[10].CLK
clk => rx_shift_reg[11].CLK
clk => prev_tx_last.CLK
clk => prev_tx_req.CLK
clk => prev_ps2_clk.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => rx_shift_reg.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
ps2_clk_d => ps2_clk_s.DATAIN
ps2_data_d => ps2_data_s.DATAIN
tx_data[0] => WideXnor0.IN0
tx_data[0] => tx_shift_reg.DATAB
tx_data[1] => WideXnor0.IN1
tx_data[1] => tx_shift_reg.DATAB
tx_data[2] => WideXnor0.IN2
tx_data[2] => tx_shift_reg.DATAB
tx_data[3] => WideXnor0.IN3
tx_data[3] => tx_shift_reg.DATAB
tx_data[4] => WideXnor0.IN4
tx_data[4] => tx_shift_reg.DATAB
tx_data[5] => WideXnor0.IN5
tx_data[5] => tx_shift_reg.DATAB
tx_data[6] => WideXnor0.IN6
tx_data[6] => tx_shift_reg.DATAB
tx_data[7] => WideXnor0.IN7
tx_data[7] => tx_shift_reg.DATAB
tx_req => always0.IN1
tx_req => prev_tx_req.DATAIN
ps2_clk_q <= ps2_clk_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_q <= ps2_data_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ready <= rx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= tx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CoCo_HDMI|PS2_keyboard:PS2_inst|keymapper:keymapper_inst
scan_code[0] => Decoder0.IN7
scan_code[1] => Decoder0.IN6
scan_code[2] => Decoder0.IN5
scan_code[3] => Decoder0.IN4
scan_code[4] => Decoder0.IN3
scan_code[5] => Decoder0.IN2
scan_code[6] => Decoder0.IN1
scan_code[7] => Decoder0.IN0
shift_key => caps.IN0
shift_key => shift_out.OUTPUTSELECT
shift_key => shift_out.OUTPUTSELECT
shift_key => Selector2.IN9
shift_key => Selector5.IN17
shift_key => Selector1.IN10
shift_key => Selector2.IN10
shift_key => Selector5.IN18
shift_key => Selector4.IN13
shift_key => Selector4.IN14
shift_key => Selector3.IN2
shift_key => Selector3.IN3
shift_key => Selector3.IN4
shift_key => Selector4.IN2
shift_key => Selector5.IN2
shift_key => Selector5.IN3
shift_key => Selector5.IN4
shift_key => Selector5.IN5
shift_key => Selector0.IN2
shift_key => Selector0.IN3
control_key => caps.IN1
caps_lock => caps.IN1
alt_key => caps.IN1
special_make => Selector1.IN11
special_make => Selector5.IN19
special_make => Selector1.IN12
special_make => Selector4.IN15
special_make => Selector5.IN20
special_make => Selector1.IN13
special_make => Selector2.IN11
special_make => Selector5.IN21
special_make => Selector1.IN14
special_make => Selector2.IN12
special_make => Selector3.IN11
special_make => Selector1.IN15
special_make => Selector2.IN13
special_make => Selector4.IN3
special_make => Selector4.IN4
special_make => Selector0.IN4
special_make => Selector0.IN5
special_make => Selector0.IN6
special_make => Selector0.IN7
special_make => Selector0.IN8
keycode[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
keycode[4] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
keycode[5] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
keycode[6] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE


|CoCo_HDMI|PS2_keyboard:PS2_inst|kb_indicators:kb_led
clk => prev_status[0].CLK
clk => prev_status[1].CLK
clk => prev_status[2].CLK
clk => tx_data[0]~reg0.CLK
clk => tx_data[1]~reg0.CLK
clk => tx_data[2]~reg0.CLK
clk => tx_data[3]~reg0.CLK
clk => tx_data[4]~reg0.CLK
clk => tx_data[5]~reg0.CLK
clk => tx_data[6]~reg0.CLK
clk => tx_data[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
status[0] => Equal0.IN2
status[0] => Selector11.IN2
status[0] => prev_status[0].DATAIN
status[1] => Equal0.IN1
status[1] => Selector10.IN2
status[1] => prev_status[1].DATAIN
status[2] => Equal0.IN0
status[2] => Selector9.IN2
status[2] => prev_status[2].DATAIN
tx_ready => Selector3.IN4
tx_ready => Selector0.IN4
tx_ready => Selector2.IN3
tx_ready => Selector4.IN3
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_req <= send_req.DB_MAX_OUTPUT_PORT_TYPE


|CoCo_HDMI|KEY_MATRIX:key_matrix0
col_select[0] => Equal0.IN7
col_select[0] => Equal1.IN6
col_select[1] => Equal0.IN6
col_select[1] => Equal1.IN5
col_select[2] => Equal0.IN5
col_select[2] => Equal1.IN4
col_select[3] => Equal0.IN4
col_select[3] => Equal1.IN3
col_select[4] => Equal0.IN3
col_select[4] => Equal1.IN2
col_select[5] => Equal0.IN2
col_select[5] => Equal1.IN1
col_select[6] => Equal0.IN1
col_select[6] => Equal1.IN0
col_select[7] => Equal0.IN0
col_select[7] => Equal1.IN7
key_code[0] => Decoder1.IN2
key_code[1] => Decoder1.IN1
key_code[2] => Decoder1.IN0
key_code[3] => Decoder0.IN2
key_code[4] => Decoder0.IN1
key_code[5] => Decoder0.IN0
key_code[6] => key_out.DATAB
key_out[0] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= key_out.DB_MAX_OUTPUT_PORT_TYPE


