From 42bb7d16bc819f198cf3c931dbdf173288e94355 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Thu, 7 Mar 2019 17:01:57 +0100
Subject: [PATCH 01/10] first ugea commit

---
 arch/arm/boot/dts/Makefile                  |   3 +-
 arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts | 648 ++++++++++++++++++++
 2 files changed, 650 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 566529092..49cb618d8 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -929,7 +929,8 @@ dtb-$(CONFIG_ARCH_STM32) += \
 	stm32mp157c-ed1.dtb \
 	stm32mp157c-ev1.dtb \
 	stm32mp157c-ev1-a7-examples.dtb \
-	stm32mp157c-ev1-m4-examples.dtb
+	stm32mp157c-ev1-m4-examples.dtb \
+	stm32mp157a-ugeast-mx.dtb 
 dtb-$(CONFIG_MACH_SUN4I) += \
 	sun4i-a10-a1000.dtb \
 	sun4i-a10-ba10-tvbox.dtb \
diff --git a/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts b/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
new file mode 100644
index 000000000..baaec652f
--- /dev/null
+++ b/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
@@ -0,0 +1,648 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
+/*
+ * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
+ * Author: STM32CubeMX code generation for STMicroelectronics.
+ */
+
+/dts-v1/;
+#include "stm32mp157c.dtsi"
+#include "stm32mp157c-m4-srm.dtsi"
+#include "stm32mp157cac-pinctrl.dtsi"
+
+/* USER CODE BEGIN includes */
+/* USER CODE END includes */
+
+/ {
+	model = "Engicam MicroGEA STM32MP1 starterkit";
+	compatible = "st,stm32mp157a-ugeast-mx", "st,stm32mp157";
+
+    memory@c0000000 {
+        reg = <0xc0000000 0x10000000>;
+
+        /* USER CODE BEGIN memory */
+        /* USER CODE END memory */
+    };
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		retram: retram@0x38000000 {
+			compatible = "shared-dma-pool";
+			reg = <0x38000000 0x10000>;
+			no-map;
+		};
+
+		mcuram: mcuram@0x30000000 {
+			compatible = "shared-dma-pool";
+			reg = <0x30000000 0x40000>;
+			no-map;
+		};
+
+		mcuram2: mcuram2@0x10000000 {
+			compatible = "shared-dma-pool";
+			reg = <0x10000000 0x40000>;
+			no-map;
+		};
+
+		vdev0vring0: vdev0vring0@10040000 {
+			compatible = "shared-dma-pool";
+			reg = <0x10040000 0x2000>;
+			no-map;
+		};
+
+		vdev0vring1: vdev0vring1@10042000 {
+			compatible = "shared-dma-pool";
+			reg = <0x10042000 0x2000>;
+			no-map;
+		};
+
+		vdev0buffer: vdev0buffer@10044000 {
+			compatible = "shared-dma-pool";
+			reg = <0x10044000 0x4000>;
+			no-map;
+		};
+
+		gpu_reserved: gpu@dc000000 {
+			reg = <0xcc000000 0x4000000>;
+			no-map;
+		};
+	};
+
+	
+	vddcore: regulator-vddcore {
+		compatible = "regulator-fixed";
+		regulator-name = "vddcore";
+		regulator-min-microvolt = <1200000>;
+		regulator-max-microvolt = <1200000>;
+		regulator-always-on;
+	};
+
+	vdd: regulator-vdd {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+
+	vdd_usb: regulator-vdd_usb {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_usb";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+
+	vdda: regulator-vdda {
+		compatible = "regulator-fixed";
+		regulator-name = "vdda";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+
+	vdd_ddr: regulator-vdd_ddr {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_ddr";
+		regulator-min-microvolt = <1350000>;
+		regulator-max-microvolt = <1350000>;
+		regulator-always-on;
+	};
+
+	vtt_ddr: regulator-vtt_ddr {
+		compatible = "regulator-fixed";
+		regulator-name = "vtt_ddr";
+		regulator-min-microvolt = <675000>;
+		regulator-max-microvolt = <675000>;
+		regulator-always-on;
+		vin-supply = <&vdd>;
+	};
+
+	vref_ddr: regulator-vref_ddr {
+		compatible = "regulator-fixed";
+		regulator-name = "vref_ddr";
+		regulator-min-microvolt = <675000>;
+		regulator-max-microvolt = <675000>;
+		regulator-always-on;
+		vin-supply = <&vdd>;
+	};
+
+	vdd_sd: regulator-vdd_sd {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_sd";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+
+	v3v3: regulator-v3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "v3v3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+
+	v2v8: regulator-v2v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "v2v8";
+		regulator-min-microvolt = <2800000>;
+		regulator-max-microvolt = <2800000>;
+		regulator-always-on;
+		vin-supply = <&v3v3>;
+	};
+
+	v1v8: regulator-v1v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "v1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		regulator-always-on;
+		vin-supply = <&v3v3>;
+	};
+
+	vbus_otg: regulator-vbus_otg {
+		compatible = "regulator-fixed";
+		regulator-name = "vbus_otg";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+        regulator-always-on;
+	};
+
+	lcd_3v3: regulator-lcd_3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "lcd_3v3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpiof 10 0>;
+		enable-active-high;
+		regulator-always-on;
+	};
+	
+	/* USER CODE BEGIN root */
+	
+	sram: sram@10050000 {
+		compatible = "mmio-sram";
+		reg = <0x10050000 0x10000>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0 0x10050000 0x10000>;
+
+		dma_pool: dma_pool@0 {
+			reg = <0x0 0x10000>;
+			pool;
+		};
+	};
+	
+	aliases {
+		ethernet0 = &ethernet0;
+		serial0 = &uart4;
+	};
+
+
+	/* USER CODE END root */
+
+    clocks {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+
+        clk_hsi: clk-hsi {
+            clock-frequency = <64000000>;
+        };
+        clk_csi: clk-csi {
+            clock-frequency = <4000000>;
+        };
+        clk_lse: clk-lse {
+            clock-frequency = <32768>;
+        };
+        clk_hse: clk-hse {
+            clock-frequency = <24000000>;
+        };
+    };
+}; /*root*/
+
+&pinctrl {
+    u-boot,dm-pre-reloc;
+    eth1_pins_mx: eth1_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('A', 1, AF0)>, /* ETH1_CLK */
+                     <STM32_PINMUX('C', 1, AF11)>, /* ETH1_MDC */
+                     <STM32_PINMUX('G', 13, AF11)>, /* ETH1_TXD0 */
+                     <STM32_PINMUX('G', 14, AF11)>; /* ETH1_TXD1 */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH1_MDIO */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins3 {
+            pinmux = <STM32_PINMUX('A', 7, AF11)>, /* ETH1_CRS_DV */
+                     <STM32_PINMUX('C', 4, AF11)>, /* ETH1_RXD0 */
+                     <STM32_PINMUX('C', 5, AF11)>; /* ETH1_RXD1 */
+            bias-disable;
+        };
+        pins4 {
+            pinmux = <STM32_PINMUX('B', 11, AF11)>; /* ETH1_TX_EN */
+        };
+    };
+    fdcan1_pins_mx: fdcan1_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('I', 9, AF9)>; /* FDCAN1_RX */
+            bias-disable;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('B', 9, AF9)>; /* FDCAN1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    fmc_pins_mx: fmc_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 11, AF12)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, AF12)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, AF12)>; /* FMC_NCE */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
+            bias-disable;
+        };
+    };
+    i2c2_pins_mx: i2c2_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, AF4)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, AF4)>; /* I2C2_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    i2c4_pins_mx: i2c4_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, AF4)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, AF4)>; /* I2C4_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    ltdc_pins_mx: ltdc_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('A', 3, AF9)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, AF14)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, AF14)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, AF14)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, AF14)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, AF14)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, AF14)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, AF14)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, AF14)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, AF14)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, AF14)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 12, AF14)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, AF14)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, AF14)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, AF14)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, AF14)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, AF14)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, AF14)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, AF14)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, AF14)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, AF14)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, AF14)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, AF14)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, AF14)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, AF14)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, AF14)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, AF14)>; /* LTDC_HSYNC */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('G', 7, AF14)>; /* LTDC_CLK */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+    };
+    rtc_pins_mx: rtc_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_pins_mx: sai2b_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, AF10)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, AF10)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, AF10)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, AF10)>; /* SAI2_MCLK_B */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    sdmmc1_pins_mx: sdmmc1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+                pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
+                            <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
+                            <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
+                            <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1_D3 */
+                            <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
+                slew-rate = <3>;
+                drive-push-pull;
+        };
+        pins2 {
+                pinmux = <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1_CK */
+                slew-rate = <3>;
+                drive-push-pull;
+        };
+    };
+
+    uart4_pins_mx: uart4_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
+            bias-disable;
+        };
+    };
+    usart1_pins_mx: usart1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 15, AF4)>; /* USART1_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, AF4)>; /* USART1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart3_pins_mx: usart3_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 12, AF8)>; /* USART3_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, AF7)>; /* USART3_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart6_pins_mx: usart6_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 7, AF7)>; /* USART6_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, AF7)>; /* USART6_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usb_otg_hs_pins_mx: usb_otg_hs_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+    eth1_sleep_pins_mx: eth1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_CLK */
+                     <STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
+                     <STM32_PINMUX('A', 7, ANALOG)>, /* ETH1_CRS_DV */
+                     <STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_TX_EN */
+                     <STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
+                     <STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RXD0 */
+                     <STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RXD1 */
+                     <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_TXD0 */
+                     <STM32_PINMUX('G', 14, ANALOG)>; /* ETH1_TXD1 */
+        };
+    };
+    fdcan1_sleep_pins_mx: fdcan1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('B', 9, ANALOG)>, /* FDCAN1_TX */
+                     <STM32_PINMUX('I', 9, ANALOG)>; /* FDCAN1_RX */
+        };
+    };
+    fmc_sleep_pins_mx: fmc_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, ANALOG)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, ANALOG)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, ANALOG)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, ANALOG)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 6, ANALOG)>, /* FMC_NWAIT */
+                     <STM32_PINMUX('D', 11, ANALOG)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, ANALOG)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, ANALOG)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, ANALOG)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, ANALOG)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, ANALOG)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, ANALOG)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, ANALOG)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, ANALOG)>; /* FMC_NCE */
+        };
+    };
+    i2c2_sleep_pins_mx: i2c2_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, ANALOG)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, ANALOG)>; /* I2C2_SDA */
+        };
+    };
+    i2c4_sleep_pins_mx: i2c4_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, ANALOG)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, ANALOG)>; /* I2C4_SDA */
+        };
+    };
+    ltdc_sleep_pins_mx: ltdc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 3, ANALOG)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, ANALOG)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, ANALOG)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, ANALOG)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, ANALOG)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, ANALOG)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, ANALOG)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, ANALOG)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, ANALOG)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, ANALOG)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, ANALOG)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 7, ANALOG)>, /* LTDC_CLK */
+                     <STM32_PINMUX('G', 12, ANALOG)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, ANALOG)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, ANALOG)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, ANALOG)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, ANALOG)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, ANALOG)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, ANALOG)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, ANALOG)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, ANALOG)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, ANALOG)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, ANALOG)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, ANALOG)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, ANALOG)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, ANALOG)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, ANALOG)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, ANALOG)>; /* LTDC_HSYNC */
+        };
+    };
+    rtc_sleep_pins_mx: rtc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_sleep_pins_mx: sai2b_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, ANALOG)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, ANALOG)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, ANALOG)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, ANALOG)>; /* SAI2_MCLK_B */
+        };
+    };
+    sdmmc1_sleep_pins_mx: sdmmc1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 8, ANALOG)>, /* SDMMC1_D0 */
+                     <STM32_PINMUX('C', 9, ANALOG)>, /* SDMMC1_D1 */
+                     <STM32_PINMUX('C', 10, ANALOG)>, /* SDMMC1_D2 */
+                     <STM32_PINMUX('C', 11, ANALOG)>, /* SDMMC1_D3 */
+                     <STM32_PINMUX('C', 12, ANALOG)>, /* SDMMC1_CK */
+                     <STM32_PINMUX('D', 2, ANALOG)>; /* SDMMC1_CMD */
+        };
+    };
+    uart4_sleep_pins_mx: uart4_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, ANALOG)>, /* UART4_RX */
+                     <STM32_PINMUX('G', 11, ANALOG)>; /* UART4_TX */
+        };
+    };
+    usart1_sleep_pins_mx: usart1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, ANALOG)>, /* USART1_TX */
+                     <STM32_PINMUX('B', 15, ANALOG)>; /* USART1_RX */
+        };
+    };
+    usart3_sleep_pins_mx: usart3_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
+                     <STM32_PINMUX('B', 12, ANALOG)>; /* USART3_RX */
+        };
+    };
+    usart6_sleep_pins_mx: usart6_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, ANALOG)>, /* USART6_TX */
+                     <STM32_PINMUX('C', 7, ANALOG)>; /* USART6_RX */
+        };
+    };
+    usb_otg_hs_sleep_pins_mx: usb_otg_hs_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+};
+
+&iwdg2{
+    status = "okay";
+
+    /* USER CODE BEGIN iwdg2 */
+    /* USER CODE END iwdg2 */
+};
+
+
+&rcc{
+    u-boot,dm-pre-reloc;
+    status = "okay";
+
+    /* USER CODE BEGIN rcc */
+    /* USER CODE END rcc */
+};
+
+&sdmmc1{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default";
+    pinctrl-0 = <&sdmmc1_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN sdmmc1 */
+	broken-cd;
+	st,neg-edge;
+	bus-width = <4>;
+	max-frequency = <10000000>;
+	vmmc-supply = <&v3v3>;
+    /* USER CODE END sdmmc1 */
+};
+
+&uart4{
+    pinctrl-names = "default";
+    pinctrl-0 = <&uart4_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN uart4 */
+    /* USER CODE END uart4 */
+};
+
+/* USER CODE BEGIN addons */
+&dma1 {
+	sram = <&dma_pool>;
+};
+
+&dma2 {
+	sram = <&dma_pool>;
+};
+
+
+/* USER CODE END addons */
+
-- 
2.17.1

