#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000218db520f60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000218db522320 .scope module, "gan_serial_tb" "gan_serial_tb" 3 3;
 .timescale -9 -12;
P_00000218db52c150 .param/l "DISC_VEC_LEN" 1 3 8, +C4<00000000000000000000000100000000>;
P_00000218db52c188 .param/l "ENABLE_DISC_FAST_CHECK" 1 3 13, +C4<00000000000000000000000000000000>;
P_00000218db52c1c0 .param/l "FRAME_PIXELS" 1 3 7, +C4<00000000000000000000001100010000>;
P_00000218db52c1f8 .param/l "GEN_FEAT_LEN" 1 3 9, +C4<00000000000000000000000010000000>;
P_00000218db52c230 .param/l "ONE_Q" 1 3 14, +C4<0000000100000000>;
P_00000218db52c268 .param/l "SEED_COUNT" 1 3 10, +C4<00000000000000000000000001000000>;
P_00000218db52c2a0 .param/l "SKIP_DISC_RUNTIME" 1 3 12, +C4<00000000000000000000000000000001>;
P_00000218db52c2d8 .param/l "SMOKE_SERIAL_SAMPLES" 1 3 11, +C4<00000000000000000000000000001010>;
v00000218db721620_0 .net "busy", 0 0, v00000218db713f20_0;  1 drivers
v00000218db71f1e0_0 .var "clk", 0 0;
v00000218db720a40_0 .net "disc_fake_is_real", 0 0, v00000218db714b00_0;  1 drivers
v00000218db720d60_0 .net/s "disc_fake_score", 15 0, v00000218db714ba0_0;  1 drivers
v00000218db721120_0 .net "disc_fast_busy", 0 0, v00000218db71d840_0;  1 drivers
v00000218db720680_0 .net "disc_fast_done", 0 0, v00000218db71d660_0;  1 drivers
v00000218db71f3c0_0 .net "disc_fast_real_flag", 0 0, v00000218db71d340_0;  1 drivers
v00000218db71f280_0 .var "disc_fast_rst", 0 0;
v00000218db7211c0_0 .net "disc_fast_sample_full", 0 0, L_00000218db5f2740;  1 drivers
v00000218db720040_0 .net "disc_fast_sample_level", 8 0, L_00000218db5f3460;  1 drivers
v00000218db71f0a0_0 .var "disc_fast_sample_wr_data", 15 0;
v00000218db720b80_0 .var "disc_fast_sample_wr_en", 0 0;
v00000218db71fe60_0 .net "disc_fast_score_empty", 0 0, L_00000218db5f2270;  1 drivers
v00000218db71f640_0 .net "disc_fast_score_level", 2 0, L_00000218db5f2820;  1 drivers
v00000218db71faa0_0 .net "disc_fast_score_rd_data", 15 0, L_00000218db5f27b0;  1 drivers
v00000218db721260_0 .var "disc_fast_score_rd_en", 0 0;
v00000218db720400_0 .net "disc_fast_score_rd_valid", 0 0, L_00000218db5f3a10;  1 drivers
v00000218db720c20_0 .var "disc_fast_start", 0 0;
v00000218db720cc0_0 .net "disc_real_is_real", 0 0, v00000218db7156e0_0;  1 drivers
v00000218db71f6e0_0 .net/s "disc_real_score", 15 0, v00000218db715500_0;  1 drivers
v00000218db71f320_0 .net "done", 0 0, v00000218db715000_0;  1 drivers
v00000218db7204a0_0 .var "forced_disc_scores", 0 0;
v00000218db71fd20_0 .var "forced_fake_flag_value", 0 0;
v00000218db720ea0_0 .var/s "forced_fake_score_value", 15 0;
v00000218db71ff00_0 .var "forced_real_flag_value", 0 0;
v00000218db7216c0_0 .var/s "forced_real_score_value", 15 0;
v00000218db71f500_0 .net "frame_ready", 0 0, L_00000218db5f29e0;  1 drivers
v00000218db71ffa0_0 .net "generated_frame_flat", 12543 0, v00000218db716310_0;  1 drivers
v00000218db720e00_0 .net "generated_frame_valid", 0 0, v00000218db717170_0;  1 drivers
v00000218db71f780 .array/s "golden_fake_disc_vec", 255 0, 15 0;
v00000218db71f140 .array/s "golden_fake_frame", 783 0, 15 0;
v00000218db71f460 .array/s "golden_gen_features", 127 0, 15 0;
v00000218db71f5a0 .array/s "golden_real_sample", 255 0, 15 0;
v00000218db7200e0 .array/s "golden_scores", 3 0, 15 0;
v00000218db7213a0 .array/s "golden_seed", 63 0, 15 0;
v00000218db720180 .array/s "golden_sigmoid", 127 0, 15 0;
v00000218db720540_0 .var "pixel_bit", 0 0;
v00000218db720220_0 .net "pixel_ready", 0 0, L_00000218db781040;  1 drivers
v00000218db720f40_0 .var "pixel_valid", 0 0;
v00000218db71f820_0 .var "preload_frame_shadow", 12543 0;
v00000218db721080_0 .var "rst", 0 0;
v00000218db71f8c0_0 .var "start", 0 0;
E_00000218db668fe0 .event anyedge, v00000218db717170_0;
E_00000218db668aa0 .event anyedge, v00000218db717850_0;
E_00000218db669620 .event anyedge, v00000218db714740_0;
E_00000218db668b60 .event anyedge, v00000218db712ee0_0;
E_00000218db669660 .event anyedge, v00000218db716810_0;
E_00000218db669720 .event anyedge, v00000218db716770_0;
E_00000218db669460 .event anyedge, v00000218db7184d0_0;
E_00000218db6692a0 .event posedge, v00000218db599de0_0;
S_00000218db5ced80 .scope autotask, "compare_fake_disc_flat" "compare_fake_disc_flat" 3 438, 3 438 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5ff710_0 .var "actual_flat", 4095 0;
v00000218db5fea90_0 .var/i "idx", 31 0;
v00000218db5fef90_0 .var/str "label";
v00000218db5fe770_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_fake_disc_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db5fea90_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000218db5fea90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000218db5ff710_0;
    %load/vec4 v00000218db5fea90_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000218db5fe770_0, 0, 16;
    %load/vec4 v00000218db5fe770_0;
    %ix/getv/s 4, v00000218db5fea90_0;
    %load/vec4a v00000218db71f780, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 448 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v00000218db5fef90_0, v00000218db5fea90_0, &A<v00000218db71f780, v00000218db5fea90_0 >, v00000218db5fe770_0 {0 0 0};
    %vpi_call/w 3 449 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v00000218db5fef90_0 {0 0 0};
T_0.2 ;
    %load/vec4 v00000218db5fea90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db5fea90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 452 "$display", "[OK] %s matches golden snapshot (%0d samples).", v00000218db5fef90_0, P_00000218db52c150 {0 0 0};
    %end;
S_00000218db5ccb40 .scope autotask, "compare_fake_frame_flat" "compare_fake_frame_flat" 3 474, 3 474 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5ff2b0_0 .var "actual_flat", 12543 0;
v00000218db5ffc10_0 .var/i "idx", 31 0;
v00000218db5febd0_0 .var/str "label";
v00000218db5ff7b0_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_fake_frame_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db5ffc10_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000218db5ffc10_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v00000218db5ff2b0_0;
    %load/vec4 v00000218db5ffc10_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000218db5ff7b0_0, 0, 16;
    %load/vec4 v00000218db5ff7b0_0;
    %ix/getv/s 4, v00000218db5ffc10_0;
    %load/vec4a v00000218db71f140, 4;
    %cmp/ne;
    %jmp/0xz  T_1.6, 6;
    %vpi_call/w 3 484 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v00000218db5febd0_0, v00000218db5ffc10_0, &A<v00000218db71f140, v00000218db5ffc10_0 >, v00000218db5ff7b0_0 {0 0 0};
    %vpi_call/w 3 485 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v00000218db5febd0_0 {0 0 0};
T_1.6 ;
    %load/vec4 v00000218db5ffc10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db5ffc10_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %vpi_call/w 3 488 "$display", "[OK] %s matches golden snapshot (%0d samples).", v00000218db5febd0_0, P_00000218db52c1c0 {0 0 0};
    %end;
S_00000218db5479d0 .scope autotask, "compare_frame_buffer" "compare_frame_buffer" 3 256, 3 256 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5ff850_0 .var/s "expected", 15 0;
v00000218db5fe9f0_0 .var/i "idx", 31 0;
v00000218db5ff350_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_frame_buffer ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db5fe9f0_0, 0, 32;
T_2.8 ;
    %load/vec4 v00000218db5fe9f0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_2.9, 5;
    %load/vec4 v00000218db5fe9f0_0;
    %pushi/vec4 7, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 256, 0, 16;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v00000218db5ff850_0, 0, 16;
    %load/vec4 v00000218db715140_0;
    %load/vec4 v00000218db5fe9f0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000218db5ff350_0, 0, 16;
    %load/vec4 v00000218db5ff350_0;
    %load/vec4 v00000218db5ff850_0;
    %cmp/ne;
    %jmp/0xz  T_2.12, 6;
    %vpi_call/w 3 265 "$error", "[FAIL] Frame buffer mismatch idx %0d exp %0d got %0d", v00000218db5fe9f0_0, v00000218db5ff850_0, v00000218db5ff350_0 {0 0 0};
    %vpi_call/w 3 266 "$fatal", 32'sb00000000000000000000000000000001, "frame buffer mismatch" {0 0 0};
T_2.12 ;
    %load/vec4 v00000218db5fe9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db5fe9f0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %vpi_call/w 3 269 "$display", "[OK] Pixel serial loader produced expected frame contents." {0 0 0};
    %end;
S_00000218db59beb0 .scope autotask, "compare_gen_features_flat" "compare_gen_features_flat" 3 402, 3 402 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5fe450_0 .var "actual_flat", 2047 0;
v00000218db5ff3f0_0 .var/i "idx", 31 0;
v00000218db5fe1d0_0 .var/str "label";
v00000218db5fe130_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_gen_features_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db5ff3f0_0, 0, 32;
T_3.14 ;
    %load/vec4 v00000218db5ff3f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v00000218db5fe450_0;
    %load/vec4 v00000218db5ff3f0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000218db5fe130_0, 0, 16;
    %load/vec4 v00000218db5fe130_0;
    %ix/getv/s 4, v00000218db5ff3f0_0;
    %load/vec4a v00000218db71f460, 4;
    %cmp/ne;
    %jmp/0xz  T_3.16, 6;
    %vpi_call/w 3 412 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v00000218db5fe1d0_0, v00000218db5ff3f0_0, &A<v00000218db71f460, v00000218db5ff3f0_0 >, v00000218db5fe130_0 {0 0 0};
    %vpi_call/w 3 413 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v00000218db5fe1d0_0 {0 0 0};
T_3.16 ;
    %load/vec4 v00000218db5ff3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db5ff3f0_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %vpi_call/w 3 416 "$display", "[OK] %s matches golden snapshot (%0d samples).", v00000218db5fe1d0_0, P_00000218db52c1f8 {0 0 0};
    %end;
S_00000218db3a26c0 .scope autotask, "compare_real_sample_flat" "compare_real_sample_flat" 3 456, 3 456 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5ffad0_0 .var "actual_flat", 4095 0;
v00000218db5ffcb0_0 .var/i "idx", 31 0;
v00000218db5fe810_0 .var/str "label";
v00000218db5ffd50_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_real_sample_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db5ffcb0_0, 0, 32;
T_4.18 ;
    %load/vec4 v00000218db5ffcb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.19, 5;
    %load/vec4 v00000218db5ffad0_0;
    %load/vec4 v00000218db5ffcb0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000218db5ffd50_0, 0, 16;
    %load/vec4 v00000218db5ffd50_0;
    %ix/getv/s 4, v00000218db5ffcb0_0;
    %load/vec4a v00000218db71f5a0, 4;
    %cmp/ne;
    %jmp/0xz  T_4.20, 6;
    %vpi_call/w 3 466 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v00000218db5fe810_0, v00000218db5ffcb0_0, &A<v00000218db71f5a0, v00000218db5ffcb0_0 >, v00000218db5ffd50_0 {0 0 0};
    %vpi_call/w 3 467 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v00000218db5fe810_0 {0 0 0};
T_4.20 ;
    %load/vec4 v00000218db5ffcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db5ffcb0_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %vpi_call/w 3 470 "$display", "[OK] %s matches golden snapshot (%0d samples).", v00000218db5fe810_0, P_00000218db52c150 {0 0 0};
    %end;
S_00000218db3a2850 .scope autotask, "compare_scores" "compare_scores" 3 273, 3 273 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5fec70_0 .var "fake_flag_exp", 0 0;
v00000218db5ff670_0 .var/s "fake_score_exp", 15 0;
v00000218db5ff030_0 .var "real_flag_exp", 0 0;
v00000218db5ffdf0_0 .var/s "real_score_exp", 15 0;
TD_gan_serial_tb.compare_scores ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %store/vec4 v00000218db5ff670_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218db5fec70_0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %store/vec4 v00000218db5ffdf0_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218db5ff030_0, 0, 1;
    %load/vec4 v00000218db720d60_0;
    %load/vec4 v00000218db5ff670_0;
    %cmp/ne;
    %jmp/0xz  T_5.22, 6;
    %vpi_call/w 3 285 "$error", "[FAIL] Fake score mismatch exp %0d got %0d", v00000218db5ff670_0, v00000218db720d60_0 {0 0 0};
    %vpi_call/w 3 286 "$fatal", 32'sb00000000000000000000000000000001, "fake score mismatch" {0 0 0};
T_5.22 ;
    %load/vec4 v00000218db720a40_0;
    %load/vec4 v00000218db5fec70_0;
    %cmp/ne;
    %jmp/0xz  T_5.24, 6;
    %vpi_call/w 3 289 "$error", "[FAIL] Fake flag mismatch exp %0b got %0b", v00000218db5fec70_0, v00000218db720a40_0 {0 0 0};
    %vpi_call/w 3 290 "$fatal", 32'sb00000000000000000000000000000001, "fake flag mismatch" {0 0 0};
T_5.24 ;
    %load/vec4 v00000218db71f6e0_0;
    %load/vec4 v00000218db5ffdf0_0;
    %cmp/ne;
    %jmp/0xz  T_5.26, 6;
    %vpi_call/w 3 293 "$error", "[FAIL] Real score mismatch exp %0d got %0d", v00000218db5ffdf0_0, v00000218db71f6e0_0 {0 0 0};
    %vpi_call/w 3 294 "$fatal", 32'sb00000000000000000000000000000001, "real score mismatch" {0 0 0};
T_5.26 ;
    %load/vec4 v00000218db720cc0_0;
    %load/vec4 v00000218db5ff030_0;
    %cmp/ne;
    %jmp/0xz  T_5.28, 6;
    %vpi_call/w 3 297 "$error", "[FAIL] Real flag mismatch exp %0b got %0b", v00000218db5ff030_0, v00000218db720cc0_0 {0 0 0};
    %vpi_call/w 3 298 "$fatal", 32'sb00000000000000000000000000000001, "real flag mismatch" {0 0 0};
T_5.28 ;
    %vpi_call/w 3 300 "$display", "[OK] Discriminator scores/flags match golden references." {0 0 0};
    %end;
S_00000218db3938a0 .scope autotask, "compare_seed_flat" "compare_seed_flat" 3 384, 3 384 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5ff490_0 .var "actual_flat", 1023 0;
v00000218db5ffe90_0 .var/i "idx", 31 0;
v00000218db5ff5d0_0 .var/str "label";
v00000218db5fff30_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_seed_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db5ffe90_0, 0, 32;
T_6.30 ;
    %load/vec4 v00000218db5ffe90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.31, 5;
    %load/vec4 v00000218db5ff490_0;
    %load/vec4 v00000218db5ffe90_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000218db5fff30_0, 0, 16;
    %load/vec4 v00000218db5fff30_0;
    %ix/getv/s 4, v00000218db5ffe90_0;
    %load/vec4a v00000218db7213a0, 4;
    %cmp/ne;
    %jmp/0xz  T_6.32, 6;
    %vpi_call/w 3 394 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v00000218db5ff5d0_0, v00000218db5ffe90_0, &A<v00000218db7213a0, v00000218db5ffe90_0 >, v00000218db5fff30_0 {0 0 0};
    %vpi_call/w 3 395 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v00000218db5ff5d0_0 {0 0 0};
T_6.32 ;
    %load/vec4 v00000218db5ffe90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db5ffe90_0, 0, 32;
    %jmp T_6.30;
T_6.31 ;
    %vpi_call/w 3 398 "$display", "[OK] %s matches golden snapshot (%0d samples).", v00000218db5ff5d0_0, P_00000218db52c268 {0 0 0};
    %end;
S_00000218db393a30 .scope autotask, "compare_sigmoid_flat" "compare_sigmoid_flat" 3 420, 3 420 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db5fed10_0 .var "actual_flat", 2047 0;
v00000218db5fedb0_0 .var/i "idx", 31 0;
v00000218db5fee50_0 .var/str "label";
v00000218db5fffd0_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_sigmoid_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db5fedb0_0, 0, 32;
T_7.34 ;
    %load/vec4 v00000218db5fedb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.35, 5;
    %load/vec4 v00000218db5fed10_0;
    %load/vec4 v00000218db5fedb0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000218db5fffd0_0, 0, 16;
    %load/vec4 v00000218db5fffd0_0;
    %ix/getv/s 4, v00000218db5fedb0_0;
    %load/vec4a v00000218db720180, 4;
    %cmp/ne;
    %jmp/0xz  T_7.36, 6;
    %vpi_call/w 3 430 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v00000218db5fee50_0, v00000218db5fedb0_0, &A<v00000218db720180, v00000218db5fedb0_0 >, v00000218db5fffd0_0 {0 0 0};
    %vpi_call/w 3 431 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v00000218db5fee50_0 {0 0 0};
T_7.36 ;
    %load/vec4 v00000218db5fedb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db5fedb0_0, 0, 32;
    %jmp T_7.34;
T_7.35 ;
    %vpi_call/w 3 434 "$display", "[OK] %s matches golden snapshot (%0d samples).", v00000218db5fee50_0, P_00000218db52c1f8 {0 0 0};
    %end;
S_00000218db37e320 .scope module, "dut" "gan_serial_top" 3 93, 4 60 0, S_00000218db522320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_00000218db37e4b0 .param/l "S_DISC_FAKE" 1 4 452, C4<100>;
P_00000218db37e4e8 .param/l "S_DISC_REAL" 1 4 454, C4<110>;
P_00000218db37e520 .param/l "S_DONE" 1 4 455, C4<111>;
P_00000218db37e558 .param/l "S_FAKE_LOAD" 1 4 451, C4<011>;
P_00000218db37e590 .param/l "S_GEN" 1 4 450, C4<010>;
P_00000218db37e5c8 .param/l "S_IDLE" 1 4 448, C4<000>;
P_00000218db37e600 .param/l "S_REAL_LOAD" 1 4 453, C4<101>;
P_00000218db37e638 .param/l "S_SEED" 1 4 449, C4<001>;
L_00000218db5f29e0 .functor BUFZ 1, v00000218db70f080_0, C4<0>, C4<0>, C4<0>;
v00000218db713f20_0 .var "busy", 0 0;
v00000218db714060_0 .var "clear_gen_features_ready", 0 0;
v00000218db7123a0_0 .net "clk", 0 0, v00000218db71f1e0_0;  1 drivers
v00000218db712940_0 .net "disc_busy", 0 0, v00000218db705ce0_0;  1 drivers
v00000218db714f60_0 .net "disc_done", 0 0, v00000218db704fc0_0;  1 drivers
v00000218db714b00_0 .var "disc_fake_is_real", 0 0;
v00000218db714ba0_0 .var/s "disc_fake_score", 15 0;
v00000218db715dc0_0 .net "disc_real_flag", 0 0, v00000218db7043e0_0;  1 drivers
v00000218db7156e0_0 .var "disc_real_is_real", 0 0;
v00000218db715500_0 .var/s "disc_real_score", 15 0;
v00000218db714c40_0 .var "disc_result_is_real", 0 0;
v00000218db715aa0_0 .var "disc_run_is_real", 0 0;
v00000218db714880_0 .net "disc_sample_full", 0 0, L_00000218db5f5760;  1 drivers
v00000218db715780_0 .net "disc_sample_level", 8 0, L_00000218db5f47a0;  1 drivers
v00000218db715b40_0 .var "disc_sample_wr_data", 15 0;
v00000218db715a00_0 .var "disc_sample_wr_en", 0 0;
v00000218db7158c0_0 .net "disc_score_empty", 0 0, L_00000218db5f53e0;  1 drivers
v00000218db7153c0_0 .var "disc_score_fetch_active", 0 0;
v00000218db715640_0 .net "disc_score_level", 2 0, L_00000218db5f4730;  1 drivers
v00000218db715c80_0 .net "disc_score_rd_data", 15 0, L_00000218db5f4110;  1 drivers
v00000218db714ce0_0 .var "disc_score_rd_en", 0 0;
v00000218db7149c0_0 .net "disc_score_rd_valid", 0 0, L_00000218db5f57d0;  1 drivers
v00000218db7155a0_0 .var "disc_start_pulse", 0 0;
v00000218db714a60_0 .var "disc_stream_active", 0 0;
v00000218db714d80_0 .var "disc_stream_done", 0 0;
v00000218db714e20_0 .var "disc_stream_idx", 8 0;
v00000218db715e60_0 .var "disc_stream_mode_real", 0 0;
v00000218db715be0_0 .var "disc_stream_start_fake", 0 0;
v00000218db715d20_0 .var "disc_stream_start_real", 0 0;
v00000218db715000_0 .var "done", 0 0;
v00000218db715960_0 .net "expander_busy", 0 0, v00000218db714240_0;  1 drivers
v00000218db715f00_0 .net "expander_done", 0 0, v00000218db712ee0_0;  1 drivers
v00000218db714ec0_0 .var "expander_job_launched", 0 0;
v00000218db714920_0 .var "expander_start_pulse", 0 0;
v00000218db7150a0_0 .net "fake_disc_vec", 4095 0, v00000218db713020_0;  1 drivers
v00000218db715140_0 .var "frame_buffer", 12543 0;
v00000218db7151e0_0 .var "frame_consume_pulse", 0 0;
v00000218db715820_0 .net "frame_ready", 0 0, L_00000218db5f29e0;  alias, 1 drivers
v00000218db715280_0 .net "frame_sample_done", 0 0, v00000218db704ac0_0;  1 drivers
v00000218db715320_0 .var "frame_sample_start_pulse", 0 0;
v00000218db715460_0 .net "gen_busy", 0 0, v00000218db70daa0_0;  1 drivers
v00000218db717e90_0 .net "gen_done", 0 0, v00000218db70e360_0;  1 drivers
v00000218db7182f0_0 .var "gen_feature_collect_active", 0 0;
v00000218db718430_0 .var "gen_feature_collect_idx", 7 0;
v00000218db716b30_0 .net "gen_feature_empty", 0 0, L_00000218db5f3f50;  1 drivers
v00000218db716d10_0 .net "gen_feature_level", 7 0, L_00000218db5f4ab0;  1 drivers
v00000218db716db0_0 .net "gen_feature_rd_data", 15 0, L_00000218db5f4d50;  1 drivers
v00000218db716630_0 .var "gen_feature_rd_en", 0 0;
v00000218db7187f0_0 .net "gen_feature_rd_valid", 0 0, L_00000218db5f4180;  1 drivers
v00000218db716450_0 .var "gen_features", 2047 0;
v00000218db716770_0 .var "gen_features_ready", 0 0;
v00000218db7175d0_0 .net "gen_frame_pixels", 12543 0, v00000218db713e80_0;  1 drivers
v00000218db718390_0 .net "gen_seed_full", 0 0, L_00000218db5f5680;  1 drivers
v00000218db7166d0_0 .net "gen_seed_level", 6 0, L_00000218db5f4b20;  1 drivers
v00000218db716270_0 .var "gen_seed_wr_data", 15 0;
v00000218db7186b0_0 .var "gen_seed_wr_en", 0 0;
v00000218db7169f0_0 .net "gen_sigmoid_busy", 0 0, v00000218db713a20_0;  1 drivers
v00000218db716f90_0 .net "gen_sigmoid_done", 0 0, v00000218db713160_0;  1 drivers
v00000218db717d50_0 .net "gen_sigmoid_features", 2047 0, v00000218db712800_0;  1 drivers
v00000218db716810_0 .var "gen_sigmoid_ready", 0 0;
v00000218db716e50_0 .var "gen_sigmoid_start_pulse", 0 0;
v00000218db7168b0_0 .var "gen_start_pulse", 0 0;
v00000218db716310_0 .var "generated_frame_flat", 12543 0;
v00000218db717170_0 .var "generated_frame_valid", 0 0;
v00000218db717990_0 .net "loader_frame_flat", 12543 0, v00000218db70fda0_0;  1 drivers
v00000218db716ef0_0 .net "loader_frame_valid", 0 0, v00000218db70f080_0;  1 drivers
v00000218db717030_0 .var "pending_disc_flag", 0 0;
v00000218db716090_0 .net "pixel_bit", 0 0, v00000218db720540_0;  1 drivers
v00000218db7163b0_0 .net "pixel_bit_ready", 0 0, L_00000218db781040;  alias, 1 drivers
v00000218db717a30_0 .net "pixel_bit_valid", 0 0, v00000218db720f40_0;  1 drivers
v00000218db7164f0_0 .var "real_stream_start_sent", 0 0;
v00000218db716c70_0 .net "rst", 0 0, v00000218db721080_0;  1 drivers
v00000218db717cb0_0 .net "sampled_real_vec", 4095 0, v00000218db706350_0;  1 drivers
v00000218db717850_0 .var "sampled_real_vec_ready", 0 0;
v00000218db716950_0 .net "seed_bank_flat", 1023 0, v00000218db712440_0;  1 drivers
v00000218db717df0_0 .net "seed_ready", 0 0, v00000218db70f8a0_0;  1 drivers
v00000218db716130_0 .var "seed_start_pulse", 0 0;
v00000218db7170d0_0 .var "seed_stream_active", 0 0;
v00000218db7184d0_0 .var "seed_stream_done", 0 0;
v00000218db718570_0 .var "seed_stream_idx", 6 0;
v00000218db7177b0_0 .var "sigmoid_run_active", 0 0;
v00000218db717490_0 .net "start", 0 0, v00000218db71f8c0_0;  1 drivers
v00000218db716bd0_0 .var "state", 2 0;
v00000218db7173f0_0 .net "upsampler_busy", 0 0, v00000218db714100_0;  1 drivers
v00000218db7178f0_0 .net "upsampler_done", 0 0, v00000218db714740_0;  1 drivers
v00000218db717530_0 .var "upsampler_job_launched", 0 0;
v00000218db718610_0 .var "upsampler_start_pulse", 0 0;
S_00000218db358670 .scope module, "u_discriminator" "discriminator_pipeline" 4 355, 5 34 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_00000218db358800 .param/l "FIN" 1 5 60, C4<110>;
P_00000218db358838 .param/l "IDLE" 1 5 54, C4<000>;
P_00000218db358870 .param/l "L1" 1 5 56, C4<010>;
P_00000218db3588a8 .param/l "L2" 1 5 57, C4<011>;
P_00000218db3588e0 .param/l "L3" 1 5 58, C4<100>;
P_00000218db358918 .param/l "LOAD" 1 5 55, C4<001>;
P_00000218db358950 .param/l "OUTPUT" 1 5 59, C4<101>;
P_00000218db358988 .param/l "SAMPLE_COUNT" 1 5 52, +C4<00000000000000000000000100000000>;
L_00000218db5f5760 .functor BUFZ 1, v00000218db69e850_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f47a0 .functor BUFZ 9, v00000218db69de50_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000218db5f4110 .functor BUFZ 16, v00000218db69e210_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000218db5f57d0 .functor BUFZ 1, v00000218db69ed50_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f53e0 .functor BUFZ 1, v00000218db69d450_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f4730 .functor BUFZ 3, v00000218db69d630_0, C4<000>, C4<000>, C4<000>;
v00000218db705ce0_0 .var "busy", 0 0;
v00000218db705740_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db7043e0_0 .var "disc_real_flag", 0 0;
v00000218db704fc0_0 .var "done", 0 0;
v00000218db704ca0_0 .net "l1_done", 0 0, v00000218db59a240_0;  1 drivers
v00000218db705d80_0 .net "l1_out", 2047 0, v00000218db599f20_0;  1 drivers
v00000218db7057e0_0 .net "l2_done", 0 0, v00000218db65a2a0_0;  1 drivers
v00000218db7052e0_0 .net "l2_out", 511 0, v00000218db65a520_0;  1 drivers
v00000218db704660_0 .net "l3_decision", 0 0, v00000218db69ddb0_0;  1 drivers
v00000218db705380_0 .net "l3_done", 0 0, v00000218db69d810_0;  1 drivers
v00000218db7054c0_0 .net/s "l3_score", 15 0, v00000218db69e710_0;  1 drivers
v00000218db705e20_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db705ba0_0 .var "sample_buffer", 4095 0;
v00000218db705ec0_0 .net "sample_fifo_empty", 0 0, v00000218db69e7b0_0;  1 drivers
v00000218db7056a0_0 .net "sample_fifo_full", 0 0, v00000218db69e850_0;  1 drivers
v00000218db704520_0 .net "sample_fifo_level_int", 8 0, v00000218db69de50_0;  1 drivers
v00000218db7042a0_0 .net "sample_fifo_rd_data", 15 0, v00000218db69e0d0_0;  1 drivers
v00000218db705880_0 .var "sample_fifo_rd_en", 0 0;
v00000218db7047a0_0 .net "sample_fifo_rd_valid", 0 0, v00000218db69e5d0_0;  1 drivers
v00000218db704c00_0 .net "sample_full", 0 0, L_00000218db5f5760;  alias, 1 drivers
v00000218db705920_0 .net "sample_level", 8 0, L_00000218db5f47a0;  alias, 1 drivers
v00000218db704b60_0 .var "sample_load_idx", 8 0;
v00000218db7045c0_0 .net "sample_wr_data", 15 0, v00000218db715b40_0;  1 drivers
v00000218db704de0_0 .net "sample_wr_en", 0 0, v00000218db715a00_0;  1 drivers
v00000218db704d40_0 .net "score_empty", 0 0, L_00000218db5f53e0;  alias, 1 drivers
v00000218db705420_0 .net "score_fifo_empty", 0 0, v00000218db69d450_0;  1 drivers
v00000218db704020_0 .net "score_fifo_full", 0 0, v00000218db69d4f0_0;  1 drivers
v00000218db7059c0_0 .net "score_fifo_level_int", 2 0, v00000218db69d630_0;  1 drivers
v00000218db7040c0_0 .net "score_fifo_rd_data", 15 0, v00000218db69e210_0;  1 drivers
v00000218db704160_0 .net "score_fifo_rd_valid", 0 0, v00000218db69ed50_0;  1 drivers
v00000218db704200_0 .var "score_fifo_wr_data", 15 0;
v00000218db704e80_0 .var "score_fifo_wr_en", 0 0;
v00000218db705a60_0 .net "score_level", 2 0, L_00000218db5f4730;  alias, 1 drivers
v00000218db705560_0 .net "score_rd_data", 15 0, L_00000218db5f4110;  alias, 1 drivers
v00000218db704340_0 .net "score_rd_en", 0 0, v00000218db714ce0_0;  1 drivers
v00000218db704700_0 .net "score_rd_valid", 0 0, L_00000218db5f57d0;  alias, 1 drivers
v00000218db705600_0 .net "start", 0 0, v00000218db7155a0_0;  1 drivers
v00000218db7048e0_0 .var "start_l1", 0 0;
v00000218db704980_0 .var "start_l2", 0 0;
v00000218db705b00_0 .var "start_l3", 0 0;
v00000218db705c40_0 .var "state", 2 0;
S_00000218db38aea0 .scope module, "u_l1" "layer1_discriminator" 5 134, 6 5 0, S_00000218db358670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000218db5fe310_0 .net *"_ivl_0", 31 0, L_00000218db782f80;  1 drivers
v00000218db5fe590_0 .net *"_ivl_11", 31 0, L_00000218db781e00;  1 drivers
L_00000218db724ec0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db5fe630_0 .net/2u *"_ivl_12", 31 0, L_00000218db724ec0;  1 drivers
v00000218db5feef0_0 .net *"_ivl_14", 31 0, L_00000218db782ee0;  1 drivers
v00000218db549c80_0 .net *"_ivl_16", 33 0, L_00000218db781ea0;  1 drivers
L_00000218db724f08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218db549960_0 .net *"_ivl_19", 1 0, L_00000218db724f08;  1 drivers
L_00000218db724f50 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000218db54ae00_0 .net/2s *"_ivl_20", 33 0, L_00000218db724f50;  1 drivers
v00000218db549fa0_0 .net/s *"_ivl_22", 33 0, L_00000218db783700;  1 drivers
v00000218db54aae0_0 .net/s *"_ivl_26", 31 0, L_00000218db782260;  1 drivers
v00000218db549640_0 .net *"_ivl_28", 15 0, L_00000218db781680;  1 drivers
L_00000218db724de8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db54a680_0 .net *"_ivl_3", 22 0, L_00000218db724de8;  1 drivers
v00000218db54a040_0 .net *"_ivl_30", 31 0, L_00000218db782940;  1 drivers
L_00000218db724f98 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db54a0e0_0 .net *"_ivl_33", 23 0, L_00000218db724f98;  1 drivers
L_00000218db724fe0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v00000218db54a720_0 .net/2u *"_ivl_34", 31 0, L_00000218db724fe0;  1 drivers
v00000218db54a7c0_0 .net *"_ivl_37", 31 0, L_00000218db781400;  1 drivers
v00000218db549460_0 .net *"_ivl_38", 31 0, L_00000218db7824e0;  1 drivers
L_00000218db724e30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db54a900_0 .net/2u *"_ivl_4", 31 0, L_00000218db724e30;  1 drivers
L_00000218db725028 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db54acc0_0 .net *"_ivl_41", 22 0, L_00000218db725028;  1 drivers
v00000218db54aea0_0 .net *"_ivl_42", 31 0, L_00000218db7817c0;  1 drivers
v00000218db54afe0_0 .net/s *"_ivl_44", 31 0, L_00000218db781ae0;  1 drivers
v00000218db54b1c0_0 .net *"_ivl_6", 31 0, L_00000218db7823a0;  1 drivers
L_00000218db724e78 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000218db54b300_0 .net/2u *"_ivl_8", 31 0, L_00000218db724e78;  1 drivers
v00000218db59a600_0 .var/s "accumulator", 31 0;
v00000218db599d40_0 .var/s "bias_shifted", 31 0;
v00000218db5992a0_0 .var "busy", 0 0;
v00000218db599de0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db599a20_0 .net/s "current_input", 15 0, L_00000218db7815e0;  1 drivers
v00000218db599ac0_0 .net/s "current_product", 31 0, L_00000218db781220;  1 drivers
v00000218db59a240_0 .var "done", 0 0;
v00000218db599c00_0 .net/s "flat_input_flat", 4095 0, v00000218db705ba0_0;  1 drivers
v00000218db599f20_0 .var/s "flat_output_flat", 2047 0;
v00000218db599340_0 .var "input_idx", 8 0;
v00000218db599480 .array/s "layer1_disc_bias", 127 0, 15 0;
v00000218db59a9c0 .array/s "layer1_disc_weights", 32767 0, 15 0;
v00000218db5993e0_0 .var "neuron_idx", 7 0;
v00000218db59a2e0_0 .net/s "next_acc", 31 0, L_00000218db781f40;  1 drivers
v00000218db5c2d80_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db5c3be0_0 .net "start", 0 0, v00000218db7048e0_0;  1 drivers
E_00000218db668e60 .event posedge, v00000218db5c2d80_0, v00000218db599de0_0;
L_00000218db782f80 .concat [ 9 23 0 0], v00000218db599340_0, L_00000218db724de8;
L_00000218db7823a0 .arith/sum 32, L_00000218db782f80, L_00000218db724e30;
L_00000218db781e00 .arith/mult 32, L_00000218db7823a0, L_00000218db724e78;
L_00000218db782ee0 .arith/sub 32, L_00000218db781e00, L_00000218db724ec0;
L_00000218db781ea0 .concat [ 32 2 0 0], L_00000218db782ee0, L_00000218db724f08;
L_00000218db783700 .arith/sub 34, L_00000218db781ea0, L_00000218db724f50;
L_00000218db7815e0 .part/v.s v00000218db705ba0_0, L_00000218db783700, 16;
L_00000218db782260 .extend/s 32, L_00000218db7815e0;
L_00000218db781680 .array/port v00000218db59a9c0, L_00000218db7817c0;
L_00000218db782940 .concat [ 8 24 0 0], v00000218db5993e0_0, L_00000218db724f98;
L_00000218db781400 .arith/mult 32, L_00000218db782940, L_00000218db724fe0;
L_00000218db7824e0 .concat [ 9 23 0 0], v00000218db599340_0, L_00000218db725028;
L_00000218db7817c0 .arith/sum 32, L_00000218db781400, L_00000218db7824e0;
L_00000218db781ae0 .extend/s 32, L_00000218db781680;
L_00000218db781220 .arith/mult 32, L_00000218db782260, L_00000218db781ae0;
L_00000218db781f40 .arith/sum 32, v00000218db59a600_0, L_00000218db781220;
S_00000218db3b57a0 .scope module, "u_l2" "layer2_discriminator" 5 143, 7 5 0, S_00000218db358670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000218db5c4540_0 .net *"_ivl_0", 31 0, L_00000218db781fe0;  1 drivers
v00000218db5c3140_0 .net *"_ivl_11", 31 0, L_00000218db783520;  1 drivers
L_00000218db725148 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db5c31e0_0 .net/2u *"_ivl_12", 31 0, L_00000218db725148;  1 drivers
v00000218db5c3500_0 .net *"_ivl_14", 31 0, L_00000218db782440;  1 drivers
v00000218db5c3aa0_0 .net *"_ivl_16", 33 0, L_00000218db782d00;  1 drivers
L_00000218db725190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218db5c3b40_0 .net *"_ivl_19", 1 0, L_00000218db725190;  1 drivers
L_00000218db7251d8 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000218db5326f0_0 .net/2s *"_ivl_20", 33 0, L_00000218db7251d8;  1 drivers
v00000218db5332d0_0 .net/s *"_ivl_22", 33 0, L_00000218db783660;  1 drivers
v00000218db532ab0_0 .net/s *"_ivl_26", 31 0, L_00000218db782800;  1 drivers
v00000218db532bf0_0 .net *"_ivl_28", 15 0, L_00000218db7828a0;  1 drivers
L_00000218db725070 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db659da0_0 .net *"_ivl_3", 23 0, L_00000218db725070;  1 drivers
v00000218db65a5c0_0 .net *"_ivl_30", 31 0, L_00000218db7826c0;  1 drivers
L_00000218db725220 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db65a700_0 .net *"_ivl_33", 25 0, L_00000218db725220;  1 drivers
L_00000218db725268 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v00000218db65b4c0_0 .net/2u *"_ivl_34", 31 0, L_00000218db725268;  1 drivers
v00000218db65a200_0 .net *"_ivl_37", 31 0, L_00000218db783160;  1 drivers
v00000218db65a160_0 .net *"_ivl_38", 31 0, L_00000218db782bc0;  1 drivers
L_00000218db7250b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db65b1a0_0 .net/2u *"_ivl_4", 31 0, L_00000218db7250b8;  1 drivers
L_00000218db7252b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db65ade0_0 .net *"_ivl_41", 23 0, L_00000218db7252b0;  1 drivers
v00000218db65aac0_0 .net *"_ivl_42", 31 0, L_00000218db7829e0;  1 drivers
v00000218db65a480_0 .net/s *"_ivl_44", 31 0, L_00000218db782c60;  1 drivers
v00000218db659a80_0 .net *"_ivl_6", 31 0, L_00000218db782080;  1 drivers
L_00000218db725100 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000218db65a340_0 .net/2u *"_ivl_8", 31 0, L_00000218db725100;  1 drivers
v00000218db659bc0_0 .var/s "accumulator", 31 0;
v00000218db659800_0 .var/s "bias_shifted", 31 0;
v00000218db65a840_0 .var "busy", 0 0;
v00000218db65b240_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db6598a0_0 .net/s "current_input", 15 0, L_00000218db782580;  1 drivers
v00000218db65a7a0_0 .net/s "current_product", 31 0, L_00000218db783200;  1 drivers
v00000218db65a2a0_0 .var "done", 0 0;
v00000218db65b380_0 .net/s "flat_input_flat", 2047 0, v00000218db599f20_0;  alias, 1 drivers
v00000218db65a520_0 .var/s "flat_output_flat", 511 0;
v00000218db65a8e0_0 .var "input_idx", 7 0;
v00000218db65afc0 .array/s "layer2_disc_bias", 31 0, 15 0;
v00000218db65a660 .array/s "layer2_disc_weights", 4095 0, 15 0;
v00000218db65a980_0 .var "neuron_idx", 5 0;
v00000218db65ab60_0 .net/s "next_acc", 31 0, L_00000218db781860;  1 drivers
v00000218db65b420_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db65ac00_0 .net "start", 0 0, v00000218db704980_0;  1 drivers
L_00000218db781fe0 .concat [ 8 24 0 0], v00000218db65a8e0_0, L_00000218db725070;
L_00000218db782080 .arith/sum 32, L_00000218db781fe0, L_00000218db7250b8;
L_00000218db783520 .arith/mult 32, L_00000218db782080, L_00000218db725100;
L_00000218db782440 .arith/sub 32, L_00000218db783520, L_00000218db725148;
L_00000218db782d00 .concat [ 32 2 0 0], L_00000218db782440, L_00000218db725190;
L_00000218db783660 .arith/sub 34, L_00000218db782d00, L_00000218db7251d8;
L_00000218db782580 .part/v.s v00000218db599f20_0, L_00000218db783660, 16;
L_00000218db782800 .extend/s 32, L_00000218db782580;
L_00000218db7828a0 .array/port v00000218db65a660, L_00000218db7829e0;
L_00000218db7826c0 .concat [ 6 26 0 0], v00000218db65a980_0, L_00000218db725220;
L_00000218db783160 .arith/mult 32, L_00000218db7826c0, L_00000218db725268;
L_00000218db782bc0 .concat [ 8 24 0 0], v00000218db65a8e0_0, L_00000218db7252b0;
L_00000218db7829e0 .arith/sum 32, L_00000218db783160, L_00000218db782bc0;
L_00000218db782c60 .extend/s 32, L_00000218db7828a0;
L_00000218db783200 .arith/mult 32, L_00000218db782800, L_00000218db782c60;
L_00000218db781860 .arith/sum 32, v00000218db659bc0_0, L_00000218db783200;
S_00000218db703cb0 .scope module, "u_l3" "layer3_discriminator" 5 152, 8 10 0, S_00000218db358670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v00000218db69edf0 .array/s "b", 0 0, 15 0;
v00000218db69e3f0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db69ddb0_0 .var "decision_real", 0 0;
v00000218db69d810_0 .var "done", 0 0;
v00000218db69ea30_0 .net/s "flat_input_flat", 511 0, v00000218db65a520_0;  alias, 1 drivers
v00000218db69ee90_0 .net "mac_done", 0 0, v00000218db65ae80_0;  1 drivers
v00000218db69e490_0 .net/s "mac_result", 15 0, v00000218db65af20_0;  1 drivers
v00000218db69dd10_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db69e710_0 .var/s "score_out", 15 0;
v00000218db69def0_0 .net "start", 0 0, v00000218db705b00_0;  1 drivers
v00000218db69e670 .array/s "w", 31 0, 15 0;
v00000218db69d310_0 .net/s "weights_flat", 511 0, L_00000218db781900;  1 drivers
v00000218db69e670_0 .array/port v00000218db69e670, 0;
v00000218db69e670_1 .array/port v00000218db69e670, 1;
v00000218db69e670_2 .array/port v00000218db69e670, 2;
v00000218db69e670_3 .array/port v00000218db69e670, 3;
LS_00000218db781900_0_0 .concat [ 16 16 16 16], v00000218db69e670_0, v00000218db69e670_1, v00000218db69e670_2, v00000218db69e670_3;
v00000218db69e670_4 .array/port v00000218db69e670, 4;
v00000218db69e670_5 .array/port v00000218db69e670, 5;
v00000218db69e670_6 .array/port v00000218db69e670, 6;
v00000218db69e670_7 .array/port v00000218db69e670, 7;
LS_00000218db781900_0_4 .concat [ 16 16 16 16], v00000218db69e670_4, v00000218db69e670_5, v00000218db69e670_6, v00000218db69e670_7;
v00000218db69e670_8 .array/port v00000218db69e670, 8;
v00000218db69e670_9 .array/port v00000218db69e670, 9;
v00000218db69e670_10 .array/port v00000218db69e670, 10;
v00000218db69e670_11 .array/port v00000218db69e670, 11;
LS_00000218db781900_0_8 .concat [ 16 16 16 16], v00000218db69e670_8, v00000218db69e670_9, v00000218db69e670_10, v00000218db69e670_11;
v00000218db69e670_12 .array/port v00000218db69e670, 12;
v00000218db69e670_13 .array/port v00000218db69e670, 13;
v00000218db69e670_14 .array/port v00000218db69e670, 14;
v00000218db69e670_15 .array/port v00000218db69e670, 15;
LS_00000218db781900_0_12 .concat [ 16 16 16 16], v00000218db69e670_12, v00000218db69e670_13, v00000218db69e670_14, v00000218db69e670_15;
v00000218db69e670_16 .array/port v00000218db69e670, 16;
v00000218db69e670_17 .array/port v00000218db69e670, 17;
v00000218db69e670_18 .array/port v00000218db69e670, 18;
v00000218db69e670_19 .array/port v00000218db69e670, 19;
LS_00000218db781900_0_16 .concat [ 16 16 16 16], v00000218db69e670_16, v00000218db69e670_17, v00000218db69e670_18, v00000218db69e670_19;
v00000218db69e670_20 .array/port v00000218db69e670, 20;
v00000218db69e670_21 .array/port v00000218db69e670, 21;
v00000218db69e670_22 .array/port v00000218db69e670, 22;
v00000218db69e670_23 .array/port v00000218db69e670, 23;
LS_00000218db781900_0_20 .concat [ 16 16 16 16], v00000218db69e670_20, v00000218db69e670_21, v00000218db69e670_22, v00000218db69e670_23;
v00000218db69e670_24 .array/port v00000218db69e670, 24;
v00000218db69e670_25 .array/port v00000218db69e670, 25;
v00000218db69e670_26 .array/port v00000218db69e670, 26;
v00000218db69e670_27 .array/port v00000218db69e670, 27;
LS_00000218db781900_0_24 .concat [ 16 16 16 16], v00000218db69e670_24, v00000218db69e670_25, v00000218db69e670_26, v00000218db69e670_27;
v00000218db69e670_28 .array/port v00000218db69e670, 28;
v00000218db69e670_29 .array/port v00000218db69e670, 29;
v00000218db69e670_30 .array/port v00000218db69e670, 30;
v00000218db69e670_31 .array/port v00000218db69e670, 31;
LS_00000218db781900_0_28 .concat [ 16 16 16 16], v00000218db69e670_28, v00000218db69e670_29, v00000218db69e670_30, v00000218db69e670_31;
LS_00000218db781900_1_0 .concat [ 64 64 64 64], LS_00000218db781900_0_0, LS_00000218db781900_0_4, LS_00000218db781900_0_8, LS_00000218db781900_0_12;
LS_00000218db781900_1_4 .concat [ 64 64 64 64], LS_00000218db781900_0_16, LS_00000218db781900_0_20, LS_00000218db781900_0_24, LS_00000218db781900_0_28;
L_00000218db781900 .concat [ 256 256 0 0], LS_00000218db781900_1_0, LS_00000218db781900_1_4;
S_00000218db703e40 .scope module, "mac_unit" "pipelined_mac" 8 58, 9 1 0, S_00000218db703cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v00000218db659d00_0 .net/s "a_flat", 511 0, v00000218db65a520_0;  alias, 1 drivers
v00000218db659e40_0 .net/s "b_flat", 511 0, L_00000218db781900;  alias, 1 drivers
v00000218db69edf0_0 .array/port v00000218db69edf0, 0;
v00000218db65aa20_0 .net/s "bias", 15 0, v00000218db69edf0_0;  1 drivers
v00000218db659f80_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db659b20_0 .var "d0", 0 0;
v00000218db65b060_0 .var "d1", 0 0;
v00000218db65a3e0_0 .var "d2", 0 0;
v00000218db65aca0_0 .var "d3", 0 0;
v00000218db65a020_0 .var "d4", 0 0;
v00000218db65ad40_0 .var "d5", 0 0;
v00000218db659940_0 .var "d6", 0 0;
v00000218db65ae80_0 .var "done", 0 0;
v00000218db659c60 .array/s "p", 31 0, 31 0;
v00000218db65b560 .array/s "ra", 31 0, 15 0;
v00000218db65b100 .array/s "rb", 31 0, 15 0;
v00000218db65af20_0 .var/s "result", 15 0;
v00000218db65b2e0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db65b600 .array/s "s1", 15 0, 31 0;
v00000218db65b6a0 .array/s "s2", 7 0, 31 0;
v00000218db659ee0 .array/s "s3", 3 0, 31 0;
v00000218db6599e0 .array/s "s4", 1 0, 31 0;
v00000218db65a0c0_0 .net "start", 0 0, v00000218db705b00_0;  alias, 1 drivers
v00000218db69da90_0 .var/s "total_sum", 31 0;
S_00000218db3678d0 .scope module, "u_sample_fifo" "sync_fifo" 5 104, 10 9 0, S_00000218db358670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_00000218db44ed80 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001000>;
P_00000218db44edb8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_00000218db44edf0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000100000000>;
L_00000218db5f4e30 .functor AND 1, v00000218db715a00_0, L_00000218db781540, C4<1>, C4<1>;
L_00000218db5f3fc0 .functor AND 1, v00000218db705880_0, L_00000218db781a40, C4<1>, C4<1>;
v00000218db69ef30_0 .net *"_ivl_1", 0 0, L_00000218db781540;  1 drivers
v00000218db69e170_0 .net *"_ivl_5", 0 0, L_00000218db781a40;  1 drivers
v00000218db69df90_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db69ead0_0 .var "count", 8 0;
v00000218db69dc70_0 .var "count_next", 8 0;
v00000218db69e7b0_0 .var "empty", 0 0;
v00000218db69e850_0 .var "full", 0 0;
v00000218db69de50_0 .var "level", 8 0;
v00000218db69e530 .array "mem", 255 0, 15 0;
v00000218db69e0d0_0 .var "rd_data", 15 0;
v00000218db69d090_0 .net "rd_do", 0 0, L_00000218db5f3fc0;  1 drivers
v00000218db69d8b0_0 .net "rd_en", 0 0, v00000218db705880_0;  1 drivers
v00000218db69ecb0_0 .var "rd_ptr", 7 0;
v00000218db69e5d0_0 .var "rd_valid", 0 0;
v00000218db69d130_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db69eb70_0 .net "wr_data", 15 0, v00000218db715b40_0;  alias, 1 drivers
v00000218db69d1d0_0 .net "wr_do", 0 0, L_00000218db5f4e30;  1 drivers
v00000218db69dbd0_0 .net "wr_en", 0 0, v00000218db715a00_0;  alias, 1 drivers
v00000218db69d270_0 .var "wr_ptr", 7 0;
E_00000218db669120 .event anyedge, v00000218db69ead0_0, v00000218db69d1d0_0, v00000218db69d090_0;
L_00000218db781540 .reduce/nor v00000218db69e850_0;
L_00000218db781a40 .reduce/nor v00000218db69e7b0_0;
S_00000218db69f3c0 .scope module, "u_score_fifo" "sync_fifo" 5 121, 10 9 0, S_00000218db358670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_00000218db44eb70 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000010>;
P_00000218db44eba8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_00000218db44ebe0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_00000218db5f55a0 .functor AND 1, v00000218db704e80_0, L_00000218db782620, C4<1>, C4<1>;
L_00000218db5f43b0 .functor AND 1, v00000218db714ce0_0, L_00000218db783840, C4<1>, C4<1>;
v00000218db69e8f0_0 .net *"_ivl_1", 0 0, L_00000218db782620;  1 drivers
v00000218db69d3b0_0 .net *"_ivl_5", 0 0, L_00000218db783840;  1 drivers
v00000218db69d6d0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db69d590_0 .var "count", 2 0;
v00000218db69e030_0 .var "count_next", 2 0;
v00000218db69d450_0 .var "empty", 0 0;
v00000218db69d4f0_0 .var "full", 0 0;
v00000218db69d630_0 .var "level", 2 0;
v00000218db69ec10 .array "mem", 3 0, 15 0;
v00000218db69e210_0 .var "rd_data", 15 0;
v00000218db69d770_0 .net "rd_do", 0 0, L_00000218db5f43b0;  1 drivers
v00000218db69e2b0_0 .net "rd_en", 0 0, v00000218db714ce0_0;  alias, 1 drivers
v00000218db69e350_0 .var "rd_ptr", 1 0;
v00000218db69ed50_0 .var "rd_valid", 0 0;
v00000218db69e990_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db69d950_0 .net "wr_data", 15 0, v00000218db704200_0;  1 drivers
v00000218db69d9f0_0 .net "wr_do", 0 0, L_00000218db5f55a0;  1 drivers
v00000218db69db30_0 .net "wr_en", 0 0, v00000218db704e80_0;  1 drivers
v00000218db704840_0 .var "wr_ptr", 1 0;
E_00000218db668de0 .event anyedge, v00000218db69d590_0, v00000218db69d9f0_0, v00000218db69d770_0;
L_00000218db782620 .reduce/nor v00000218db69d4f0_0;
L_00000218db783840 .reduce/nor v00000218db69d450_0;
S_00000218db69f6e0 .scope module, "u_frame_sampler" "frame_sampler" 4 111, 11 11 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_00000218db63b390 .param/l "BASE_STEP" 1 11 33, +C4<00000000000000000000000000000011>;
P_00000218db63b3c8 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_00000218db63b400 .param/l "INPUT_COUNT" 0 11 12, +C4<00000000000000000000001100010000>;
P_00000218db63b438 .param/l "OUTPUT_COUNT" 0 11 13, +C4<00000000000000000000000100000000>;
P_00000218db63b470 .param/l "STEP_REM" 1 11 34, +C4<00000000000000000000000000010000>;
v00000218db704480_0 .var "active", 0 0;
v00000218db704a20_0 .var "busy", 0 0;
v00000218db7051a0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db704ac0_0 .var "done", 0 0;
v00000218db704f20_0 .net "frame_flat", 12543 0, v00000218db715140_0;  1 drivers
v00000218db705060_0 .var/i "out_idx", 31 0;
v00000218db705100_0 .var/i "rem_accum", 31 0;
v00000218db705240_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db706350_0 .var "sampled_flat", 4095 0;
v00000218db7068f0_0 .var/i "src_index", 31 0;
v00000218db707890_0 .net "start", 0 0, v00000218db715320_0;  1 drivers
v00000218db706030_0 .var/i "tmp_rem", 31 0;
v00000218db706210_0 .var/i "tmp_src", 31 0;
S_00000218db69f0a0 .scope module, "u_generator" "generator_pipeline" 4 160, 12 35 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_00000218db41fb50 .param/l "FEATURE_COUNT" 1 12 53, +C4<00000000000000000000000010000000>;
P_00000218db41fb88 .param/l "FIN" 1 12 61, C4<110>;
P_00000218db41fbc0 .param/l "IDLE" 1 12 55, C4<000>;
P_00000218db41fbf8 .param/l "L1" 1 12 57, C4<010>;
P_00000218db41fc30 .param/l "L2" 1 12 58, C4<011>;
P_00000218db41fc68 .param/l "L3" 1 12 59, C4<100>;
P_00000218db41fca0 .param/l "LOAD" 1 12 56, C4<001>;
P_00000218db41fcd8 .param/l "OUTPUT" 1 12 60, C4<101>;
P_00000218db41fd10 .param/l "SEED_COUNT" 1 12 52, +C4<00000000000000000000000001000000>;
L_00000218db5f5680 .functor BUFZ 1, v00000218db709b30_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f4b20 .functor BUFZ 7, v00000218db708b90_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_00000218db5f4d50 .functor BUFZ 16, v00000218db707a70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000218db5f4180 .functor BUFZ 1, v00000218db707bb0_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f3f50 .functor BUFZ 1, v00000218db707930_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f4ab0 .functor BUFZ 8, v00000218db707430_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000218db70daa0_0 .var "busy", 0 0;
v00000218db70d500_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db70e360_0 .var "done", 0 0;
v00000218db70cd80_0 .net "feature_empty", 0 0, L_00000218db5f3f50;  alias, 1 drivers
v00000218db70e220_0 .net "feature_fifo_empty", 0 0, v00000218db707930_0;  1 drivers
v00000218db70d000_0 .net "feature_fifo_full", 0 0, v00000218db7060d0_0;  1 drivers
v00000218db70d780_0 .net "feature_fifo_level_int", 7 0, v00000218db707430_0;  1 drivers
v00000218db70df00_0 .net "feature_fifo_rd_data", 15 0, v00000218db707a70_0;  1 drivers
v00000218db70d320_0 .net "feature_fifo_rd_valid", 0 0, v00000218db707bb0_0;  1 drivers
v00000218db70e4a0_0 .var "feature_fifo_wr_data", 15 0;
v00000218db70c6a0_0 .var "feature_fifo_wr_en", 0 0;
v00000218db70e400_0 .net "feature_level", 7 0, L_00000218db5f4ab0;  alias, 1 drivers
v00000218db70c880_0 .net "feature_rd_data", 15 0, L_00000218db5f4d50;  alias, 1 drivers
v00000218db70d960_0 .net "feature_rd_en", 0 0, v00000218db716630_0;  1 drivers
v00000218db70dbe0_0 .net "feature_rd_valid", 0 0, L_00000218db5f4180;  alias, 1 drivers
v00000218db70d140_0 .var "feature_store_idx", 7 0;
v00000218db70dc80_0 .net "layer1_done", 0 0, v00000218db70b890_0;  1 drivers
v00000218db70c2e0_0 .net "layer1_out", 4095 0, v00000218db70bcf0_0;  1 drivers
v00000218db70ce20_0 .net "layer2_done", 0 0, v00000218db708550_0;  1 drivers
v00000218db70cec0_0 .net "layer2_out", 4095 0, v00000218db709270_0;  1 drivers
v00000218db70de60_0 .net "layer3_done", 0 0, v00000218db70a3f0_0;  1 drivers
v00000218db70c4c0_0 .net "layer3_out", 2047 0, v00000218db7089b0_0;  1 drivers
v00000218db70d8c0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db70cf60_0 .var "seed_buffer", 1023 0;
v00000218db70c600_0 .net "seed_fifo_empty", 0 0, v00000218db709d10_0;  1 drivers
v00000218db70e7c0_0 .net "seed_fifo_full", 0 0, v00000218db709b30_0;  1 drivers
v00000218db70c420_0 .net "seed_fifo_level_int", 6 0, v00000218db708b90_0;  1 drivers
v00000218db70cce0_0 .net "seed_fifo_rd_data", 15 0, v00000218db7080f0_0;  1 drivers
v00000218db70e0e0_0 .var "seed_fifo_rd_en", 0 0;
v00000218db70d0a0_0 .net "seed_fifo_rd_valid", 0 0, v00000218db70cb00_0;  1 drivers
v00000218db70d5a0_0 .net "seed_full", 0 0, L_00000218db5f5680;  alias, 1 drivers
v00000218db70d1e0_0 .net "seed_level", 6 0, L_00000218db5f4b20;  alias, 1 drivers
v00000218db70e5e0_0 .var "seed_load_idx", 6 0;
v00000218db70dfa0_0 .net "seed_wr_data", 15 0, v00000218db716270_0;  1 drivers
v00000218db70d280_0 .net "seed_wr_en", 0 0, v00000218db7186b0_0;  1 drivers
v00000218db70c060_0 .net "start", 0 0, v00000218db7168b0_0;  1 drivers
v00000218db70da00_0 .var "start_l1", 0 0;
v00000218db70db40_0 .var "start_l2", 0 0;
v00000218db70e540_0 .var "start_l3", 0 0;
v00000218db70e680_0 .var "state", 2 0;
S_00000218db69f550 .scope module, "u_feature_fifo" "sync_fifo" 12 126, 10 9 0, S_00000218db69f0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_00000218db450380 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000111>;
P_00000218db4503b8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_00000218db4503f0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000010000000>;
L_00000218db5f56f0 .functor AND 1, v00000218db70c6a0_0, L_00000218db780820, C4<1>, C4<1>;
L_00000218db5f4260 .functor AND 1, v00000218db716630_0, L_00000218db77fc40, C4<1>, C4<1>;
v00000218db706b70_0 .net *"_ivl_1", 0 0, L_00000218db780820;  1 drivers
v00000218db706df0_0 .net *"_ivl_5", 0 0, L_00000218db77fc40;  1 drivers
v00000218db707d90_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db7063f0_0 .var "count", 7 0;
v00000218db706d50_0 .var "count_next", 7 0;
v00000218db707930_0 .var "empty", 0 0;
v00000218db7060d0_0 .var "full", 0 0;
v00000218db707430_0 .var "level", 7 0;
v00000218db7079d0 .array "mem", 127 0, 15 0;
v00000218db707a70_0 .var "rd_data", 15 0;
v00000218db707cf0_0 .net "rd_do", 0 0, L_00000218db5f4260;  1 drivers
v00000218db706fd0_0 .net "rd_en", 0 0, v00000218db716630_0;  alias, 1 drivers
v00000218db7072f0_0 .var "rd_ptr", 6 0;
v00000218db707bb0_0 .var "rd_valid", 0 0;
v00000218db7065d0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db707b10_0 .net "wr_data", 15 0, v00000218db70e4a0_0;  1 drivers
v00000218db707250_0 .net "wr_do", 0 0, L_00000218db5f56f0;  1 drivers
v00000218db706c10_0 .net "wr_en", 0 0, v00000218db70c6a0_0;  1 drivers
v00000218db707c50_0 .var "wr_ptr", 6 0;
E_00000218db668d20 .event anyedge, v00000218db7063f0_0, v00000218db707250_0, v00000218db707cf0_0;
L_00000218db780820 .reduce/nor v00000218db7060d0_0;
L_00000218db77fc40 .reduce/nor v00000218db707930_0;
S_00000218db69f230 .scope module, "u_l1" "layer1_generator" 12 139, 13 5 0, S_00000218db69f0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000218db707e30_0 .net *"_ivl_0", 31 0, L_00000218db77f7e0;  1 drivers
v00000218db707750_0 .net *"_ivl_11", 31 0, L_00000218db77f420;  1 drivers
L_00000218db7246e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db7076b0_0 .net/2u *"_ivl_12", 31 0, L_00000218db7246e0;  1 drivers
v00000218db706170_0 .net *"_ivl_14", 31 0, L_00000218db77fb00;  1 drivers
v00000218db707ed0_0 .net *"_ivl_16", 33 0, L_00000218db7808c0;  1 drivers
L_00000218db724728 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218db706e90_0 .net *"_ivl_19", 1 0, L_00000218db724728;  1 drivers
L_00000218db724770 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000218db7062b0_0 .net/2s *"_ivl_20", 33 0, L_00000218db724770;  1 drivers
v00000218db706cb0_0 .net/s *"_ivl_22", 33 0, L_00000218db77eb60;  1 drivers
v00000218db707070_0 .net/s *"_ivl_26", 31 0, L_00000218db780280;  1 drivers
v00000218db706490_0 .net *"_ivl_28", 15 0, L_00000218db780e60;  1 drivers
L_00000218db724608 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db706530_0 .net *"_ivl_3", 24 0, L_00000218db724608;  1 drivers
v00000218db706670_0 .net *"_ivl_30", 31 0, L_00000218db77f4c0;  1 drivers
L_00000218db7247b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db707390_0 .net *"_ivl_33", 22 0, L_00000218db7247b8;  1 drivers
L_00000218db724800 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v00000218db706ad0_0 .net/2u *"_ivl_34", 31 0, L_00000218db724800;  1 drivers
v00000218db7077f0_0 .net *"_ivl_37", 31 0, L_00000218db7803c0;  1 drivers
v00000218db7074d0_0 .net *"_ivl_38", 31 0, L_00000218db77efc0;  1 drivers
L_00000218db724650 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db706a30_0 .net/2u *"_ivl_4", 31 0, L_00000218db724650;  1 drivers
L_00000218db724848 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db706710_0 .net *"_ivl_41", 24 0, L_00000218db724848;  1 drivers
v00000218db7067b0_0 .net *"_ivl_42", 31 0, L_00000218db77fa60;  1 drivers
v00000218db706850_0 .net/s *"_ivl_44", 31 0, L_00000218db780f00;  1 drivers
v00000218db706990_0 .net *"_ivl_6", 31 0, L_00000218db77e980;  1 drivers
L_00000218db724698 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000218db706f30_0 .net/2u *"_ivl_8", 31 0, L_00000218db724698;  1 drivers
v00000218db707110_0 .var/s "accumulator", 31 0;
v00000218db7071b0_0 .var/s "bias_shifted", 31 0;
v00000218db707570_0 .var "busy", 0 0;
v00000218db707610_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db70be30_0 .net/s "current_input", 15 0, L_00000218db77f9c0;  1 drivers
v00000218db70b4d0_0 .net/s "current_product", 31 0, L_00000218db77f560;  1 drivers
v00000218db70b890_0 .var "done", 0 0;
v00000218db70ac10_0 .net/s "flat_input_flat", 1023 0, v00000218db70cf60_0;  1 drivers
v00000218db70bcf0_0 .var/s "flat_output_flat", 4095 0;
v00000218db70a990_0 .var "input_idx", 6 0;
v00000218db70b250 .array/s "layer1_gen_bias", 255 0, 15 0;
v00000218db70b6b0 .array/s "layer1_gen_weights", 16383 0, 15 0;
v00000218db70bd90_0 .var "neuron_idx", 8 0;
v00000218db70afd0_0 .net/s "next_acc", 31 0, L_00000218db780960;  1 drivers
v00000218db70ae90_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db70aa30_0 .net "start", 0 0, v00000218db70da00_0;  1 drivers
L_00000218db77f7e0 .concat [ 7 25 0 0], v00000218db70a990_0, L_00000218db724608;
L_00000218db77e980 .arith/sum 32, L_00000218db77f7e0, L_00000218db724650;
L_00000218db77f420 .arith/mult 32, L_00000218db77e980, L_00000218db724698;
L_00000218db77fb00 .arith/sub 32, L_00000218db77f420, L_00000218db7246e0;
L_00000218db7808c0 .concat [ 32 2 0 0], L_00000218db77fb00, L_00000218db724728;
L_00000218db77eb60 .arith/sub 34, L_00000218db7808c0, L_00000218db724770;
L_00000218db77f9c0 .part/v.s v00000218db70cf60_0, L_00000218db77eb60, 16;
L_00000218db780280 .extend/s 32, L_00000218db77f9c0;
L_00000218db780e60 .array/port v00000218db70b6b0, L_00000218db77fa60;
L_00000218db77f4c0 .concat [ 9 23 0 0], v00000218db70bd90_0, L_00000218db7247b8;
L_00000218db7803c0 .arith/mult 32, L_00000218db77f4c0, L_00000218db724800;
L_00000218db77efc0 .concat [ 7 25 0 0], v00000218db70a990_0, L_00000218db724848;
L_00000218db77fa60 .arith/sum 32, L_00000218db7803c0, L_00000218db77efc0;
L_00000218db780f00 .extend/s 32, L_00000218db780e60;
L_00000218db77f560 .arith/mult 32, L_00000218db780280, L_00000218db780f00;
L_00000218db780960 .arith/sum 32, v00000218db707110_0, L_00000218db77f560;
S_00000218db69fd20 .scope module, "u_l2" "layer2_generator" 12 148, 14 5 0, S_00000218db69f0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000218db70bbb0_0 .net *"_ivl_0", 31 0, L_00000218db780fa0;  1 drivers
v00000218db70b390_0 .net *"_ivl_11", 31 0, L_00000218db77ed40;  1 drivers
L_00000218db724968 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db70aad0_0 .net/2u *"_ivl_12", 31 0, L_00000218db724968;  1 drivers
v00000218db70b570_0 .net *"_ivl_14", 31 0, L_00000218db77f1a0;  1 drivers
v00000218db70bb10_0 .net *"_ivl_16", 33 0, L_00000218db77ede0;  1 drivers
L_00000218db7249b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218db70ba70_0 .net *"_ivl_19", 1 0, L_00000218db7249b0;  1 drivers
L_00000218db7249f8 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000218db70b930_0 .net/2s *"_ivl_20", 33 0, L_00000218db7249f8;  1 drivers
v00000218db70bed0_0 .net/s *"_ivl_22", 33 0, L_00000218db77f240;  1 drivers
v00000218db70a850_0 .net/s *"_ivl_26", 31 0, L_00000218db780500;  1 drivers
v00000218db70b430_0 .net *"_ivl_28", 15 0, L_00000218db780000;  1 drivers
L_00000218db724890 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db70b9d0_0 .net *"_ivl_3", 22 0, L_00000218db724890;  1 drivers
v00000218db70b750_0 .net *"_ivl_30", 31 0, L_00000218db780a00;  1 drivers
L_00000218db724a40 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db70ab70_0 .net *"_ivl_33", 22 0, L_00000218db724a40;  1 drivers
L_00000218db724a88 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v00000218db70a8f0_0 .net/2u *"_ivl_34", 31 0, L_00000218db724a88;  1 drivers
v00000218db70bc50_0 .net *"_ivl_37", 31 0, L_00000218db780140;  1 drivers
v00000218db70acb0_0 .net *"_ivl_38", 31 0, L_00000218db7801e0;  1 drivers
L_00000218db7248d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db70ad50_0 .net/2u *"_ivl_4", 31 0, L_00000218db7248d8;  1 drivers
L_00000218db724ad0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db70adf0_0 .net *"_ivl_41", 22 0, L_00000218db724ad0;  1 drivers
v00000218db70af30_0 .net *"_ivl_42", 31 0, L_00000218db780320;  1 drivers
v00000218db70b7f0_0 .net/s *"_ivl_44", 31 0, L_00000218db780460;  1 drivers
v00000218db70b2f0_0 .net *"_ivl_6", 31 0, L_00000218db780be0;  1 drivers
L_00000218db724920 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000218db70b070_0 .net/2u *"_ivl_8", 31 0, L_00000218db724920;  1 drivers
v00000218db70b110_0 .var/s "accumulator", 31 0;
v00000218db70b1b0_0 .var/s "bias_shifted", 31 0;
v00000218db70b610_0 .var "busy", 0 0;
v00000218db709f90_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db708910_0 .net/s "current_input", 15 0, L_00000218db780d20;  1 drivers
v00000218db70a490_0 .net/s "current_product", 31 0, L_00000218db780aa0;  1 drivers
v00000218db708550_0 .var "done", 0 0;
v00000218db7085f0_0 .net/s "flat_input_flat", 4095 0, v00000218db70bcf0_0;  alias, 1 drivers
v00000218db709270_0 .var/s "flat_output_flat", 4095 0;
v00000218db7094f0_0 .var "input_idx", 8 0;
v00000218db708d70 .array/s "layer2_gen_bias", 255 0, 15 0;
v00000218db709090 .array/s "layer2_gen_weights", 65535 0, 15 0;
v00000218db708690_0 .var "neuron_idx", 8 0;
v00000218db709ef0_0 .net/s "next_acc", 31 0, L_00000218db780b40;  1 drivers
v00000218db709810_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db708230_0 .net "start", 0 0, v00000218db70db40_0;  1 drivers
L_00000218db780fa0 .concat [ 9 23 0 0], v00000218db7094f0_0, L_00000218db724890;
L_00000218db780be0 .arith/sum 32, L_00000218db780fa0, L_00000218db7248d8;
L_00000218db77ed40 .arith/mult 32, L_00000218db780be0, L_00000218db724920;
L_00000218db77f1a0 .arith/sub 32, L_00000218db77ed40, L_00000218db724968;
L_00000218db77ede0 .concat [ 32 2 0 0], L_00000218db77f1a0, L_00000218db7249b0;
L_00000218db77f240 .arith/sub 34, L_00000218db77ede0, L_00000218db7249f8;
L_00000218db780d20 .part/v.s v00000218db70bcf0_0, L_00000218db77f240, 16;
L_00000218db780500 .extend/s 32, L_00000218db780d20;
L_00000218db780000 .array/port v00000218db709090, L_00000218db780320;
L_00000218db780a00 .concat [ 9 23 0 0], v00000218db708690_0, L_00000218db724a40;
L_00000218db780140 .arith/mult 32, L_00000218db780a00, L_00000218db724a88;
L_00000218db7801e0 .concat [ 9 23 0 0], v00000218db7094f0_0, L_00000218db724ad0;
L_00000218db780320 .arith/sum 32, L_00000218db780140, L_00000218db7801e0;
L_00000218db780460 .extend/s 32, L_00000218db780000;
L_00000218db780aa0 .arith/mult 32, L_00000218db780500, L_00000218db780460;
L_00000218db780b40 .arith/sum 32, v00000218db70b110_0, L_00000218db780aa0;
S_00000218db69fb90 .scope module, "u_l3" "layer3_generator" 12 157, 15 5 0, S_00000218db69f0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000218db709770_0 .net *"_ivl_0", 31 0, L_00000218db782760;  1 drivers
v00000218db708730_0 .net *"_ivl_11", 31 0, L_00000218db783020;  1 drivers
L_00000218db724bf0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db70a210_0 .net/2u *"_ivl_12", 31 0, L_00000218db724bf0;  1 drivers
v00000218db708e10_0 .net *"_ivl_14", 31 0, L_00000218db781cc0;  1 drivers
v00000218db7082d0_0 .net *"_ivl_16", 33 0, L_00000218db782300;  1 drivers
L_00000218db724c38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218db7098b0_0 .net *"_ivl_19", 1 0, L_00000218db724c38;  1 drivers
L_00000218db724c80 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000218db70a030_0 .net/2s *"_ivl_20", 33 0, L_00000218db724c80;  1 drivers
v00000218db709310_0 .net/s *"_ivl_22", 33 0, L_00000218db782120;  1 drivers
v00000218db70a530_0 .net/s *"_ivl_26", 31 0, L_00000218db7830c0;  1 drivers
v00000218db709e50_0 .net *"_ivl_28", 15 0, L_00000218db782e40;  1 drivers
L_00000218db724b18 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db7093b0_0 .net *"_ivl_3", 22 0, L_00000218db724b18;  1 drivers
v00000218db70a2b0_0 .net *"_ivl_30", 31 0, L_00000218db781d60;  1 drivers
L_00000218db724cc8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db709bd0_0 .net *"_ivl_33", 23 0, L_00000218db724cc8;  1 drivers
L_00000218db724d10 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v00000218db708870_0 .net/2u *"_ivl_34", 31 0, L_00000218db724d10;  1 drivers
v00000218db708eb0_0 .net *"_ivl_37", 31 0, L_00000218db7833e0;  1 drivers
v00000218db709130_0 .net *"_ivl_38", 31 0, L_00000218db782b20;  1 drivers
L_00000218db724b60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db70a350_0 .net/2u *"_ivl_4", 31 0, L_00000218db724b60;  1 drivers
L_00000218db724d58 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db70a0d0_0 .net *"_ivl_41", 22 0, L_00000218db724d58;  1 drivers
v00000218db708cd0_0 .net *"_ivl_42", 31 0, L_00000218db781180;  1 drivers
v00000218db708f50_0 .net/s *"_ivl_44", 31 0, L_00000218db782a80;  1 drivers
v00000218db7087d0_0 .net *"_ivl_6", 31 0, L_00000218db783480;  1 drivers
L_00000218db724ba8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000218db708ff0_0 .net/2u *"_ivl_8", 31 0, L_00000218db724ba8;  1 drivers
v00000218db70a5d0_0 .var/s "accumulator", 31 0;
v00000218db70a170_0 .var/s "bias_shifted", 31 0;
v00000218db7091d0_0 .var "busy", 0 0;
v00000218db709590_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db709450_0 .net/s "current_input", 15 0, L_00000218db7810e0;  1 drivers
v00000218db709c70_0 .net/s "current_product", 31 0, L_00000218db7835c0;  1 drivers
v00000218db70a3f0_0 .var "done", 0 0;
v00000218db709950_0 .net/s "flat_input_flat", 4095 0, v00000218db709270_0;  alias, 1 drivers
v00000218db7089b0_0 .var/s "flat_output_flat", 2047 0;
v00000218db7099f0_0 .var "input_idx", 8 0;
v00000218db708370 .array/s "layer3_gen_bias", 127 0, 15 0;
v00000218db70a710 .array/s "layer3_gen_weights", 32767 0, 15 0;
v00000218db709a90_0 .var "neuron_idx", 7 0;
v00000218db709630_0 .net/s "next_acc", 31 0, L_00000218db781720;  1 drivers
v00000218db70a670_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db708a50_0 .net "start", 0 0, v00000218db70e540_0;  1 drivers
L_00000218db782760 .concat [ 9 23 0 0], v00000218db7099f0_0, L_00000218db724b18;
L_00000218db783480 .arith/sum 32, L_00000218db782760, L_00000218db724b60;
L_00000218db783020 .arith/mult 32, L_00000218db783480, L_00000218db724ba8;
L_00000218db781cc0 .arith/sub 32, L_00000218db783020, L_00000218db724bf0;
L_00000218db782300 .concat [ 32 2 0 0], L_00000218db781cc0, L_00000218db724c38;
L_00000218db782120 .arith/sub 34, L_00000218db782300, L_00000218db724c80;
L_00000218db7810e0 .part/v.s v00000218db709270_0, L_00000218db782120, 16;
L_00000218db7830c0 .extend/s 32, L_00000218db7810e0;
L_00000218db782e40 .array/port v00000218db70a710, L_00000218db781180;
L_00000218db781d60 .concat [ 8 24 0 0], v00000218db709a90_0, L_00000218db724cc8;
L_00000218db7833e0 .arith/mult 32, L_00000218db781d60, L_00000218db724d10;
L_00000218db782b20 .concat [ 9 23 0 0], v00000218db7099f0_0, L_00000218db724d58;
L_00000218db781180 .arith/sum 32, L_00000218db7833e0, L_00000218db782b20;
L_00000218db782a80 .extend/s 32, L_00000218db782e40;
L_00000218db7835c0 .arith/mult 32, L_00000218db7830c0, L_00000218db782a80;
L_00000218db781720 .arith/sum 32, v00000218db70a5d0_0, L_00000218db7835c0;
S_00000218db69f870 .scope module, "u_seed_fifo" "sync_fifo" 12 109, 10 9 0, S_00000218db69f0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_00000218db450430 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000110>;
P_00000218db450468 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_00000218db4504a0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000001000000>;
L_00000218db5f4ce0 .functor AND 1, v00000218db7186b0_0, L_00000218db77ff60, C4<1>, C4<1>;
L_00000218db5f3e00 .functor AND 1, v00000218db70e0e0_0, L_00000218db7800a0, C4<1>, C4<1>;
v00000218db70a7b0_0 .net *"_ivl_1", 0 0, L_00000218db77ff60;  1 drivers
v00000218db7096d0_0 .net *"_ivl_5", 0 0, L_00000218db7800a0;  1 drivers
v00000218db708af0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db708050_0 .var "count", 6 0;
v00000218db708410_0 .var "count_next", 6 0;
v00000218db709d10_0 .var "empty", 0 0;
v00000218db709b30_0 .var "full", 0 0;
v00000218db708b90_0 .var "level", 6 0;
v00000218db709db0 .array "mem", 63 0, 15 0;
v00000218db7080f0_0 .var "rd_data", 15 0;
v00000218db708190_0 .net "rd_do", 0 0, L_00000218db5f3e00;  1 drivers
v00000218db7084b0_0 .net "rd_en", 0 0, v00000218db70e0e0_0;  1 drivers
v00000218db708c30_0 .var "rd_ptr", 5 0;
v00000218db70cb00_0 .var "rd_valid", 0 0;
v00000218db70c1a0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db70e180_0 .net "wr_data", 15 0, v00000218db716270_0;  alias, 1 drivers
v00000218db70d820_0 .net "wr_do", 0 0, L_00000218db5f4ce0;  1 drivers
v00000218db70cc40_0 .net "wr_en", 0 0, v00000218db7186b0_0;  alias, 1 drivers
v00000218db70e2c0_0 .var "wr_ptr", 5 0;
E_00000218db6690a0 .event anyedge, v00000218db708050_0, v00000218db70d820_0, v00000218db708190_0;
L_00000218db77ff60 .reduce/nor v00000218db709b30_0;
L_00000218db7800a0 .reduce/nor v00000218db709d10_0;
S_00000218db69feb0 .scope module, "u_loader" "pixel_serial_loader" 4 90, 16 23 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_00000218db448780 .param/l "COLLECT" 1 16 107, C4<00>;
P_00000218db4487b8 .param/l "DATA_WIDTH" 0 16 25, +C4<00000000000000000000000000010000>;
P_00000218db4487f0 .param/l "FIFO_ADDR_W" 0 16 28, +C4<00000000000000000000000000001010>;
P_00000218db448828 .param/l "FIFO_DEPTH" 0 16 27, +C4<00000000000000000000010000000000>;
P_00000218db448860 .param/l "FRAME_SLOT_W" 0 16 29, +C4<00000000000000000000000000000100>;
P_00000218db448898 .param/l "LOAD_CAP" 1 16 109, C4<10>;
P_00000218db4488d0 .param/l "LOAD_REQ" 1 16 108, C4<01>;
P_00000218db448908 .param/l "PIXEL_COUNT" 0 16 24, +C4<00000000000000000000001100010000>;
P_00000218db448940 .param/l "PIXEL_SCALE" 0 16 26, +C4<00000000000000000000000000001000>;
P_00000218db448978 .param/l "READY" 1 16 110, C4<11>;
L_00000218db5f2510 .functor AND 1, v00000218db720f40_0, L_00000218db781040, C4<1>, C4<1>;
L_00000218db724578 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v00000218db70eae0_0 .net/2u *"_ivl_4", 15 0, L_00000218db724578;  1 drivers
L_00000218db7245c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db70eea0_0 .net/2u *"_ivl_6", 15 0, L_00000218db7245c0;  1 drivers
v00000218db70f9e0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db70f3a0_0 .net "fifo_din", 15 0, L_00000218db77f6a0;  1 drivers
v00000218db70fa80_0 .net "fifo_empty", 0 0, v00000218db70d3c0_0;  1 drivers
v00000218db70ef40_0 .net "fifo_full", 0 0, v00000218db70d640_0;  1 drivers
v00000218db70f1c0_0 .net "fifo_level", 10 0, v00000218db70ddc0_0;  1 drivers
v00000218db70efe0_0 .net "fifo_rd_data", 15 0, v00000218db70d6e0_0;  1 drivers
v00000218db70f580_0 .net "fifo_rd_en", 0 0, v00000218db70fbc0_0;  1 drivers
v00000218db70fbc0_0 .var "fifo_rd_en_r", 0 0;
v00000218db70eb80_0 .net "fifo_rd_valid", 0 0, v00000218db70c740_0;  1 drivers
v00000218db70fb20_0 .net "frame_consume", 0 0, v00000218db7151e0_0;  1 drivers
v00000218db70fc60_0 .var "frame_dequeue_flag", 0 0;
v00000218db70fda0_0 .var "frame_flat", 12543 0;
v00000218db70f4e0_0 .var "frame_slots", 4 0;
v00000218db70f080_0 .var "frame_valid", 0 0;
v00000218db70fe40_0 .var "load_idx", 15 0;
v00000218db70fee0_0 .net "pixel_accept", 0 0, L_00000218db5f2510;  1 drivers
v00000218db70e860_0 .net "pixel_bit", 0 0, v00000218db720540_0;  alias, 1 drivers
v00000218db70e900_0 .net "pixel_bit_ready", 0 0, L_00000218db781040;  alias, 1 drivers
v00000218db70f120_0 .net "pixel_bit_valid", 0 0, v00000218db720f40_0;  alias, 1 drivers
v00000218db70f940_0 .var "pixel_count", 15 0;
v00000218db70ecc0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db70f260_0 .var "state", 1 0;
L_00000218db781040 .reduce/nor v00000218db70d640_0;
L_00000218db77f6a0 .functor MUXZ 16, L_00000218db7245c0, L_00000218db724578, v00000218db720540_0, C4<>;
S_00000218db69fa00 .scope module, "u_pixel_fifo" "sync_fifo" 16 62, 10 9 0, S_00000218db69feb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_00000218db44fb40 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001010>;
P_00000218db44fb78 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_00000218db44fbb0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000010000000000>;
L_00000218db5f2970 .functor AND 1, L_00000218db5f2510, L_00000218db77f740, C4<1>, C4<1>;
L_00000218db5f31c0 .functor AND 1, v00000218db70fbc0_0, L_00000218db77e8e0, C4<1>, C4<1>;
v00000218db70d460_0 .net *"_ivl_1", 0 0, L_00000218db77f740;  1 drivers
v00000218db70c240_0 .net *"_ivl_5", 0 0, L_00000218db77e8e0;  1 drivers
v00000218db70e720_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db70dd20_0 .var "count", 10 0;
v00000218db70c100_0 .var "count_next", 10 0;
v00000218db70d3c0_0 .var "empty", 0 0;
v00000218db70d640_0 .var "full", 0 0;
v00000218db70ddc0_0 .var "level", 10 0;
v00000218db70c9c0 .array "mem", 1023 0, 15 0;
v00000218db70d6e0_0 .var "rd_data", 15 0;
v00000218db70e040_0 .net "rd_do", 0 0, L_00000218db5f31c0;  1 drivers
v00000218db70c380_0 .net "rd_en", 0 0, v00000218db70fbc0_0;  alias, 1 drivers
v00000218db70c560_0 .var "rd_ptr", 9 0;
v00000218db70c740_0 .var "rd_valid", 0 0;
v00000218db70c7e0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db70c920_0 .net "wr_data", 15 0, L_00000218db77f6a0;  alias, 1 drivers
v00000218db70ca60_0 .net "wr_do", 0 0, L_00000218db5f2970;  1 drivers
v00000218db70cba0_0 .net "wr_en", 0 0, L_00000218db5f2510;  alias, 1 drivers
v00000218db70fd00_0 .var "wr_ptr", 9 0;
E_00000218db668920 .event anyedge, v00000218db70dd20_0, v00000218db70ca60_0, v00000218db70e040_0;
L_00000218db77f740 .reduce/nor v00000218db70d640_0;
L_00000218db77e8e0 .reduce/nor v00000218db70d3c0_0;
S_00000218db710510 .scope module, "u_seed_bank" "seed_lfsr_bank" 4 139, 17 10 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_00000218db4509b0 .param/l "DATA_WIDTH" 0 17 12, +C4<00000000000000000000000000010000>;
P_00000218db4509e8 .param/l "INDEX_WIDTH" 1 17 31, +C4<00000000000000000000000000000110>;
P_00000218db450a20 .param/l "SEED_COUNT" 0 17 11, +C4<00000000000000000000000001000000>;
L_00000218db5f3310 .functor XOR 1, L_00000218db77fba0, L_00000218db77f600, C4<0>, C4<0>;
L_00000218db5f50d0 .functor XOR 1, L_00000218db5f3310, L_00000218db77eca0, C4<0>, C4<0>;
L_00000218db5f3d90 .functor XOR 1, L_00000218db5f50d0, L_00000218db77f920, C4<0>, C4<0>;
v00000218db70f620_0 .net *"_ivl_1", 0 0, L_00000218db77fba0;  1 drivers
v00000218db70ed60_0 .net *"_ivl_11", 0 0, L_00000218db77f920;  1 drivers
v00000218db70f6c0_0 .net *"_ivl_3", 0 0, L_00000218db77f600;  1 drivers
v00000218db70ea40_0 .net *"_ivl_4", 0 0, L_00000218db5f3310;  1 drivers
v00000218db70ec20_0 .net *"_ivl_7", 0 0, L_00000218db77eca0;  1 drivers
v00000218db70f760_0 .net *"_ivl_8", 0 0, L_00000218db5f50d0;  1 drivers
v00000218db70ee00_0 .var "busy", 0 0;
v00000218db70f800_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db70f8a0_0 .var "done", 0 0;
v00000218db712760_0 .net "feedback", 0 0, L_00000218db5f3d90;  1 drivers
v00000218db7135c0_0 .var "lfsr", 15 0;
v00000218db7142e0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db714380_0 .var "sample_idx", 6 0;
v00000218db712440_0 .var "seed_flat", 1023 0;
v00000218db7147e0_0 .net "start", 0 0, v00000218db716130_0;  1 drivers
L_00000218db77fba0 .part v00000218db7135c0_0, 15, 1;
L_00000218db77f600 .part v00000218db7135c0_0, 13, 1;
L_00000218db77eca0 .part v00000218db7135c0_0, 12, 1;
L_00000218db77f920 .part v00000218db7135c0_0, 10, 1;
S_00000218db710830 .scope function.vec4.u32, "calc_width" "calc_width" 17 21, 17 21 0, S_00000218db710510;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_00000218db710830
v00000218db70e9a0_0 .var/i "i", 31 0;
v00000218db70f440_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v00000218db70f440_0;
    %subi 1, 0, 32;
    %store/vec4 v00000218db70e9a0_0, 0, 32;
T_8.38 ;
    %load/vec4 v00000218db70e9a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.39, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v00000218db70e9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000218db70e9a0_0, 0, 32;
    %jmp T_8.38;
T_8.39 ;
    %end;
S_00000218db7117d0 .scope module, "u_vector_expander" "vector_expander" 4 231, 18 11 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_00000218db63acd0 .param/l "DATA_WIDTH" 0 18 14, +C4<00000000000000000000000000010000>;
P_00000218db63ad08 .param/l "INPUT_COUNT" 0 18 12, +C4<00000000000000000000000010000000>;
P_00000218db63ad40 .param/l "IN_IDX_WIDTH" 1 18 43, +C4<00000000000000000000000000000111>;
P_00000218db63ad78 .param/l "OUTPUT_COUNT" 0 18 13, +C4<00000000000000000000000100000000>;
P_00000218db63adb0 .param/l "OUT_IDX_WIDTH" 1 18 42, +C4<00000000000000000000000000001000>;
v00000218db714240_0 .var "busy", 0 0;
v00000218db712120_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db712ee0_0 .var "done", 0 0;
v00000218db7124e0_0 .var "input_buffer", 2047 0;
v00000218db712080_0 .var/i "lut_idx", 31 0;
v00000218db712b20_0 .var "out_idx", 7 0;
v00000218db7141a0_0 .var "processing", 0 0;
v00000218db714420_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db7138e0 .array "src_index_lut", 255 0, 6 0;
v00000218db712d00_0 .net "start", 0 0, v00000218db714920_0;  1 drivers
v00000218db7144c0_0 .net "vector_in", 2047 0, v00000218db712800_0;  alias, 1 drivers
v00000218db713020_0 .var "vector_out", 4095 0;
S_00000218db7109c0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 18 32, 18 32 0, S_00000218db7117d0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_00000218db7109c0
v00000218db712c60_0 .var/i "i", 31 0;
v00000218db713840_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v00000218db713840_0;
    %subi 1, 0, 32;
    %store/vec4 v00000218db712c60_0, 0, 32;
T_9.40 ;
    %load/vec4 v00000218db712c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.41, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v00000218db712c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000218db712c60_0, 0, 32;
    %jmp T_9.40;
T_9.41 ;
    %end;
S_00000218db7114b0 .scope module, "u_vector_sigmoid" "vector_sigmoid" 4 192, 19 21 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_00000218db59cd90 .param/l "DATA_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_00000218db59cdc8 .param/l "ELEMENT_COUNT" 0 19 22, +C4<00000000000000000000000010000000>;
P_00000218db59ce00 .param/l "INDEX_WIDTH" 1 19 52, +C4<00000000000000000000000000000111>;
P_00000218db59ce38 .param/l "Q_FRAC" 0 19 24, +C4<00000000000000000000000000001000>;
v00000218db713a20_0 .var "busy", 0 0;
v00000218db7121c0_0 .var "capture_idx", 7 0;
v00000218db713b60_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db714560_0 .net "data_in", 2047 0, v00000218db716450_0;  1 drivers
v00000218db712800_0 .var "data_out", 2047 0;
v00000218db713160_0 .var "done", 0 0;
v00000218db714600_0 .var "feed_idx", 7 0;
v00000218db7126c0_0 .var "feed_pending", 0 0;
v00000218db713ac0_0 .var "processing", 0 0;
v00000218db712a80_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db7129e0_0 .var/s "sigmoid_in", 15 0;
v00000218db712260_0 .net/s "sigmoid_out", 15 0, v00000218db712f80_0;  1 drivers
v00000218db7128a0_0 .var "stage_valid", 0 0;
v00000218db713200_0 .net "start", 0 0, v00000218db716e50_0;  1 drivers
S_00000218db711000 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 19 42, 19 42 0, S_00000218db7114b0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_00000218db711000
v00000218db712da0_0 .var/i "i", 31 0;
v00000218db713340_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v00000218db713340_0;
    %subi 1, 0, 32;
    %store/vec4 v00000218db712da0_0, 0, 32;
T_10.42 ;
    %load/vec4 v00000218db712da0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.43, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v00000218db712da0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000218db712da0_0, 0, 32;
    %jmp T_10.42;
T_10.43 ;
    %end;
S_00000218db711c80 .scope module, "shared_sigmoid" "sigmoid_approx" 19 66, 20 13 0, S_00000218db7114b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_00000218db639ad0 .param/l "DATA_WIDTH" 0 20 14, +C4<00000000000000000000000000010000>;
P_00000218db639b08 .param/l "HALF_Q" 1 20 23, +C4<0000000010000000>;
P_00000218db639b40 .param/l "ONE_Q" 1 20 22, +C4<0000000100000000>;
P_00000218db639b78 .param/l "Q_FRAC" 0 20 15, +C4<00000000000000000000000000001000>;
P_00000218db639bb0 .param/l "SAT_LIMIT" 0 20 16, +C4<00000000000000000000010000000000>;
v00000218db712e40_0 .net/s *"_ivl_0", 17 0, L_00000218db783340;  1 drivers
v00000218db7137a0_0 .net *"_ivl_4", 15 0, L_00000218db782da0;  1 drivers
L_00000218db724da0 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v00000218db712620_0 .net/2s *"_ivl_6", 17 0, L_00000218db724da0;  1 drivers
v00000218db7130c0_0 .net/s "approx", 17 0, L_00000218db7821c0;  1 drivers
v00000218db712580_0 .net/s "data_in", 15 0, v00000218db7129e0_0;  1 drivers
v00000218db712f80_0 .var/s "data_out", 15 0;
v00000218db713ca0_0 .net/s "scaled", 17 0, L_00000218db781360;  1 drivers
E_00000218db669060 .event anyedge, v00000218db712580_0, v00000218db7130c0_0;
L_00000218db783340 .extend/s 18, v00000218db7129e0_0;
L_00000218db782da0 .part L_00000218db783340, 2, 16;
L_00000218db781360 .extend/s 18, L_00000218db782da0;
L_00000218db7821c0 .arith/sum 18, L_00000218db724da0, L_00000218db781360;
S_00000218db7101f0 .scope module, "u_vector_upsampler" "vector_upsampler" 4 245, 21 13 0, S_00000218db37e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_00000218db63a970 .param/l "DATA_WIDTH" 0 21 16, +C4<00000000000000000000000000010000>;
P_00000218db63a9a8 .param/l "INPUT_COUNT" 0 21 14, +C4<00000000000000000000000010000000>;
P_00000218db63a9e0 .param/l "IN_IDX_WIDTH" 1 21 45, +C4<00000000000000000000000000000111>;
P_00000218db63aa18 .param/l "OUTPUT_COUNT" 0 21 15, +C4<00000000000000000000001100010000>;
P_00000218db63aa50 .param/l "OUT_IDX_WIDTH" 1 21 44, +C4<00000000000000000000000000001010>;
v00000218db714100_0 .var "busy", 0 0;
v00000218db712bc0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db714740_0 .var "done", 0 0;
v00000218db713c00_0 .var "input_buffer", 2047 0;
v00000218db7133e0_0 .var/i "lut_idx", 31 0;
v00000218db712300_0 .var "out_idx", 9 0;
v00000218db713480_0 .var "processing", 0 0;
v00000218db713de0_0 .net "rst", 0 0, v00000218db721080_0;  alias, 1 drivers
v00000218db713520 .array "src_index_lut", 783 0, 6 0;
v00000218db713660_0 .net "start", 0 0, v00000218db718610_0;  1 drivers
v00000218db713700_0 .net "vector_in", 2047 0, v00000218db712800_0;  alias, 1 drivers
v00000218db713e80_0 .var "vector_out", 12543 0;
S_00000218db7106a0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 21 34, 21 34 0, S_00000218db7101f0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_00000218db7106a0
v00000218db7132a0_0 .var/i "i", 31 0;
v00000218db7146a0_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v00000218db7146a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000218db7132a0_0, 0, 32;
T_11.44 ;
    %load/vec4 v00000218db7132a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.45, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v00000218db7132a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000218db7132a0_0, 0, 32;
    %jmp T_11.44;
T_11.45 ;
    %end;
S_00000218db711190 .scope autotask, "load_golden" "load_golden" 3 189, 3 189 0, S_00000218db522320;
 .timescale -9 -12;
TD_gan_serial_tb.load_golden ;
    %vpi_call/w 3 191 "$readmemh", "tb/golden/gan_seed.hex", v00000218db7213a0 {0 0 0};
    %vpi_call/w 3 192 "$readmemh", "tb/golden/gan_gen_features.hex", v00000218db71f460 {0 0 0};
    %vpi_call/w 3 193 "$readmemh", "tb/golden/gan_sigmoid.hex", v00000218db720180 {0 0 0};
    %vpi_call/w 3 194 "$readmemh", "tb/golden/gan_fake_disc_vec.hex", v00000218db71f780 {0 0 0};
    %vpi_call/w 3 195 "$readmemh", "tb/golden/gan_fake_frame.hex", v00000218db71f140 {0 0 0};
    %vpi_call/w 3 196 "$readmemh", "tb/golden/gan_real_sample.hex", v00000218db71f5a0 {0 0 0};
    %vpi_call/w 3 197 "$readmemh", "tb/golden/gan_scores.hex", v00000218db7200e0 {0 0 0};
    %vpi_call/w 3 198 "$display", "[INFO] Loaded golden reference data for GAN serial smoke test." {0 0 0};
    %end;
S_00000218db711af0 .scope autotask, "preload_frame_for_datapath" "preload_frame_for_datapath" 3 231, 3 231 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db718750_0 .var/i "idx", 31 0;
E_00000218db6692e0 .event anyedge, v00000218db70fb20_0;
TD_gan_serial_tb.preload_frame_for_datapath ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db718750_0, 0, 32;
T_13.46 ;
    %load/vec4 v00000218db718750_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_13.47, 5;
    %load/vec4 v00000218db718750_0;
    %pushi/vec4 7, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.48, 8;
    %pushi/vec4 256, 0, 16;
    %jmp/1 T_13.49, 8;
T_13.48 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_13.49, 8;
 ; End of false expr.
    %blend;
T_13.49;
    %load/vec4 v00000218db718750_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v00000218db71f820_0, 4, 16;
    %load/vec4 v00000218db718750_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db718750_0, 0, 32;
    %jmp T_13.46;
T_13.47 ;
    %load/vec4 v00000218db71f820_0;
    %store/vec4 v00000218db715140_0, 0, 12544;
    %load/vec4 v00000218db71f820_0;
    %force/vec4 v00000218db70fda0_0;
    %force/link v00000218db70fda0_0, v00000218db71f820_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v00000218db70f080_0;
    %wait E_00000218db6692a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71f8c0_0, 0;
    %wait E_00000218db6692a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71f8c0_0, 0;
T_13.50 ;
    %load/vec4 v00000218db7151e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.51, 6;
    %wait E_00000218db6692e0;
    %jmp T_13.50;
T_13.51 ;
    %wait E_00000218db6692a0;
    %release/reg v00000218db70fda0_0, 0, 12544;
    %release/reg v00000218db70f080_0, 0, 1;
    %alloc S_00000218db5479d0;
    %fork TD_gan_serial_tb.compare_frame_buffer, S_00000218db5479d0;
    %join;
    %free S_00000218db5479d0;
    %end;
S_00000218db710b50 .scope autotask, "reset_fast_discriminator" "reset_fast_discriminator" 3 329, 3 329 0, S_00000218db522320;
 .timescale -9 -12;
TD_gan_serial_tb.reset_fast_discriminator ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db71f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db721260_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_14.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.53, 5;
    %jmp/1 T_14.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000218db6692a0;
    %jmp T_14.52;
T_14.53 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db71f280_0, 0, 1;
    %wait E_00000218db6692a0;
    %end;
S_00000218db711320 .scope autotask, "run_discriminator_case" "run_discriminator_case" 3 341, 3 341 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db716a90_0 .var "expected_flag", 0 0;
v00000218db717ad0_0 .var/s "expected_score", 15 0;
v00000218db717210_0 .var/i "idx", 31 0;
v00000218db717fd0_0 .var/str "label";
v00000218db7161d0_0 .var/s "sample_word", 15 0;
v00000218db718070_0 .var "use_real_vector", 0 0;
E_00000218db668da0 .event anyedge, v00000218db721800_0;
E_00000218db6698e0 .event anyedge, v00000218db720900_0;
E_00000218db668c20 .event anyedge, v00000218db71d660_0;
E_00000218db669260 .event anyedge, v00000218db71e920_0;
TD_gan_serial_tb.run_discriminator_case ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db717210_0, 0, 32;
T_15.54 ;
    %load/vec4 v00000218db717210_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_15.55, 5;
T_15.56 ;
    %load/vec4 v00000218db7211c0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.57, 8;
    %wait E_00000218db6692a0;
    %jmp T_15.56;
T_15.57 ;
    %load/vec4 v00000218db718070_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.58, 8;
    %ix/getv/s 4, v00000218db717210_0;
    %load/vec4a v00000218db71f5a0, 4;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %ix/getv/s 4, v00000218db717210_0;
    %load/vec4a v00000218db71f780, 4;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v00000218db7161d0_0, 0, 16;
    %load/vec4 v00000218db7161d0_0;
    %store/vec4 v00000218db71f0a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db720b80_0, 0, 1;
    %wait E_00000218db6692a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720b80_0, 0, 1;
    %load/vec4 v00000218db717210_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db717210_0, 0, 32;
    %jmp T_15.54;
T_15.55 ;
T_15.60 ;
    %load/vec4 v00000218db720040_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.61, 6;
    %wait E_00000218db669260;
    %jmp T_15.60;
T_15.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db720c20_0, 0, 1;
    %wait E_00000218db6692a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720c20_0, 0, 1;
T_15.62 ;
    %load/vec4 v00000218db720680_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.63, 6;
    %wait E_00000218db668c20;
    %jmp T_15.62;
T_15.63 ;
T_15.64 ;
    %load/vec4 v00000218db71fe60_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.65, 6;
    %wait E_00000218db6698e0;
    %jmp T_15.64;
T_15.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db721260_0, 0, 1;
    %wait E_00000218db6692a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db721260_0, 0, 1;
T_15.66 ;
    %load/vec4 v00000218db720400_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.67, 6;
    %wait E_00000218db668da0;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v00000218db71faa0_0;
    %load/vec4 v00000218db717ad0_0;
    %cmp/ne;
    %jmp/0xz  T_15.68, 6;
    %vpi_call/w 3 373 "$error", "[FAIL] %s score mismatch exp %0d got %0d", v00000218db717fd0_0, v00000218db717ad0_0, v00000218db71faa0_0 {0 0 0};
    %vpi_call/w 3 374 "$fatal", 32'sb00000000000000000000000000000001, "standalone discriminator score mismatch" {0 0 0};
T_15.68 ;
    %load/vec4 v00000218db71f3c0_0;
    %load/vec4 v00000218db716a90_0;
    %cmp/ne;
    %jmp/0xz  T_15.70, 6;
    %vpi_call/w 3 377 "$error", "[FAIL] %s flag mismatch exp %0b got %0b", v00000218db717fd0_0, v00000218db716a90_0, v00000218db71f3c0_0 {0 0 0};
    %vpi_call/w 3 378 "$fatal", 32'sb00000000000000000000000000000001, "standalone discriminator flag mismatch" {0 0 0};
T_15.70 ;
    %vpi_call/w 3 380 "$display", "[OK] %s matches golden discriminator output.", v00000218db717fd0_0 {0 0 0};
    %end;
S_00000218db710ce0 .scope autotask, "run_discriminator_fast_check" "run_discriminator_fast_check" 3 319, 3 319 0, S_00000218db522320;
 .timescale -9 -12;
TD_gan_serial_tb.run_discriminator_fast_check ;
    %vpi_call/w 3 321 "$display", "[INFO] Running standalone discriminator pipeline check with golden vectors." {0 0 0};
    %alloc S_00000218db710b50;
    %fork TD_gan_serial_tb.reset_fast_discriminator, S_00000218db710b50;
    %join;
    %free S_00000218db710b50;
    %alloc S_00000218db711320;
    %pushi/str "Standalone fake vector";
    %store/str v00000218db717fd0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db718070_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %store/vec4 v00000218db717ad0_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218db716a90_0, 0, 1;
    %fork TD_gan_serial_tb.run_discriminator_case, S_00000218db711320;
    %join;
    %free S_00000218db711320;
    %alloc S_00000218db710b50;
    %fork TD_gan_serial_tb.reset_fast_discriminator, S_00000218db710b50;
    %join;
    %free S_00000218db710b50;
    %alloc S_00000218db711320;
    %pushi/str "Standalone real vector";
    %store/str v00000218db717fd0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db718070_0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %store/vec4 v00000218db717ad0_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218db716a90_0, 0, 1;
    %fork TD_gan_serial_tb.run_discriminator_case, S_00000218db711320;
    %join;
    %free S_00000218db711320;
    %end;
S_00000218db711640 .scope autotask, "short_circuit_discriminator_scores" "short_circuit_discriminator_scores" 3 304, 3 304 0, S_00000218db522320;
 .timescale -9 -12;
TD_gan_serial_tb.short_circuit_discriminator_scores ;
    %vpi_call/w 3 306 "$display", "[INFO] Discriminator reference snapshot berhasil masuk (fast mode)." {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %store/vec4 v00000218db720ea0_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218db71fd20_0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %store/vec4 v00000218db7216c0_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7200e0, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218db71ff00_0, 0, 1;
    %load/vec4 v00000218db720ea0_0;
    %force/vec4 v00000218db714ba0_0;
    %force/link v00000218db714ba0_0, v00000218db720ea0_0;
    %load/vec4 v00000218db71fd20_0;
    %force/vec4 v00000218db714b00_0;
    %force/link v00000218db714b00_0, v00000218db71fd20_0;
    %load/vec4 v00000218db7216c0_0;
    %force/vec4 v00000218db715500_0;
    %force/link v00000218db715500_0, v00000218db7216c0_0;
    %load/vec4 v00000218db71ff00_0;
    %force/vec4 v00000218db7156e0_0;
    %force/link v00000218db7156e0_0, v00000218db71ff00_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db7204a0_0, 0, 1;
    %end;
S_00000218db711960 .scope autotask, "smoke_pixel_loader" "smoke_pixel_loader" 3 216, 3 216 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db7172b0_0 .var "expected_count", 15 0;
TD_gan_serial_tb.smoke_pixel_loader ;
    %vpi_call/w 3 219 "$display", "[INFO] Smoke-testing pixel serialization using %0d samples.", P_00000218db52c2d8 {0 0 0};
    %alloc S_00000218db711e10;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000218db716590_0, 0, 32;
    %fork TD_gan_serial_tb.stream_frame_pattern, S_00000218db711e10;
    %join;
    %free S_00000218db711e10;
    %wait E_00000218db6692a0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v00000218db7172b0_0, 0, 16;
    %load/vec4 v00000218db70f940_0;
    %load/vec4 v00000218db7172b0_0;
    %cmp/ne;
    %jmp/0xz  T_18.72, 6;
    %vpi_call/w 3 224 "$error", "[FAIL] Pixel loader accepted %0d samples but counter reports %0d", P_00000218db52c2d8, v00000218db70f940_0 {0 0 0};
    %vpi_call/w 3 225 "$fatal", 32'sb00000000000000000000000000000001, "pixel loader smoke failed" {0 0 0};
T_18.72 ;
    %vpi_call/w 3 227 "$display", "[OK] Pixel loader accepted %0d serialized samples.", P_00000218db52c2d8 {0 0 0};
    %end;
S_00000218db711e10 .scope autotask, "stream_frame_pattern" "stream_frame_pattern" 3 202, 3 202 0, S_00000218db522320;
 .timescale -9 -12;
v00000218db717f30_0 .var/i "idx", 31 0;
v00000218db716590_0 .var/i "sample_count", 31 0;
TD_gan_serial_tb.stream_frame_pattern ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db717f30_0, 0, 32;
T_19.74 ;
    %load/vec4 v00000218db717f30_0;
    %load/vec4 v00000218db716590_0;
    %cmp/s;
    %jmp/0xz T_19.75, 5;
    %load/vec4 v00000218db717f30_0;
    %pushi/vec4 7, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.76, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.77, 8;
T_19.76 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.77, 8;
 ; End of false expr.
    %blend;
T_19.77;
    %store/vec4 v00000218db720540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db720f40_0, 0, 1;
    %wait E_00000218db6692a0;
T_19.78 ;
    %load/vec4 v00000218db720220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_19.79, 8;
    %wait E_00000218db6692a0;
    %jmp T_19.78;
T_19.79 ;
    %load/vec4 v00000218db717f30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db717f30_0, 0, 32;
    %jmp T_19.74;
T_19.75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720540_0, 0, 1;
    %end;
S_00000218db710380 .scope module, "u_disc_fast" "discriminator_pipeline" 3 65, 5 34 0, S_00000218db522320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_00000218db3b7ce0 .param/l "FIN" 1 5 60, C4<110>;
P_00000218db3b7d18 .param/l "IDLE" 1 5 54, C4<000>;
P_00000218db3b7d50 .param/l "L1" 1 5 56, C4<010>;
P_00000218db3b7d88 .param/l "L2" 1 5 57, C4<011>;
P_00000218db3b7dc0 .param/l "L3" 1 5 58, C4<100>;
P_00000218db3b7df8 .param/l "LOAD" 1 5 55, C4<001>;
P_00000218db3b7e30 .param/l "OUTPUT" 1 5 59, C4<101>;
P_00000218db3b7e68 .param/l "SAMPLE_COUNT" 1 5 52, +C4<00000000000000000000000100000000>;
L_00000218db5f2740 .functor BUFZ 1, v00000218db71e100_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f3460 .functor BUFZ 9, v00000218db71e2e0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000218db5f27b0 .functor BUFZ 16, v00000218db71ee20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000218db5f3a10 .functor BUFZ 1, v00000218db71dca0_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f2270 .functor BUFZ 1, v00000218db71ca80_0, C4<0>, C4<0>, C4<0>;
L_00000218db5f2820 .functor BUFZ 3, v00000218db71f000_0, C4<000>, C4<000>, C4<000>;
v00000218db71d840_0 .var "busy", 0 0;
v00000218db71e240_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db71d340_0 .var "disc_real_flag", 0 0;
v00000218db71d660_0 .var "done", 0 0;
v00000218db71cc60_0 .net "l1_done", 0 0, v00000218db719a10_0;  1 drivers
v00000218db71d8e0_0 .net "l1_out", 2047 0, v00000218db718d90_0;  1 drivers
v00000218db71d3e0_0 .net "l2_done", 0 0, v00000218db71ab40_0;  1 drivers
v00000218db71e420_0 .net "l2_out", 511 0, v00000218db71ad20_0;  1 drivers
v00000218db71d520_0 .net "l3_decision", 0 0, v00000218db71aa00_0;  1 drivers
v00000218db71e560_0 .net "l3_done", 0 0, v00000218db71a140_0;  1 drivers
v00000218db71cd00_0 .net/s "l3_score", 15 0, v00000218db71aaa0_0;  1 drivers
v00000218db71d700_0 .net "rst", 0 0, v00000218db71f280_0;  1 drivers
v00000218db71ec40_0 .var "sample_buffer", 4095 0;
v00000218db71e600_0 .net "sample_fifo_empty", 0 0, v00000218db71d200_0;  1 drivers
v00000218db71e6a0_0 .net "sample_fifo_full", 0 0, v00000218db71e100_0;  1 drivers
v00000218db71e740_0 .net "sample_fifo_level_int", 8 0, v00000218db71e2e0_0;  1 drivers
v00000218db71d980_0 .net "sample_fifo_rd_data", 15 0, v00000218db71ef60_0;  1 drivers
v00000218db71e7e0_0 .var "sample_fifo_rd_en", 0 0;
v00000218db71e880_0 .net "sample_fifo_rd_valid", 0 0, v00000218db71dde0_0;  1 drivers
v00000218db71dac0_0 .net "sample_full", 0 0, L_00000218db5f2740;  alias, 1 drivers
v00000218db71e920_0 .net "sample_level", 8 0, L_00000218db5f3460;  alias, 1 drivers
v00000218db71e9c0_0 .var "sample_load_idx", 8 0;
v00000218db71eb00_0 .net "sample_wr_data", 15 0, v00000218db71f0a0_0;  1 drivers
v00000218db71eba0_0 .net "sample_wr_en", 0 0, v00000218db720b80_0;  1 drivers
v00000218db720900_0 .net "score_empty", 0 0, L_00000218db5f2270;  alias, 1 drivers
v00000218db720ae0_0 .net "score_fifo_empty", 0 0, v00000218db71ca80_0;  1 drivers
v00000218db720720_0 .net "score_fifo_full", 0 0, v00000218db71ed80_0;  1 drivers
v00000218db721300_0 .net "score_fifo_level_int", 2 0, v00000218db71f000_0;  1 drivers
v00000218db720860_0 .net "score_fifo_rd_data", 15 0, v00000218db71ee20_0;  1 drivers
v00000218db721440_0 .net "score_fifo_rd_valid", 0 0, v00000218db71dca0_0;  1 drivers
v00000218db7207c0_0 .var "score_fifo_wr_data", 15 0;
v00000218db721760_0 .var "score_fifo_wr_en", 0 0;
v00000218db720fe0_0 .net "score_level", 2 0, L_00000218db5f2820;  alias, 1 drivers
v00000218db7214e0_0 .net "score_rd_data", 15 0, L_00000218db5f27b0;  alias, 1 drivers
v00000218db71fc80_0 .net "score_rd_en", 0 0, v00000218db721260_0;  1 drivers
v00000218db721800_0 .net "score_rd_valid", 0 0, L_00000218db5f3a10;  alias, 1 drivers
v00000218db720360_0 .net "start", 0 0, v00000218db720c20_0;  1 drivers
v00000218db7202c0_0 .var "start_l1", 0 0;
v00000218db721580_0 .var "start_l2", 0 0;
v00000218db7209a0_0 .var "start_l3", 0 0;
v00000218db71fdc0_0 .var "state", 2 0;
S_00000218db710060 .scope module, "u_l1" "layer1_discriminator" 5 134, 6 5 0, S_00000218db710380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000218db717350_0 .net *"_ivl_0", 31 0, L_00000218db71fbe0;  1 drivers
v00000218db717670_0 .net *"_ivl_11", 31 0, L_00000218db721ee0;  1 drivers
L_00000218db724140 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db717710_0 .net/2u *"_ivl_12", 31 0, L_00000218db724140;  1 drivers
v00000218db717b70_0 .net *"_ivl_14", 31 0, L_00000218db721f80;  1 drivers
v00000218db717c10_0 .net *"_ivl_16", 33 0, L_00000218db7218a0;  1 drivers
L_00000218db724188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218db718110_0 .net *"_ivl_19", 1 0, L_00000218db724188;  1 drivers
L_00000218db7241d0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000218db7181b0_0 .net/2s *"_ivl_20", 33 0, L_00000218db7241d0;  1 drivers
v00000218db718250_0 .net/s *"_ivl_22", 33 0, L_00000218db721c60;  1 drivers
v00000218db7191f0_0 .net/s *"_ivl_26", 31 0, L_00000218db721a80;  1 drivers
v00000218db719010_0 .net *"_ivl_28", 15 0, L_00000218db721b20;  1 drivers
L_00000218db724068 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db7190b0_0 .net *"_ivl_3", 22 0, L_00000218db724068;  1 drivers
v00000218db7198d0_0 .net *"_ivl_30", 31 0, L_00000218db721da0;  1 drivers
L_00000218db724218 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db719c90_0 .net *"_ivl_33", 23 0, L_00000218db724218;  1 drivers
L_00000218db724260 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v00000218db719650_0 .net/2u *"_ivl_34", 31 0, L_00000218db724260;  1 drivers
v00000218db719f10_0 .net *"_ivl_37", 31 0, L_00000218db721bc0;  1 drivers
v00000218db719b50_0 .net *"_ivl_38", 31 0, L_00000218db721d00;  1 drivers
L_00000218db7240b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db719bf0_0 .net/2u *"_ivl_4", 31 0, L_00000218db7240b0;  1 drivers
L_00000218db7242a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db718cf0_0 .net *"_ivl_41", 22 0, L_00000218db7242a8;  1 drivers
v00000218db7196f0_0 .net *"_ivl_42", 31 0, L_00000218db721e40;  1 drivers
v00000218db7189d0_0 .net/s *"_ivl_44", 31 0, L_00000218db77f2e0;  1 drivers
v00000218db719d30_0 .net *"_ivl_6", 31 0, L_00000218db7219e0;  1 drivers
L_00000218db7240f8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000218db719510_0 .net/2u *"_ivl_8", 31 0, L_00000218db7240f8;  1 drivers
v00000218db719dd0_0 .var/s "accumulator", 31 0;
v00000218db718b10_0 .var/s "bias_shifted", 31 0;
v00000218db719790_0 .var "busy", 0 0;
v00000218db719e70_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db718e30_0 .net/s "current_input", 15 0, L_00000218db721940;  1 drivers
v00000218db719150_0 .net/s "current_product", 31 0, L_00000218db77ef20;  1 drivers
v00000218db719a10_0 .var "done", 0 0;
v00000218db719290_0 .net/s "flat_input_flat", 4095 0, v00000218db71ec40_0;  1 drivers
v00000218db718d90_0 .var/s "flat_output_flat", 2047 0;
v00000218db719330_0 .var "input_idx", 8 0;
v00000218db7193d0 .array/s "layer1_disc_bias", 127 0, 15 0;
v00000218db718a70 .array/s "layer1_disc_weights", 32767 0, 15 0;
v00000218db719470_0 .var "neuron_idx", 7 0;
v00000218db718890_0 .net/s "next_acc", 31 0, L_00000218db77ec00;  1 drivers
v00000218db718bb0_0 .net "rst", 0 0, v00000218db71f280_0;  alias, 1 drivers
v00000218db719830_0 .net "start", 0 0, v00000218db7202c0_0;  1 drivers
E_00000218db668e20 .event posedge, v00000218db718bb0_0, v00000218db599de0_0;
L_00000218db71fbe0 .concat [ 9 23 0 0], v00000218db719330_0, L_00000218db724068;
L_00000218db7219e0 .arith/sum 32, L_00000218db71fbe0, L_00000218db7240b0;
L_00000218db721ee0 .arith/mult 32, L_00000218db7219e0, L_00000218db7240f8;
L_00000218db721f80 .arith/sub 32, L_00000218db721ee0, L_00000218db724140;
L_00000218db7218a0 .concat [ 32 2 0 0], L_00000218db721f80, L_00000218db724188;
L_00000218db721c60 .arith/sub 34, L_00000218db7218a0, L_00000218db7241d0;
L_00000218db721940 .part/v.s v00000218db71ec40_0, L_00000218db721c60, 16;
L_00000218db721a80 .extend/s 32, L_00000218db721940;
L_00000218db721b20 .array/port v00000218db718a70, L_00000218db721e40;
L_00000218db721da0 .concat [ 8 24 0 0], v00000218db719470_0, L_00000218db724218;
L_00000218db721bc0 .arith/mult 32, L_00000218db721da0, L_00000218db724260;
L_00000218db721d00 .concat [ 9 23 0 0], v00000218db719330_0, L_00000218db7242a8;
L_00000218db721e40 .arith/sum 32, L_00000218db721bc0, L_00000218db721d00;
L_00000218db77f2e0 .extend/s 32, L_00000218db721b20;
L_00000218db77ef20 .arith/mult 32, L_00000218db721a80, L_00000218db77f2e0;
L_00000218db77ec00 .arith/sum 32, v00000218db719dd0_0, L_00000218db77ef20;
S_00000218db710e70 .scope module, "u_l2" "layer2_discriminator" 5 143, 7 5 0, S_00000218db710380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000218db718c50_0 .net *"_ivl_0", 31 0, L_00000218db780640;  1 drivers
v00000218db718ed0_0 .net *"_ivl_11", 31 0, L_00000218db780c80;  1 drivers
L_00000218db7243c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db719970_0 .net/2u *"_ivl_12", 31 0, L_00000218db7243c8;  1 drivers
v00000218db7195b0_0 .net *"_ivl_14", 31 0, L_00000218db77fe20;  1 drivers
v00000218db718f70_0 .net *"_ivl_16", 33 0, L_00000218db77ee80;  1 drivers
L_00000218db724410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218db719ab0_0 .net *"_ivl_19", 1 0, L_00000218db724410;  1 drivers
L_00000218db724458 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000218db718930_0 .net/2s *"_ivl_20", 33 0, L_00000218db724458;  1 drivers
v00000218db71ba40_0 .net/s *"_ivl_22", 33 0, L_00000218db77f060;  1 drivers
v00000218db71b040_0 .net/s *"_ivl_26", 31 0, L_00000218db77f100;  1 drivers
v00000218db71be00_0 .net *"_ivl_28", 15 0, L_00000218db77fce0;  1 drivers
L_00000218db7242f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db71b900_0 .net *"_ivl_3", 23 0, L_00000218db7242f0;  1 drivers
v00000218db71a500_0 .net *"_ivl_30", 31 0, L_00000218db780780;  1 drivers
L_00000218db7244a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db71c300_0 .net *"_ivl_33", 25 0, L_00000218db7244a0;  1 drivers
L_00000218db7244e8 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v00000218db71b860_0 .net/2u *"_ivl_34", 31 0, L_00000218db7244e8;  1 drivers
v00000218db71c440_0 .net *"_ivl_37", 31 0, L_00000218db77ea20;  1 drivers
v00000218db71b9a0_0 .net *"_ivl_38", 31 0, L_00000218db7805a0;  1 drivers
L_00000218db724338 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000218db71b5e0_0 .net/2u *"_ivl_4", 31 0, L_00000218db724338;  1 drivers
L_00000218db724530 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000218db71c4e0_0 .net *"_ivl_41", 23 0, L_00000218db724530;  1 drivers
v00000218db71ac80_0 .net *"_ivl_42", 31 0, L_00000218db77eac0;  1 drivers
v00000218db71a5a0_0 .net/s *"_ivl_44", 31 0, L_00000218db77f880;  1 drivers
v00000218db71b2c0_0 .net *"_ivl_6", 31 0, L_00000218db77fd80;  1 drivers
L_00000218db724380 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000218db71b540_0 .net/2u *"_ivl_8", 31 0, L_00000218db724380;  1 drivers
v00000218db71adc0_0 .var/s "accumulator", 31 0;
v00000218db71abe0_0 .var/s "bias_shifted", 31 0;
v00000218db71bfe0_0 .var "busy", 0 0;
v00000218db71a0a0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db71b4a0_0 .net/s "current_input", 15 0, L_00000218db77fec0;  1 drivers
v00000218db71c080_0 .net/s "current_product", 31 0, L_00000218db77f380;  1 drivers
v00000218db71ab40_0 .var "done", 0 0;
v00000218db71b0e0_0 .net/s "flat_input_flat", 2047 0, v00000218db718d90_0;  alias, 1 drivers
v00000218db71ad20_0 .var/s "flat_output_flat", 511 0;
v00000218db71b720_0 .var "input_idx", 7 0;
v00000218db71c260 .array/s "layer2_disc_bias", 31 0, 15 0;
v00000218db71a640 .array/s "layer2_disc_weights", 4095 0, 15 0;
v00000218db71c120_0 .var "neuron_idx", 5 0;
v00000218db71b680_0 .net/s "next_acc", 31 0, L_00000218db780dc0;  1 drivers
v00000218db71ae60_0 .net "rst", 0 0, v00000218db71f280_0;  alias, 1 drivers
v00000218db71c1c0_0 .net "start", 0 0, v00000218db721580_0;  1 drivers
L_00000218db780640 .concat [ 8 24 0 0], v00000218db71b720_0, L_00000218db7242f0;
L_00000218db77fd80 .arith/sum 32, L_00000218db780640, L_00000218db724338;
L_00000218db780c80 .arith/mult 32, L_00000218db77fd80, L_00000218db724380;
L_00000218db77fe20 .arith/sub 32, L_00000218db780c80, L_00000218db7243c8;
L_00000218db77ee80 .concat [ 32 2 0 0], L_00000218db77fe20, L_00000218db724410;
L_00000218db77f060 .arith/sub 34, L_00000218db77ee80, L_00000218db724458;
L_00000218db77fec0 .part/v.s v00000218db718d90_0, L_00000218db77f060, 16;
L_00000218db77f100 .extend/s 32, L_00000218db77fec0;
L_00000218db77fce0 .array/port v00000218db71a640, L_00000218db77eac0;
L_00000218db780780 .concat [ 6 26 0 0], v00000218db71c120_0, L_00000218db7244a0;
L_00000218db77ea20 .arith/mult 32, L_00000218db780780, L_00000218db7244e8;
L_00000218db7805a0 .concat [ 8 24 0 0], v00000218db71b720_0, L_00000218db724530;
L_00000218db77eac0 .arith/sum 32, L_00000218db77ea20, L_00000218db7805a0;
L_00000218db77f880 .extend/s 32, L_00000218db77fce0;
L_00000218db77f380 .arith/mult 32, L_00000218db77f100, L_00000218db77f880;
L_00000218db780dc0 .arith/sum 32, v00000218db71adc0_0, L_00000218db77f380;
S_00000218db7223c0 .scope module, "u_l3" "layer3_discriminator" 5 152, 8 10 0, S_00000218db710380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v00000218db71bf40 .array/s "b", 0 0, 15 0;
v00000218db71a960_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db71aa00_0 .var "decision_real", 0 0;
v00000218db71a140_0 .var "done", 0 0;
v00000218db71a1e0_0 .net/s "flat_input_flat", 511 0, v00000218db71ad20_0;  alias, 1 drivers
v00000218db71a280_0 .net "mac_done", 0 0, v00000218db71b360_0;  1 drivers
v00000218db71a320_0 .net/s "mac_result", 15 0, v00000218db71c6c0_0;  1 drivers
v00000218db71a3c0_0 .net "rst", 0 0, v00000218db71f280_0;  alias, 1 drivers
v00000218db71aaa0_0 .var/s "score_out", 15 0;
v00000218db71a460_0 .net "start", 0 0, v00000218db7209a0_0;  1 drivers
v00000218db71eec0 .array/s "w", 31 0, 15 0;
v00000218db71e4c0_0 .net/s "weights_flat", 511 0, L_00000218db7806e0;  1 drivers
v00000218db71eec0_0 .array/port v00000218db71eec0, 0;
v00000218db71eec0_1 .array/port v00000218db71eec0, 1;
v00000218db71eec0_2 .array/port v00000218db71eec0, 2;
v00000218db71eec0_3 .array/port v00000218db71eec0, 3;
LS_00000218db7806e0_0_0 .concat [ 16 16 16 16], v00000218db71eec0_0, v00000218db71eec0_1, v00000218db71eec0_2, v00000218db71eec0_3;
v00000218db71eec0_4 .array/port v00000218db71eec0, 4;
v00000218db71eec0_5 .array/port v00000218db71eec0, 5;
v00000218db71eec0_6 .array/port v00000218db71eec0, 6;
v00000218db71eec0_7 .array/port v00000218db71eec0, 7;
LS_00000218db7806e0_0_4 .concat [ 16 16 16 16], v00000218db71eec0_4, v00000218db71eec0_5, v00000218db71eec0_6, v00000218db71eec0_7;
v00000218db71eec0_8 .array/port v00000218db71eec0, 8;
v00000218db71eec0_9 .array/port v00000218db71eec0, 9;
v00000218db71eec0_10 .array/port v00000218db71eec0, 10;
v00000218db71eec0_11 .array/port v00000218db71eec0, 11;
LS_00000218db7806e0_0_8 .concat [ 16 16 16 16], v00000218db71eec0_8, v00000218db71eec0_9, v00000218db71eec0_10, v00000218db71eec0_11;
v00000218db71eec0_12 .array/port v00000218db71eec0, 12;
v00000218db71eec0_13 .array/port v00000218db71eec0, 13;
v00000218db71eec0_14 .array/port v00000218db71eec0, 14;
v00000218db71eec0_15 .array/port v00000218db71eec0, 15;
LS_00000218db7806e0_0_12 .concat [ 16 16 16 16], v00000218db71eec0_12, v00000218db71eec0_13, v00000218db71eec0_14, v00000218db71eec0_15;
v00000218db71eec0_16 .array/port v00000218db71eec0, 16;
v00000218db71eec0_17 .array/port v00000218db71eec0, 17;
v00000218db71eec0_18 .array/port v00000218db71eec0, 18;
v00000218db71eec0_19 .array/port v00000218db71eec0, 19;
LS_00000218db7806e0_0_16 .concat [ 16 16 16 16], v00000218db71eec0_16, v00000218db71eec0_17, v00000218db71eec0_18, v00000218db71eec0_19;
v00000218db71eec0_20 .array/port v00000218db71eec0, 20;
v00000218db71eec0_21 .array/port v00000218db71eec0, 21;
v00000218db71eec0_22 .array/port v00000218db71eec0, 22;
v00000218db71eec0_23 .array/port v00000218db71eec0, 23;
LS_00000218db7806e0_0_20 .concat [ 16 16 16 16], v00000218db71eec0_20, v00000218db71eec0_21, v00000218db71eec0_22, v00000218db71eec0_23;
v00000218db71eec0_24 .array/port v00000218db71eec0, 24;
v00000218db71eec0_25 .array/port v00000218db71eec0, 25;
v00000218db71eec0_26 .array/port v00000218db71eec0, 26;
v00000218db71eec0_27 .array/port v00000218db71eec0, 27;
LS_00000218db7806e0_0_24 .concat [ 16 16 16 16], v00000218db71eec0_24, v00000218db71eec0_25, v00000218db71eec0_26, v00000218db71eec0_27;
v00000218db71eec0_28 .array/port v00000218db71eec0, 28;
v00000218db71eec0_29 .array/port v00000218db71eec0, 29;
v00000218db71eec0_30 .array/port v00000218db71eec0, 30;
v00000218db71eec0_31 .array/port v00000218db71eec0, 31;
LS_00000218db7806e0_0_28 .concat [ 16 16 16 16], v00000218db71eec0_28, v00000218db71eec0_29, v00000218db71eec0_30, v00000218db71eec0_31;
LS_00000218db7806e0_1_0 .concat [ 64 64 64 64], LS_00000218db7806e0_0_0, LS_00000218db7806e0_0_4, LS_00000218db7806e0_0_8, LS_00000218db7806e0_0_12;
LS_00000218db7806e0_1_4 .concat [ 64 64 64 64], LS_00000218db7806e0_0_16, LS_00000218db7806e0_0_20, LS_00000218db7806e0_0_24, LS_00000218db7806e0_0_28;
L_00000218db7806e0 .concat [ 256 256 0 0], LS_00000218db7806e0_1_0, LS_00000218db7806e0_1_4;
S_00000218db722550 .scope module, "mac_unit" "pipelined_mac" 8 58, 9 1 0, S_00000218db7223c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v00000218db71bae0_0 .net/s "a_flat", 511 0, v00000218db71ad20_0;  alias, 1 drivers
v00000218db71bb80_0 .net/s "b_flat", 511 0, L_00000218db7806e0;  alias, 1 drivers
v00000218db71bf40_0 .array/port v00000218db71bf40, 0;
v00000218db71a6e0_0 .net/s "bias", 15 0, v00000218db71bf40_0;  1 drivers
v00000218db71a780_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db71b400_0 .var "d0", 0 0;
v00000218db71b180_0 .var "d1", 0 0;
v00000218db71af00_0 .var "d2", 0 0;
v00000218db71afa0_0 .var "d3", 0 0;
v00000218db71c620_0 .var "d4", 0 0;
v00000218db71a820_0 .var "d5", 0 0;
v00000218db71b220_0 .var "d6", 0 0;
v00000218db71b360_0 .var "done", 0 0;
v00000218db71bea0 .array/s "p", 31 0, 31 0;
v00000218db71c580 .array/s "ra", 31 0, 15 0;
v00000218db71b7c0 .array/s "rb", 31 0, 15 0;
v00000218db71c6c0_0 .var/s "result", 15 0;
v00000218db71bc20_0 .net "rst", 0 0, v00000218db71f280_0;  alias, 1 drivers
v00000218db71a8c0 .array/s "s1", 15 0, 31 0;
v00000218db71c3a0 .array/s "s2", 7 0, 31 0;
v00000218db71bcc0 .array/s "s3", 3 0, 31 0;
v00000218db71bd60 .array/s "s4", 1 0, 31 0;
v00000218db71c760_0 .net "start", 0 0, v00000218db7209a0_0;  alias, 1 drivers
v00000218db71c800_0 .var/s "total_sum", 31 0;
S_00000218db722eb0 .scope module, "u_sample_fifo" "sync_fifo" 5 104, 10 9 0, S_00000218db710380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_00000218db44ef90 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001000>;
P_00000218db44efc8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_00000218db44f000 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000100000000>;
L_00000218db5f2a50 .functor AND 1, v00000218db720b80_0, L_00000218db71f960, C4<1>, C4<1>;
L_00000218db5f32a0 .functor AND 1, v00000218db71e7e0_0, L_00000218db7205e0, C4<1>, C4<1>;
v00000218db71e060_0 .net *"_ivl_1", 0 0, L_00000218db71f960;  1 drivers
v00000218db71cee0_0 .net *"_ivl_5", 0 0, L_00000218db7205e0;  1 drivers
v00000218db71db60_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db71cbc0_0 .var "count", 8 0;
v00000218db71dc00_0 .var "count_next", 8 0;
v00000218db71d200_0 .var "empty", 0 0;
v00000218db71e100_0 .var "full", 0 0;
v00000218db71e2e0_0 .var "level", 8 0;
v00000218db71dd40 .array "mem", 255 0, 15 0;
v00000218db71ef60_0 .var "rd_data", 15 0;
v00000218db71d7a0_0 .net "rd_do", 0 0, L_00000218db5f32a0;  1 drivers
v00000218db71c940_0 .net "rd_en", 0 0, v00000218db71e7e0_0;  1 drivers
v00000218db71e1a0_0 .var "rd_ptr", 7 0;
v00000218db71dde0_0 .var "rd_valid", 0 0;
v00000218db71d160_0 .net "rst", 0 0, v00000218db71f280_0;  alias, 1 drivers
v00000218db71ece0_0 .net "wr_data", 15 0, v00000218db71f0a0_0;  alias, 1 drivers
v00000218db71d480_0 .net "wr_do", 0 0, L_00000218db5f2a50;  1 drivers
v00000218db71cda0_0 .net "wr_en", 0 0, v00000218db720b80_0;  alias, 1 drivers
v00000218db71ce40_0 .var "wr_ptr", 7 0;
E_00000218db668960 .event anyedge, v00000218db71cbc0_0, v00000218db71d480_0, v00000218db71d7a0_0;
L_00000218db71f960 .reduce/nor v00000218db71e100_0;
L_00000218db7205e0 .reduce/nor v00000218db71d200_0;
S_00000218db723810 .scope module, "u_score_fifo" "sync_fifo" 5 121, 10 9 0, S_00000218db710380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_00000218db44ff60 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000010>;
P_00000218db44ff98 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_00000218db44ffd0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_00000218db5f2430 .functor AND 1, v00000218db721760_0, L_00000218db71fa00, C4<1>, C4<1>;
L_00000218db5f2dd0 .functor AND 1, v00000218db721260_0, L_00000218db71fb40, C4<1>, C4<1>;
v00000218db71da20_0 .net *"_ivl_1", 0 0, L_00000218db71fa00;  1 drivers
v00000218db71cf80_0 .net *"_ivl_5", 0 0, L_00000218db71fb40;  1 drivers
v00000218db71c9e0_0 .net "clk", 0 0, v00000218db71f1e0_0;  alias, 1 drivers
v00000218db71de80_0 .var "count", 2 0;
v00000218db71d5c0_0 .var "count_next", 2 0;
v00000218db71ca80_0 .var "empty", 0 0;
v00000218db71ed80_0 .var "full", 0 0;
v00000218db71f000_0 .var "level", 2 0;
v00000218db71df20 .array "mem", 3 0, 15 0;
v00000218db71ee20_0 .var "rd_data", 15 0;
v00000218db71d020_0 .net "rd_do", 0 0, L_00000218db5f2dd0;  1 drivers
v00000218db71d0c0_0 .net "rd_en", 0 0, v00000218db721260_0;  alias, 1 drivers
v00000218db71ea60_0 .var "rd_ptr", 1 0;
v00000218db71dca0_0 .var "rd_valid", 0 0;
v00000218db71e380_0 .net "rst", 0 0, v00000218db71f280_0;  alias, 1 drivers
v00000218db71c8a0_0 .net "wr_data", 15 0, v00000218db7207c0_0;  1 drivers
v00000218db71d2a0_0 .net "wr_do", 0 0, L_00000218db5f2430;  1 drivers
v00000218db71cb20_0 .net "wr_en", 0 0, v00000218db721760_0;  1 drivers
v00000218db71dfc0_0 .var "wr_ptr", 1 0;
E_00000218db669360 .event anyedge, v00000218db71de80_0, v00000218db71d2a0_0, v00000218db71d020_0;
L_00000218db71fa00 .reduce/nor v00000218db71ed80_0;
L_00000218db71fb40 .reduce/nor v00000218db71ca80_0;
    .scope S_00000218db722eb0;
T_20 ;
    %end;
    .thread T_20;
    .scope S_00000218db722eb0;
T_21 ;
    %wait E_00000218db668960;
    %load/vec4 v00000218db71cbc0_0;
    %store/vec4 v00000218db71dc00_0, 0, 9;
    %load/vec4 v00000218db71d480_0;
    %load/vec4 v00000218db71d7a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %load/vec4 v00000218db71cbc0_0;
    %store/vec4 v00000218db71dc00_0, 0, 9;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v00000218db71cbc0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000218db71dc00_0, 0, 9;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v00000218db71cbc0_0;
    %subi 1, 0, 9;
    %store/vec4 v00000218db71dc00_0, 0, 9;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000218db722eb0;
T_22 ;
    %wait E_00000218db668e20;
    %load/vec4 v00000218db71d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db71ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71dde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db71ce40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db71e1a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db71cbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71e100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d200_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db71e2e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71dde0_0, 0;
    %load/vec4 v00000218db71d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v00000218db71ece0_0;
    %load/vec4 v00000218db71ce40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71dd40, 0, 4;
    %load/vec4 v00000218db71ce40_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db71ce40_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v00000218db71ce40_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db71ce40_0, 0;
T_22.5 ;
T_22.2 ;
    %load/vec4 v00000218db71d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v00000218db71e1a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000218db71dd40, 4;
    %assign/vec4 v00000218db71ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71dde0_0, 0;
    %load/vec4 v00000218db71e1a0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db71e1a0_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v00000218db71e1a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db71e1a0_0, 0;
T_22.9 ;
T_22.6 ;
    %load/vec4 v00000218db71dc00_0;
    %assign/vec4 v00000218db71cbc0_0, 0;
    %load/vec4 v00000218db71dc00_0;
    %assign/vec4 v00000218db71e2e0_0, 0;
    %load/vec4 v00000218db71dc00_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db71e100_0, 0;
    %load/vec4 v00000218db71dc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db71d200_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000218db723810;
T_23 ;
    %end;
    .thread T_23;
    .scope S_00000218db723810;
T_24 ;
    %wait E_00000218db669360;
    %load/vec4 v00000218db71de80_0;
    %store/vec4 v00000218db71d5c0_0, 0, 3;
    %load/vec4 v00000218db71d2a0_0;
    %load/vec4 v00000218db71d020_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %load/vec4 v00000218db71de80_0;
    %store/vec4 v00000218db71d5c0_0, 0, 3;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v00000218db71de80_0;
    %addi 1, 0, 3;
    %store/vec4 v00000218db71d5c0_0, 0, 3;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v00000218db71de80_0;
    %subi 1, 0, 3;
    %store/vec4 v00000218db71d5c0_0, 0, 3;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000218db723810;
T_25 ;
    %wait E_00000218db668e20;
    %load/vec4 v00000218db71e380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db71ee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71dca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db71dfc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db71ea60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db71de80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71ed80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71ca80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db71f000_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71dca0_0, 0;
    %load/vec4 v00000218db71d2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v00000218db71c8a0_0;
    %load/vec4 v00000218db71dfc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71df20, 0, 4;
    %load/vec4 v00000218db71dfc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db71dfc0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v00000218db71dfc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000218db71dfc0_0, 0;
T_25.5 ;
T_25.2 ;
    %load/vec4 v00000218db71d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v00000218db71ea60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000218db71df20, 4;
    %assign/vec4 v00000218db71ee20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71dca0_0, 0;
    %load/vec4 v00000218db71ea60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db71ea60_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v00000218db71ea60_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000218db71ea60_0, 0;
T_25.9 ;
T_25.6 ;
    %load/vec4 v00000218db71d5c0_0;
    %assign/vec4 v00000218db71de80_0, 0;
    %load/vec4 v00000218db71d5c0_0;
    %assign/vec4 v00000218db71f000_0, 0;
    %load/vec4 v00000218db71d5c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db71ed80_0, 0;
    %load/vec4 v00000218db71d5c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db71ca80_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000218db710060;
T_26 ;
    %vpi_call/w 6 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v00000218db718a70 {0 0 0};
    %vpi_call/w 6 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v00000218db7193d0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000218db710060;
T_27 ;
    %wait E_00000218db668e20;
    %load/vec4 v00000218db718bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db719470_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db719330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db719dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db718b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db719790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db719a10_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000218db719830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v00000218db719790_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db719470_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db719330_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7193d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db718b10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db7193d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db719dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db719790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db719a10_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v00000218db719790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v00000218db718890_0;
    %assign/vec4 v00000218db719dd0_0, 0;
    %load/vec4 v00000218db719330_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_27.7, 4;
    %load/vec4 v00000218db718890_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db719470_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db718d90_0, 4, 5;
    %load/vec4 v00000218db719470_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_27.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db719790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db719a10_0, 0;
    %jmp T_27.10;
T_27.9 ;
    %load/vec4 v00000218db719470_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db719470_0, 0;
    %load/vec4 v00000218db719470_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db7193d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db718b10_0, 0;
    %load/vec4 v00000218db719470_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db7193d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db719dd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db719330_0, 0;
T_27.10 ;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v00000218db719330_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db719330_0, 0;
T_27.8 ;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v00000218db719a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db719a10_0, 0;
T_27.11 ;
T_27.6 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000218db710e70;
T_28 ;
    %vpi_call/w 7 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v00000218db71a640 {0 0 0};
    %vpi_call/w 7 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v00000218db71c260 {0 0 0};
    %end;
    .thread T_28;
    .scope S_00000218db710e70;
T_29 ;
    %wait E_00000218db668e20;
    %load/vec4 v00000218db71ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db71c120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db71b720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db71adc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db71abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71ab40_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000218db71c1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v00000218db71bfe0_0;
    %nor/r;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db71c120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db71b720_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db71abe0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db71adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71ab40_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v00000218db71bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v00000218db71b680_0;
    %assign/vec4 v00000218db71adc0_0, 0;
    %load/vec4 v00000218db71b720_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_29.7, 4;
    %load/vec4 v00000218db71b680_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db71c120_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db71ad20_0, 4, 5;
    %load/vec4 v00000218db71c120_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_29.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71ab40_0, 0;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v00000218db71c120_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000218db71c120_0, 0;
    %load/vec4 v00000218db71c120_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db71c260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db71abe0_0, 0;
    %load/vec4 v00000218db71c120_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db71c260, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db71adc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db71b720_0, 0;
T_29.10 ;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v00000218db71b720_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db71b720_0, 0;
T_29.8 ;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v00000218db71ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71ab40_0, 0;
T_29.11 ;
T_29.6 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000218db722550;
T_30 ;
    %wait E_00000218db668e20;
    %load/vec4 v00000218db71bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71b400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71af00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71afa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71c620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71b360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db71c6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db71c800_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000218db71c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
    %load/vec4 v00000218db71bae0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c580, 0, 4;
    %load/vec4 v00000218db71bb80_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71b7c0, 0, 4;
T_30.2 ;
    %load/vec4 v00000218db71c760_0;
    %assign/vec4 v00000218db71b400_0, 0;
    %load/vec4 v00000218db71b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c580, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71b7c0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bea0, 0, 4;
T_30.4 ;
    %load/vec4 v00000218db71b400_0;
    %assign/vec4 v00000218db71b180_0, 0;
    %load/vec4 v00000218db71b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bea0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71a8c0, 0, 4;
T_30.6 ;
    %load/vec4 v00000218db71b180_0;
    %assign/vec4 v00000218db71af00_0, 0;
    %load/vec4 v00000218db71af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71a8c0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71c3a0, 0, 4;
T_30.8 ;
    %load/vec4 v00000218db71af00_0;
    %assign/vec4 v00000218db71afa0_0, 0;
    %load/vec4 v00000218db71afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bcc0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bcc0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bcc0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71c3a0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bcc0, 0, 4;
T_30.10 ;
    %load/vec4 v00000218db71afa0_0;
    %assign/vec4 v00000218db71c620_0, 0;
    %load/vec4 v00000218db71c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bcc0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bcc0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bd60, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bcc0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bcc0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db71bd60, 0, 4;
T_30.12 ;
    %load/vec4 v00000218db71c620_0;
    %assign/vec4 v00000218db71a820_0, 0;
    %load/vec4 v00000218db71a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bd60, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db71bd60, 4;
    %add;
    %load/vec4 v00000218db71a6e0_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v00000218db71c800_0, 0;
T_30.14 ;
    %load/vec4 v00000218db71a820_0;
    %assign/vec4 v00000218db71b220_0, 0;
    %load/vec4 v00000218db71b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %load/vec4 v00000218db71c800_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v00000218db71c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71b360_0, 0;
    %jmp T_30.17;
T_30.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71b360_0, 0;
T_30.17 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000218db7223c0;
T_31 ;
    %vpi_call/w 8 31 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v00000218db71eec0 {0 0 0};
    %vpi_call/w 8 32 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v00000218db71bf40 {0 0 0};
    %end;
    .thread T_31;
    .scope S_00000218db7223c0;
T_32 ;
    %wait E_00000218db668e20;
    %load/vec4 v00000218db71a3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db71aaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71a140_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000218db71a280_0;
    %assign/vec4 v00000218db71a140_0, 0;
    %load/vec4 v00000218db71a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v00000218db71a320_0;
    %assign/vec4 v00000218db71aaa0_0, 0;
    %load/vec4 v00000218db71a320_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_32.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71aa00_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71aa00_0, 0;
T_32.5 ;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000218db710380;
T_33 ;
    %wait E_00000218db668e20;
    %load/vec4 v00000218db71d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7202c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db721580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7209a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71d340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71d660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71e7e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db71e9c0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v00000218db71ec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db721760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db7207c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7202c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db721580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7209a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71e7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db721760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71d660_0, 0;
    %load/vec4 v00000218db71fdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
    %jmp T_33.10;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %load/vec4 v00000218db720360_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v00000218db71e740_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_33.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.13, 9;
    %load/vec4 v00000218db720720_0;
    %nor/r;
    %and;
T_33.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db71e9c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
T_33.11 ;
    %jmp T_33.10;
T_33.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %load/vec4 v00000218db71e600_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.17, 9;
    %load/vec4 v00000218db71e9c0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_33.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71e7e0_0, 0;
T_33.15 ;
    %load/vec4 v00000218db71e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.18, 8;
    %load/vec4 v00000218db71d980_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db71e9c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db71ec40_0, 4, 5;
    %load/vec4 v00000218db71e9c0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_33.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7202c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
    %jmp T_33.21;
T_33.20 ;
    %load/vec4 v00000218db71e9c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db71e9c0_0, 0;
T_33.21 ;
T_33.18 ;
    %jmp T_33.10;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %load/vec4 v00000218db71cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db721580_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
T_33.22 ;
    %jmp T_33.10;
T_33.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %load/vec4 v00000218db71d3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7209a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
T_33.24 ;
    %jmp T_33.10;
T_33.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %load/vec4 v00000218db71e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.26, 8;
    %load/vec4 v00000218db71d520_0;
    %assign/vec4 v00000218db71d340_0, 0;
    %load/vec4 v00000218db71cd00_0;
    %assign/vec4 v00000218db7207c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
T_33.26 ;
    %jmp T_33.10;
T_33.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %load/vec4 v00000218db720720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db721760_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
T_33.28 ;
    %jmp T_33.10;
T_33.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db71d660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db71fdc0_0, 0;
    %jmp T_33.10;
T_33.10 ;
    %pop/vec4 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000218db69fa00;
T_34 ;
    %end;
    .thread T_34;
    .scope S_00000218db69fa00;
T_35 ;
    %wait E_00000218db668920;
    %load/vec4 v00000218db70dd20_0;
    %store/vec4 v00000218db70c100_0, 0, 11;
    %load/vec4 v00000218db70ca60_0;
    %load/vec4 v00000218db70e040_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %load/vec4 v00000218db70dd20_0;
    %store/vec4 v00000218db70c100_0, 0, 11;
    %jmp T_35.3;
T_35.0 ;
    %load/vec4 v00000218db70dd20_0;
    %addi 1, 0, 11;
    %store/vec4 v00000218db70c100_0, 0, 11;
    %jmp T_35.3;
T_35.1 ;
    %load/vec4 v00000218db70dd20_0;
    %subi 1, 0, 11;
    %store/vec4 v00000218db70c100_0, 0, 11;
    %jmp T_35.3;
T_35.3 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000218db69fa00;
T_36 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db70c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db70d6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70c740_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000218db70fd00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000218db70c560_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000218db70dd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70d640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70d3c0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000218db70ddc0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70c740_0, 0;
    %load/vec4 v00000218db70ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v00000218db70c920_0;
    %load/vec4 v00000218db70fd00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db70c9c0, 0, 4;
    %load/vec4 v00000218db70fd00_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000218db70fd00_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v00000218db70fd00_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000218db70fd00_0, 0;
T_36.5 ;
T_36.2 ;
    %load/vec4 v00000218db70e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v00000218db70c560_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000218db70c9c0, 4;
    %assign/vec4 v00000218db70d6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70c740_0, 0;
    %load/vec4 v00000218db70c560_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000218db70c560_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v00000218db70c560_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000218db70c560_0, 0;
T_36.9 ;
T_36.6 ;
    %load/vec4 v00000218db70c100_0;
    %assign/vec4 v00000218db70dd20_0, 0;
    %load/vec4 v00000218db70c100_0;
    %assign/vec4 v00000218db70ddc0_0, 0;
    %load/vec4 v00000218db70c100_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db70d640_0, 0;
    %load/vec4 v00000218db70c100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db70d3c0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000218db69feb0;
T_37 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db70ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db70f940_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000218db70f4e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000218db70fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v00000218db70f940_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db70f940_0, 0;
    %load/vec4 v00000218db70f4e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000218db70f4e0_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v00000218db70f940_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000218db70f940_0, 0;
T_37.5 ;
T_37.2 ;
    %load/vec4 v00000218db70fc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.8, 9;
    %load/vec4 v00000218db70f4e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_37.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v00000218db70f4e0_0;
    %subi 1, 0, 5;
    %assign/vec4 v00000218db70f4e0_0, 0;
T_37.6 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000218db69feb0;
T_38 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db70ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db70f260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db70fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70f080_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v00000218db70fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70fc60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70fbc0_0, 0;
    %load/vec4 v00000218db70f260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db70f260_0, 0;
    %jmp T_38.7;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70f080_0, 0;
    %load/vec4 v00000218db70f4e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000218db70f260_0, 0;
T_38.8 ;
    %jmp T_38.7;
T_38.3 ;
    %load/vec4 v00000218db70fa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70fbc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000218db70f260_0, 0;
T_38.10 ;
    %jmp T_38.7;
T_38.4 ;
    %load/vec4 v00000218db70eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.12, 8;
    %load/vec4 v00000218db70efe0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db70fe40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db70fda0_0, 4, 5;
    %load/vec4 v00000218db70fe40_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_38.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000218db70f260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70f080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db70fe40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70fc60_0, 0;
    %jmp T_38.15;
T_38.14 ;
    %load/vec4 v00000218db70fe40_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000218db70fe40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000218db70f260_0, 0;
T_38.15 ;
T_38.12 ;
    %jmp T_38.7;
T_38.5 ;
    %load/vec4 v00000218db70fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70f080_0, 0;
    %load/vec4 v00000218db70f4e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_38.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_38.19, 8;
T_38.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_38.19, 8;
 ; End of false expr.
    %blend;
T_38.19;
    %assign/vec4 v00000218db70f260_0, 0;
T_38.16 ;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00000218db69f6e0;
T_39 ;
    %end;
    .thread T_39;
    .scope S_00000218db69f6e0;
T_40 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db705240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db705060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db7068f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db705100_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v00000218db706350_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704ac0_0, 0;
    %load/vec4 v00000218db707890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v00000218db704480_0;
    %nor/r;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db704480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db704a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db705060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db7068f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db705100_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v00000218db704480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %load/vec4 v00000218db704f20_0;
    %load/vec4 v00000218db7068f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db705060_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db706350_0, 4, 5;
    %load/vec4 v00000218db705060_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_40.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db704ac0_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v00000218db705060_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000218db705060_0, 0;
    %load/vec4 v00000218db705100_0;
    %addi 16, 0, 32;
    %store/vec4 v00000218db706030_0, 0, 32;
    %load/vec4 v00000218db7068f0_0;
    %addi 3, 0, 32;
    %store/vec4 v00000218db706210_0, 0, 32;
    %load/vec4 v00000218db706030_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.9, 5;
    %load/vec4 v00000218db706030_0;
    %subi 256, 0, 32;
    %store/vec4 v00000218db706030_0, 0, 32;
    %load/vec4 v00000218db706210_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db706210_0, 0, 32;
T_40.9 ;
    %load/vec4 v00000218db706210_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v00000218db706210_0, 0, 32;
T_40.11 ;
    %load/vec4 v00000218db706030_0;
    %assign/vec4 v00000218db705100_0, 0;
    %load/vec4 v00000218db706210_0;
    %assign/vec4 v00000218db7068f0_0, 0;
T_40.8 ;
    %jmp T_40.6;
T_40.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704a20_0, 0;
T_40.6 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000218db710510;
T_41 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db7142e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v00000218db7135c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db714380_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v00000218db712440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70ee00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70f8a0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70f8a0_0, 0;
    %load/vec4 v00000218db7147e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.4, 9;
    %load/vec4 v00000218db70ee00_0;
    %nor/r;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70ee00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db714380_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v00000218db7135c0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v00000218db70ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %load/vec4 v00000218db7135c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db714380_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db712440_0, 4, 5;
    %load/vec4 v00000218db7135c0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v00000218db712760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000218db7135c0_0, 0;
    %load/vec4 v00000218db714380_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_41.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70ee00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70f8a0_0, 0;
    %jmp T_41.8;
T_41.7 ;
    %load/vec4 v00000218db714380_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000218db714380_0, 0;
T_41.8 ;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_00000218db69f870;
T_42 ;
    %end;
    .thread T_42;
    .scope S_00000218db69f870;
T_43 ;
    %wait E_00000218db6690a0;
    %load/vec4 v00000218db708050_0;
    %store/vec4 v00000218db708410_0, 0, 7;
    %load/vec4 v00000218db70d820_0;
    %load/vec4 v00000218db708190_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %load/vec4 v00000218db708050_0;
    %store/vec4 v00000218db708410_0, 0, 7;
    %jmp T_43.3;
T_43.0 ;
    %load/vec4 v00000218db708050_0;
    %addi 1, 0, 7;
    %store/vec4 v00000218db708410_0, 0, 7;
    %jmp T_43.3;
T_43.1 ;
    %load/vec4 v00000218db708050_0;
    %subi 1, 0, 7;
    %store/vec4 v00000218db708410_0, 0, 7;
    %jmp T_43.3;
T_43.3 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000218db69f870;
T_44 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db70c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db7080f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70cb00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db70e2c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db708c30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db708050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db709b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db709d10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db708b90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70cb00_0, 0;
    %load/vec4 v00000218db70d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v00000218db70e180_0;
    %load/vec4 v00000218db70e2c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db709db0, 0, 4;
    %load/vec4 v00000218db70e2c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db70e2c0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v00000218db70e2c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000218db70e2c0_0, 0;
T_44.5 ;
T_44.2 ;
    %load/vec4 v00000218db708190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v00000218db708c30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000218db709db0, 4;
    %assign/vec4 v00000218db7080f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70cb00_0, 0;
    %load/vec4 v00000218db708c30_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_44.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db708c30_0, 0;
    %jmp T_44.9;
T_44.8 ;
    %load/vec4 v00000218db708c30_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000218db708c30_0, 0;
T_44.9 ;
T_44.6 ;
    %load/vec4 v00000218db708410_0;
    %assign/vec4 v00000218db708050_0, 0;
    %load/vec4 v00000218db708410_0;
    %assign/vec4 v00000218db708b90_0, 0;
    %load/vec4 v00000218db708410_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db709b30_0, 0;
    %load/vec4 v00000218db708410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db709d10_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00000218db69f550;
T_45 ;
    %end;
    .thread T_45;
    .scope S_00000218db69f550;
T_46 ;
    %wait E_00000218db668d20;
    %load/vec4 v00000218db7063f0_0;
    %store/vec4 v00000218db706d50_0, 0, 8;
    %load/vec4 v00000218db707250_0;
    %load/vec4 v00000218db707cf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v00000218db7063f0_0;
    %store/vec4 v00000218db706d50_0, 0, 8;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v00000218db7063f0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000218db706d50_0, 0, 8;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v00000218db7063f0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000218db706d50_0, 0, 8;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000218db69f550;
T_47 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db7065d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db707a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db707bb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db707c50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db7072f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db7063f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7060d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db707930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db707430_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db707bb0_0, 0;
    %load/vec4 v00000218db707250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v00000218db707b10_0;
    %load/vec4 v00000218db707c50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db7079d0, 0, 4;
    %load/vec4 v00000218db707c50_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_47.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db707c50_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v00000218db707c50_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000218db707c50_0, 0;
T_47.5 ;
T_47.2 ;
    %load/vec4 v00000218db707cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %load/vec4 v00000218db7072f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000218db7079d0, 4;
    %assign/vec4 v00000218db707a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db707bb0_0, 0;
    %load/vec4 v00000218db7072f0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_47.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db7072f0_0, 0;
    %jmp T_47.9;
T_47.8 ;
    %load/vec4 v00000218db7072f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000218db7072f0_0, 0;
T_47.9 ;
T_47.6 ;
    %load/vec4 v00000218db706d50_0;
    %assign/vec4 v00000218db7063f0_0, 0;
    %load/vec4 v00000218db706d50_0;
    %assign/vec4 v00000218db707430_0, 0;
    %load/vec4 v00000218db706d50_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db7060d0_0, 0;
    %load/vec4 v00000218db706d50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db707930_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_00000218db69f230;
T_48 ;
    %vpi_call/w 13 25 "$readmemh", "src/layers/hex_data/layer1_gen_weights.hex", v00000218db70b6b0 {0 0 0};
    %vpi_call/w 13 26 "$readmemh", "src/layers/hex_data/layer1_gen_bias.hex", v00000218db70b250 {0 0 0};
    %end;
    .thread T_48;
    .scope S_00000218db69f230;
T_49 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db70ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db70bd90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db70a990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db707110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db7071b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db707570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70b890_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v00000218db70aa30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.4, 9;
    %load/vec4 v00000218db707570_0;
    %nor/r;
    %and;
T_49.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db70bd90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db70a990_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db70b250, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db7071b0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db70b250, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db707110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db707570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70b890_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v00000218db707570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.5, 8;
    %load/vec4 v00000218db70afd0_0;
    %assign/vec4 v00000218db707110_0, 0;
    %load/vec4 v00000218db70a990_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_49.7, 4;
    %load/vec4 v00000218db70afd0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db70bd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db70bcf0_0, 4, 5;
    %load/vec4 v00000218db70bd90_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_49.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db707570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70b890_0, 0;
    %jmp T_49.10;
T_49.9 ;
    %load/vec4 v00000218db70bd90_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db70bd90_0, 0;
    %load/vec4 v00000218db70bd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db70b250, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db7071b0_0, 0;
    %load/vec4 v00000218db70bd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db70b250, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db707110_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db70a990_0, 0;
T_49.10 ;
    %jmp T_49.8;
T_49.7 ;
    %load/vec4 v00000218db70a990_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000218db70a990_0, 0;
T_49.8 ;
    %jmp T_49.6;
T_49.5 ;
    %load/vec4 v00000218db70b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70b890_0, 0;
T_49.11 ;
T_49.6 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_00000218db69fd20;
T_50 ;
    %vpi_call/w 14 25 "$readmemh", "src/layers/hex_data/Generator_Layer2_Weights_All.hex", v00000218db709090 {0 0 0};
    %vpi_call/w 14 26 "$readmemh", "src/layers/hex_data/Generator_Layer2_Biases_All.hex", v00000218db708d70 {0 0 0};
    %end;
    .thread T_50;
    .scope S_00000218db69fd20;
T_51 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db709810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db708690_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db7094f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db70b110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db70b1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db708550_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v00000218db708230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.4, 9;
    %load/vec4 v00000218db70b610_0;
    %nor/r;
    %and;
T_51.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db708690_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db7094f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db708d70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70b1b0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db708d70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70b110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db708550_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v00000218db70b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.5, 8;
    %load/vec4 v00000218db709ef0_0;
    %assign/vec4 v00000218db70b110_0, 0;
    %load/vec4 v00000218db7094f0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_51.7, 4;
    %load/vec4 v00000218db709ef0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db708690_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db709270_0, 4, 5;
    %load/vec4 v00000218db708690_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_51.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70b610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db708550_0, 0;
    %jmp T_51.10;
T_51.9 ;
    %load/vec4 v00000218db708690_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db708690_0, 0;
    %load/vec4 v00000218db708690_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db708d70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70b1b0_0, 0;
    %load/vec4 v00000218db708690_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db708d70, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70b110_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db7094f0_0, 0;
T_51.10 ;
    %jmp T_51.8;
T_51.7 ;
    %load/vec4 v00000218db7094f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db7094f0_0, 0;
T_51.8 ;
    %jmp T_51.6;
T_51.5 ;
    %load/vec4 v00000218db708550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db708550_0, 0;
T_51.11 ;
T_51.6 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_00000218db69fb90;
T_52 ;
    %vpi_call/w 15 25 "$readmemh", "src/layers/hex_data/Generator_Layer3_Weights_All.hex", v00000218db70a710 {0 0 0};
    %vpi_call/w 15 26 "$readmemh", "src/layers/hex_data/Generator_Layer3_Biases_All.hex", v00000218db708370 {0 0 0};
    %end;
    .thread T_52;
    .scope S_00000218db69fb90;
T_53 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db70a670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db709a90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db7099f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db70a5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db70a170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7091d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70a3f0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000218db708a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.4, 9;
    %load/vec4 v00000218db7091d0_0;
    %nor/r;
    %and;
T_53.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db709a90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db7099f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db708370, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70a170_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db708370, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70a5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7091d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70a3f0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v00000218db7091d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.5, 8;
    %load/vec4 v00000218db709630_0;
    %assign/vec4 v00000218db70a5d0_0, 0;
    %load/vec4 v00000218db7099f0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_53.7, 4;
    %load/vec4 v00000218db709630_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db709a90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db7089b0_0, 4, 5;
    %load/vec4 v00000218db709a90_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_53.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7091d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70a3f0_0, 0;
    %jmp T_53.10;
T_53.9 ;
    %load/vec4 v00000218db709a90_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db709a90_0, 0;
    %load/vec4 v00000218db709a90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db708370, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70a170_0, 0;
    %load/vec4 v00000218db709a90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db708370, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db70a5d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db7099f0_0, 0;
T_53.10 ;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v00000218db7099f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db7099f0_0, 0;
T_53.8 ;
    %jmp T_53.6;
T_53.5 ;
    %load/vec4 v00000218db70a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70a3f0_0, 0;
T_53.11 ;
T_53.6 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_00000218db69f0a0;
T_54 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db70d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70da00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70e540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70e360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70c6a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db70e5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db70d140_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v00000218db70cf60_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70da00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70e540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70e360_0, 0;
    %load/vec4 v00000218db70e680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
    %jmp T_54.10;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %load/vec4 v00000218db70c060_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_54.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v00000218db70c420_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_54.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.13, 9;
    %load/vec4 v00000218db70e220_0;
    %and;
T_54.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db70e5e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
T_54.11 ;
    %jmp T_54.10;
T_54.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %load/vec4 v00000218db70c600_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.17, 9;
    %load/vec4 v00000218db70e5e0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_54.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70e0e0_0, 0;
T_54.15 ;
    %load/vec4 v00000218db70d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.18, 8;
    %load/vec4 v00000218db70cce0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db70e5e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db70cf60_0, 4, 5;
    %load/vec4 v00000218db70e5e0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_54.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70da00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
    %jmp T_54.21;
T_54.20 ;
    %load/vec4 v00000218db70e5e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000218db70e5e0_0, 0;
T_54.21 ;
T_54.18 ;
    %jmp T_54.10;
T_54.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %load/vec4 v00000218db70dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70db40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
T_54.22 ;
    %jmp T_54.10;
T_54.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %load/vec4 v00000218db70ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70e540_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
T_54.24 ;
    %jmp T_54.10;
T_54.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %load/vec4 v00000218db70de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db70d140_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
T_54.26 ;
    %jmp T_54.10;
T_54.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %load/vec4 v00000218db70d000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70c6a0_0, 0;
    %load/vec4 v00000218db70c4c0_0;
    %load/vec4 v00000218db70d140_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v00000218db70e4a0_0, 0;
    %load/vec4 v00000218db70d140_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_54.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
    %jmp T_54.31;
T_54.30 ;
    %load/vec4 v00000218db70d140_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db70d140_0, 0;
T_54.31 ;
T_54.28 ;
    %jmp T_54.10;
T_54.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db70daa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db70e360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db70e680_0, 0;
    %jmp T_54.10;
T_54.10 ;
    %pop/vec4 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_00000218db711c80;
T_55 ;
    %wait E_00000218db669060;
    %load/vec4 v00000218db712580_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_55.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000218db712f80_0, 0, 16;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v00000218db712580_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_55.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000218db712f80_0, 0, 16;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v00000218db7130c0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_55.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000218db712f80_0, 0, 16;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v00000218db7130c0_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_55.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000218db712f80_0, 0, 16;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v00000218db7130c0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000218db712f80_0, 0, 16;
T_55.7 ;
T_55.5 ;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000218db7114b0;
T_56 ;
    %end;
    .thread T_56;
    .scope S_00000218db7114b0;
T_57 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db712a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7128a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7126c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db714600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db7121c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db7129e0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v00000218db712800_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713160_0, 0;
    %load/vec4 v00000218db713200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.4, 9;
    %load/vec4 v00000218db713ac0_0;
    %nor/r;
    %and;
T_57.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7128a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db7121c0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000218db714600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7126c0_0, 0;
    %load/vec4 v00000218db714560_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v00000218db7129e0_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v00000218db713ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.5, 8;
    %load/vec4 v00000218db7128a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.7, 8;
    %load/vec4 v00000218db712260_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db7121c0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v00000218db712800_0, 4, 5;
    %load/vec4 v00000218db7121c0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_57.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7128a0_0, 0;
    %jmp T_57.10;
T_57.9 ;
    %load/vec4 v00000218db7121c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db7121c0_0, 0;
T_57.10 ;
    %jmp T_57.8;
T_57.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7128a0_0, 0;
T_57.8 ;
    %load/vec4 v00000218db7126c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.13, 9;
    %load/vec4 v00000218db7128a0_0;
    %and;
T_57.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.11, 8;
    %load/vec4 v00000218db714560_0;
    %load/vec4 v00000218db714600_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v00000218db7129e0_0, 0;
    %load/vec4 v00000218db714600_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7126c0_0, 0;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v00000218db714600_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db714600_0, 0;
T_57.15 ;
T_57.11 ;
    %jmp T_57.6;
T_57.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713a20_0, 0;
T_57.6 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_00000218db7117d0;
T_58 ;
    %end;
    .thread T_58;
    .scope S_00000218db7117d0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db712080_0, 0, 32;
T_59.0 ;
    %load/vec4 v00000218db712080_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_59.1, 5;
    %load/vec4 v00000218db712080_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v00000218db712080_0;
    %store/vec4a v00000218db7138e0, 4, 0;
    %load/vec4 v00000218db712080_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db712080_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %end;
    .thread T_59;
    .scope S_00000218db7117d0;
T_60 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db714420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v00000218db713020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db712ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7141a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db712b20_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v00000218db7124e0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db712ee0_0, 0;
    %load/vec4 v00000218db712d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.4, 9;
    %load/vec4 v00000218db7141a0_0;
    %nor/r;
    %and;
T_60.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7141a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db712b20_0, 0;
    %load/vec4 v00000218db7144c0_0;
    %assign/vec4 v00000218db7124e0_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v00000218db7141a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.5, 8;
    %load/vec4 v00000218db7124e0_0;
    %load/vec4 v00000218db712b20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000218db7138e0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db712b20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db713020_0, 4, 5;
    %load/vec4 v00000218db712b20_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_60.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7141a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db712ee0_0, 0;
    %jmp T_60.8;
T_60.7 ;
    %load/vec4 v00000218db712b20_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db712b20_0, 0;
T_60.8 ;
    %jmp T_60.6;
T_60.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714240_0, 0;
T_60.6 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_00000218db7101f0;
T_61 ;
    %end;
    .thread T_61;
    .scope S_00000218db7101f0;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218db7133e0_0, 0, 32;
T_62.0 ;
    %load/vec4 v00000218db7133e0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_62.1, 5;
    %load/vec4 v00000218db7133e0_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v00000218db7133e0_0;
    %store/vec4a v00000218db713520, 4, 0;
    %load/vec4 v00000218db7133e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218db7133e0_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
    .scope S_00000218db7101f0;
T_63 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db713de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v00000218db713e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713480_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000218db712300_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v00000218db713c00_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714740_0, 0;
    %load/vec4 v00000218db713660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.4, 9;
    %load/vec4 v00000218db713480_0;
    %nor/r;
    %and;
T_63.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714100_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000218db712300_0, 0;
    %load/vec4 v00000218db713700_0;
    %assign/vec4 v00000218db713c00_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v00000218db713480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.5, 8;
    %load/vec4 v00000218db713c00_0;
    %load/vec4 v00000218db712300_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000218db713520, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db712300_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db713e80_0, 4, 5;
    %load/vec4 v00000218db712300_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_63.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714740_0, 0;
    %jmp T_63.8;
T_63.7 ;
    %load/vec4 v00000218db712300_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000218db712300_0, 0;
T_63.8 ;
    %jmp T_63.6;
T_63.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714100_0, 0;
T_63.6 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_00000218db3678d0;
T_64 ;
    %end;
    .thread T_64;
    .scope S_00000218db3678d0;
T_65 ;
    %wait E_00000218db669120;
    %load/vec4 v00000218db69ead0_0;
    %store/vec4 v00000218db69dc70_0, 0, 9;
    %load/vec4 v00000218db69d1d0_0;
    %load/vec4 v00000218db69d090_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %load/vec4 v00000218db69ead0_0;
    %store/vec4 v00000218db69dc70_0, 0, 9;
    %jmp T_65.3;
T_65.0 ;
    %load/vec4 v00000218db69ead0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000218db69dc70_0, 0, 9;
    %jmp T_65.3;
T_65.1 ;
    %load/vec4 v00000218db69ead0_0;
    %subi 1, 0, 9;
    %store/vec4 v00000218db69dc70_0, 0, 9;
    %jmp T_65.3;
T_65.3 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_00000218db3678d0;
T_66 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db69d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db69e0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69e5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db69d270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db69ecb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db69ead0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69e850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db69e7b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db69de50_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69e5d0_0, 0;
    %load/vec4 v00000218db69d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v00000218db69eb70_0;
    %load/vec4 v00000218db69d270_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db69e530, 0, 4;
    %load/vec4 v00000218db69d270_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_66.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db69d270_0, 0;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v00000218db69d270_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db69d270_0, 0;
T_66.5 ;
T_66.2 ;
    %load/vec4 v00000218db69d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %load/vec4 v00000218db69ecb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000218db69e530, 4;
    %assign/vec4 v00000218db69e0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db69e5d0_0, 0;
    %load/vec4 v00000218db69ecb0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_66.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db69ecb0_0, 0;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v00000218db69ecb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db69ecb0_0, 0;
T_66.9 ;
T_66.6 ;
    %load/vec4 v00000218db69dc70_0;
    %assign/vec4 v00000218db69ead0_0, 0;
    %load/vec4 v00000218db69dc70_0;
    %assign/vec4 v00000218db69de50_0, 0;
    %load/vec4 v00000218db69dc70_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db69e850_0, 0;
    %load/vec4 v00000218db69dc70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db69e7b0_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_00000218db69f3c0;
T_67 ;
    %end;
    .thread T_67;
    .scope S_00000218db69f3c0;
T_68 ;
    %wait E_00000218db668de0;
    %load/vec4 v00000218db69d590_0;
    %store/vec4 v00000218db69e030_0, 0, 3;
    %load/vec4 v00000218db69d9f0_0;
    %load/vec4 v00000218db69d770_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %load/vec4 v00000218db69d590_0;
    %store/vec4 v00000218db69e030_0, 0, 3;
    %jmp T_68.3;
T_68.0 ;
    %load/vec4 v00000218db69d590_0;
    %addi 1, 0, 3;
    %store/vec4 v00000218db69e030_0, 0, 3;
    %jmp T_68.3;
T_68.1 ;
    %load/vec4 v00000218db69d590_0;
    %subi 1, 0, 3;
    %store/vec4 v00000218db69e030_0, 0, 3;
    %jmp T_68.3;
T_68.3 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00000218db69f3c0;
T_69 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db69e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db69e210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69ed50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db704840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db69e350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db69d590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69d4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db69d450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db69d630_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69ed50_0, 0;
    %load/vec4 v00000218db69d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v00000218db69d950_0;
    %load/vec4 v00000218db704840_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db69ec10, 0, 4;
    %load/vec4 v00000218db704840_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_69.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db704840_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v00000218db704840_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000218db704840_0, 0;
T_69.5 ;
T_69.2 ;
    %load/vec4 v00000218db69d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %load/vec4 v00000218db69e350_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000218db69ec10, 4;
    %assign/vec4 v00000218db69e210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db69ed50_0, 0;
    %load/vec4 v00000218db69e350_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_69.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000218db69e350_0, 0;
    %jmp T_69.9;
T_69.8 ;
    %load/vec4 v00000218db69e350_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000218db69e350_0, 0;
T_69.9 ;
T_69.6 ;
    %load/vec4 v00000218db69e030_0;
    %assign/vec4 v00000218db69d590_0, 0;
    %load/vec4 v00000218db69e030_0;
    %assign/vec4 v00000218db69d630_0, 0;
    %load/vec4 v00000218db69e030_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db69d4f0_0, 0;
    %load/vec4 v00000218db69e030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000218db69d450_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_00000218db38aea0;
T_70 ;
    %vpi_call/w 6 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v00000218db59a9c0 {0 0 0};
    %vpi_call/w 6 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v00000218db599480 {0 0 0};
    %end;
    .thread T_70;
    .scope S_00000218db38aea0;
T_71 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db5c2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db5993e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db599340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db59a600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db599d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db5992a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db59a240_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v00000218db5c3be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.4, 9;
    %load/vec4 v00000218db5992a0_0;
    %nor/r;
    %and;
T_71.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db5993e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db599340_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db599480, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db599d40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db599480, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db59a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db5992a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db59a240_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v00000218db5992a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.5, 8;
    %load/vec4 v00000218db59a2e0_0;
    %assign/vec4 v00000218db59a600_0, 0;
    %load/vec4 v00000218db599340_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_71.7, 4;
    %load/vec4 v00000218db59a2e0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db5993e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db599f20_0, 4, 5;
    %load/vec4 v00000218db5993e0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_71.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db5992a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db59a240_0, 0;
    %jmp T_71.10;
T_71.9 ;
    %load/vec4 v00000218db5993e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db5993e0_0, 0;
    %load/vec4 v00000218db5993e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db599480, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db599d40_0, 0;
    %load/vec4 v00000218db5993e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db599480, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db59a600_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db599340_0, 0;
T_71.10 ;
    %jmp T_71.8;
T_71.7 ;
    %load/vec4 v00000218db599340_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db599340_0, 0;
T_71.8 ;
    %jmp T_71.6;
T_71.5 ;
    %load/vec4 v00000218db59a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db59a240_0, 0;
T_71.11 ;
T_71.6 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_00000218db3b57a0;
T_72 ;
    %vpi_call/w 7 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v00000218db65a660 {0 0 0};
    %vpi_call/w 7 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v00000218db65afc0 {0 0 0};
    %end;
    .thread T_72;
    .scope S_00000218db3b57a0;
T_73 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db65b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db65a980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db65a8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db659bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db659800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65a840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65a2a0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v00000218db65ac00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v00000218db65a840_0;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000218db65a980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db65a8e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65afc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db659800_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65afc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db659bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db65a840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65a2a0_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v00000218db65a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.5, 8;
    %load/vec4 v00000218db65ab60_0;
    %assign/vec4 v00000218db659bc0_0, 0;
    %load/vec4 v00000218db65a8e0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_73.7, 4;
    %load/vec4 v00000218db65ab60_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db65a980_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db65a520_0, 4, 5;
    %load/vec4 v00000218db65a980_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_73.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65a840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db65a2a0_0, 0;
    %jmp T_73.10;
T_73.9 ;
    %load/vec4 v00000218db65a980_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000218db65a980_0, 0;
    %load/vec4 v00000218db65a980_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db65afc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db659800_0, 0;
    %load/vec4 v00000218db65a980_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000218db65afc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000218db659bc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db65a8e0_0, 0;
T_73.10 ;
    %jmp T_73.8;
T_73.7 ;
    %load/vec4 v00000218db65a8e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db65a8e0_0, 0;
T_73.8 ;
    %jmp T_73.6;
T_73.5 ;
    %load/vec4 v00000218db65a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65a2a0_0, 0;
T_73.11 ;
T_73.6 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_00000218db703e40;
T_74 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db65b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db659b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65a3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65aca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65a020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65ad40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db659940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65ae80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db65af20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000218db69da90_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v00000218db65a0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
    %load/vec4 v00000218db659d00_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b560, 0, 4;
    %load/vec4 v00000218db659e40_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b100, 0, 4;
T_74.2 ;
    %load/vec4 v00000218db65a0c0_0;
    %assign/vec4 v00000218db659b20_0, 0;
    %load/vec4 v00000218db659b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b560, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b100, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659c60, 0, 4;
T_74.4 ;
    %load/vec4 v00000218db659b20_0;
    %assign/vec4 v00000218db65b060_0, 0;
    %load/vec4 v00000218db65b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659c60, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b600, 0, 4;
T_74.6 ;
    %load/vec4 v00000218db65b060_0;
    %assign/vec4 v00000218db65a3e0_0, 0;
    %load/vec4 v00000218db65a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b600, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db65b6a0, 0, 4;
T_74.8 ;
    %load/vec4 v00000218db65a3e0_0;
    %assign/vec4 v00000218db65aca0_0, 0;
    %load/vec4 v00000218db65aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659ee0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659ee0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659ee0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db65b6a0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db659ee0, 0, 4;
T_74.10 ;
    %load/vec4 v00000218db65aca0_0;
    %assign/vec4 v00000218db65a020_0, 0;
    %load/vec4 v00000218db65a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659ee0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659ee0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db6599e0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659ee0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db659ee0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000218db6599e0, 0, 4;
T_74.12 ;
    %load/vec4 v00000218db65a020_0;
    %assign/vec4 v00000218db65ad40_0, 0;
    %load/vec4 v00000218db65ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db6599e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000218db6599e0, 4;
    %add;
    %load/vec4 v00000218db65aa20_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v00000218db69da90_0, 0;
T_74.14 ;
    %load/vec4 v00000218db65ad40_0;
    %assign/vec4 v00000218db659940_0, 0;
    %load/vec4 v00000218db659940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.16, 8;
    %load/vec4 v00000218db69da90_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v00000218db65af20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db65ae80_0, 0;
    %jmp T_74.17;
T_74.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db65ae80_0, 0;
T_74.17 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000218db703cb0;
T_75 ;
    %vpi_call/w 8 31 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v00000218db69e670 {0 0 0};
    %vpi_call/w 8 32 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v00000218db69edf0 {0 0 0};
    %end;
    .thread T_75;
    .scope S_00000218db703cb0;
T_76 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db69dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db69e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69d810_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v00000218db69ee90_0;
    %assign/vec4 v00000218db69d810_0, 0;
    %load/vec4 v00000218db69ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v00000218db69e490_0;
    %assign/vec4 v00000218db69e710_0, 0;
    %load/vec4 v00000218db69e490_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_76.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db69ddb0_0, 0;
    %jmp T_76.5;
T_76.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db69ddb0_0, 0;
T_76.5 ;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_00000218db358670;
T_77 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db705e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7048e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7043e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705880_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db704b60_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v00000218db705ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704e80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db704200_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7048e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db704fc0_0, 0;
    %load/vec4 v00000218db705c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
    %jmp T_77.10;
T_77.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %load/vec4 v00000218db705600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v00000218db704520_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_77.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.13, 9;
    %load/vec4 v00000218db704020_0;
    %nor/r;
    %and;
T_77.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db704b60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
T_77.11 ;
    %jmp T_77.10;
T_77.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %load/vec4 v00000218db705ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.17, 9;
    %load/vec4 v00000218db704b60_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_77.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705880_0, 0;
T_77.15 ;
    %load/vec4 v00000218db7047a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.18, 8;
    %load/vec4 v00000218db7042a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db704b60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db705ba0_0, 4, 5;
    %load/vec4 v00000218db704b60_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_77.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7048e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
    %jmp T_77.21;
T_77.20 ;
    %load/vec4 v00000218db704b60_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db704b60_0, 0;
T_77.21 ;
T_77.18 ;
    %jmp T_77.10;
T_77.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %load/vec4 v00000218db704ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db704980_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
T_77.22 ;
    %jmp T_77.10;
T_77.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %load/vec4 v00000218db7057e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705b00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
T_77.24 ;
    %jmp T_77.10;
T_77.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %load/vec4 v00000218db705380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.26, 8;
    %load/vec4 v00000218db704660_0;
    %assign/vec4 v00000218db7043e0_0, 0;
    %load/vec4 v00000218db7054c0_0;
    %assign/vec4 v00000218db704200_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
T_77.26 ;
    %jmp T_77.10;
T_77.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %load/vec4 v00000218db704020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db704e80_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
T_77.28 ;
    %jmp T_77.10;
T_77.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db705ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db704fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db705c40_0, 0;
    %jmp T_77.10;
T_77.10 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_00000218db37e320;
T_78 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db716c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db717850_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v00000218db715320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db717850_0, 0;
T_78.2 ;
    %load/vec4 v00000218db715280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db717850_0, 0;
T_78.4 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_00000218db37e320;
T_79 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db716c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7177b0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716e50_0, 0;
    %load/vec4 v00000218db716770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v00000218db7177b0_0;
    %nor/r;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v00000218db7169f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db716e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7177b0_0, 0;
T_79.5 ;
T_79.2 ;
    %load/vec4 v00000218db716f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db716810_0, 0;
T_79.7 ;
    %load/vec4 v00000218db714060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7177b0_0, 0;
T_79.9 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_00000218db37e320;
T_80 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db716c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7186b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db716270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7170d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7184d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db718570_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7186b0_0, 0;
    %load/vec4 v00000218db717df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7170d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7184d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000218db718570_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v00000218db7170d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v00000218db718390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7186b0_0, 0;
    %load/vec4 v00000218db716950_0;
    %load/vec4 v00000218db718570_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v00000218db716270_0, 0;
    %load/vec4 v00000218db718570_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_80.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7170d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7184d0_0, 0;
    %jmp T_80.9;
T_80.8 ;
    %load/vec4 v00000218db718570_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000218db718570_0, 0;
T_80.9 ;
T_80.6 ;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v00000218db7168b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7184d0_0, 0;
T_80.10 ;
T_80.5 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_00000218db37e320;
T_81 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db716c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7182f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db718430_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v00000218db716450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716770_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716630_0, 0;
    %load/vec4 v00000218db717e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7182f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218db718430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716770_0, 0;
T_81.2 ;
    %load/vec4 v00000218db7182f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.6, 9;
    %load/vec4 v00000218db716b30_0;
    %nor/r;
    %and;
T_81.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db716630_0, 0;
T_81.4 ;
    %load/vec4 v00000218db7187f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.7, 8;
    %load/vec4 v00000218db716db0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000218db718430_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000218db716450_0, 4, 5;
    %load/vec4 v00000218db718430_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_81.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7182f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db716770_0, 0;
    %jmp T_81.10;
T_81.9 ;
    %load/vec4 v00000218db718430_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000218db718430_0, 0;
T_81.10 ;
T_81.7 ;
    %load/vec4 v00000218db714060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716770_0, 0;
T_81.11 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_00000218db37e320;
T_82 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db716c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db715b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715e60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db714e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714d80_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715a00_0, 0;
    %load/vec4 v00000218db715be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715e60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db714e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714d80_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v00000218db715d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db715e60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000218db714e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714d80_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v00000218db714a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %load/vec4 v00000218db714880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db715a00_0, 0;
    %load/vec4 v00000218db715e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.10, 8;
    %load/vec4 v00000218db717cb0_0;
    %load/vec4 v00000218db714e20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_82.11, 8;
T_82.10 ; End of true expr.
    %load/vec4 v00000218db7150a0_0;
    %load/vec4 v00000218db714e20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_82.11, 8;
 ; End of false expr.
    %blend;
T_82.11;
    %assign/vec4 v00000218db715b40_0, 0;
    %load/vec4 v00000218db714e20_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_82.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714d80_0, 0;
    %jmp T_82.13;
T_82.12 ;
    %load/vec4 v00000218db714e20_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000218db714e20_0, 0;
T_82.13 ;
T_82.8 ;
    %jmp T_82.7;
T_82.6 ;
    %load/vec4 v00000218db714d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.16, 9;
    %load/vec4 v00000218db7155a0_0;
    %and;
T_82.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714d80_0, 0;
T_82.14 ;
T_82.7 ;
T_82.5 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_00000218db37e320;
T_83 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db716c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7153c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db717030_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714ce0_0, 0;
    %load/vec4 v00000218db714f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v00000218db715dc0_0;
    %assign/vec4 v00000218db717030_0, 0;
    %load/vec4 v00000218db715aa0_0;
    %assign/vec4 v00000218db714c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7153c0_0, 0;
T_83.2 ;
    %load/vec4 v00000218db7153c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.6, 9;
    %load/vec4 v00000218db7158c0_0;
    %nor/r;
    %and;
T_83.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714ce0_0, 0;
T_83.4 ;
    %load/vec4 v00000218db7149c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.7, 8;
    %load/vec4 v00000218db714c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.9, 8;
    %load/vec4 v00000218db715c80_0;
    %assign/vec4 v00000218db715500_0, 0;
    %load/vec4 v00000218db717030_0;
    %assign/vec4 v00000218db7156e0_0, 0;
    %jmp T_83.10;
T_83.9 ;
    %load/vec4 v00000218db715c80_0;
    %assign/vec4 v00000218db714ba0_0, 0;
    %load/vec4 v00000218db717030_0;
    %assign/vec4 v00000218db714b00_0, 0;
T_83.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7153c0_0, 0;
T_83.7 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_00000218db37e320;
T_84 ;
    %wait E_00000218db668e60;
    %load/vec4 v00000218db716c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v00000218db715140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7151e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7168b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7155a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db714ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000218db715500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7156e0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v00000218db716310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db717170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7164f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db718610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db717530_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7151e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db716130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7168b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7155a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db718610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714920_0, 0;
    %load/vec4 v00000218db7178f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v00000218db7175d0_0;
    %assign/vec4 v00000218db716310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db717170_0, 0;
T_84.2 ;
    %load/vec4 v00000218db714060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db714ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db717530_0, 0;
T_84.4 ;
    %load/vec4 v00000218db716bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_84.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_84.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_84.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_84.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_84.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_84.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_84.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_84.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
    %jmp T_84.15;
T_84.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db717490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.18, 9;
    %load/vec4 v00000218db716ef0_0;
    %and;
T_84.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db717990_0;
    %assign/vec4 v00000218db715140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7151e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db717170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db716130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db715320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7164f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.16 ;
    %jmp T_84.15;
T_84.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db7184d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v00000218db7166d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_84.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.21, 9;
    %load/vec4 v00000218db716b30_0;
    %and;
T_84.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7168b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.19 ;
    %jmp T_84.15;
T_84.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db716810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.23, 8;
    %load/vec4 v00000218db714ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.27, 9;
    %load/vec4 v00000218db715960_0;
    %nor/r;
    %and;
T_84.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714ec0_0, 0;
T_84.25 ;
    %load/vec4 v00000218db717530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.30, 9;
    %load/vec4 v00000218db7173f0_0;
    %nor/r;
    %and;
T_84.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db718610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db717530_0, 0;
T_84.28 ;
    %load/vec4 v00000218db715f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.33, 9;
    %load/vec4 v00000218db7178f0_0;
    %and;
T_84.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db715be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db714060_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.31 ;
T_84.23 ;
    %jmp T_84.15;
T_84.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db714d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v00000218db715780_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_84.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7155a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db715aa0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.34 ;
    %jmp T_84.15;
T_84.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db714f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db7164f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.37 ;
    %jmp T_84.15;
T_84.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db7164f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.41, 9;
    %load/vec4 v00000218db717850_0;
    %and;
T_84.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db715d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7164f0_0, 0;
T_84.39 ;
    %load/vec4 v00000218db7164f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.45, 10;
    %load/vec4 v00000218db714d80_0;
    %and;
T_84.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v00000218db715780_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_84.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db7155a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db715aa0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.42 ;
    %jmp T_84.15;
T_84.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %load/vec4 v00000218db714f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.46 ;
    %jmp T_84.15;
T_84.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db713f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218db715000_0, 0;
    %load/vec4 v00000218db717490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000218db716bd0_0, 0;
T_84.48 ;
    %jmp T_84.15;
T_84.15 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_00000218db522320;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db71f1e0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_00000218db522320;
T_86 ;
    %delay 5000, 0;
    %load/vec4 v00000218db71f1e0_0;
    %inv;
    %store/vec4 v00000218db71f1e0_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_00000218db522320;
T_87 ;
    %vpi_call/w 3 88 "$dumpfile", "vcd/gan_serial_tb.vcd" {0 0 0};
    %vpi_call/w 3 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000218db522320 {0 0 0};
    %end;
    .thread T_87;
    .scope S_00000218db522320;
T_88 ;
    %alloc S_00000218db711190;
    %fork TD_gan_serial_tb.load_golden, S_00000218db711190;
    %join;
    %free S_00000218db711190;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db7204a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000218db720ea0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000218db7216c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db71fd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db71ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db71f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720b80_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000218db71f0a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db721260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db721080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db71f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db720f40_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_88.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_88.1, 5;
    %jmp/1 T_88.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000218db6692a0;
    %jmp T_88.0;
T_88.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db721080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db71f280_0, 0, 1;
    %alloc S_00000218db711960;
    %fork TD_gan_serial_tb.smoke_pixel_loader, S_00000218db711960;
    %join;
    %free S_00000218db711960;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218db721080_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_88.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_88.3, 5;
    %jmp/1 T_88.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000218db6692a0;
    %jmp T_88.2;
T_88.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db721080_0, 0, 1;
    %alloc S_00000218db711af0;
    %fork TD_gan_serial_tb.preload_frame_for_datapath, S_00000218db711af0;
    %join;
    %free S_00000218db711af0;
T_88.4 ;
    %load/vec4 v00000218db7184d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_88.5, 6;
    %wait E_00000218db669460;
    %jmp T_88.4;
T_88.5 ;
    %alloc S_00000218db3938a0;
    %pushi/str "Seed LFSR bank";
    %store/str v00000218db5ff5d0_0;
    %load/vec4 v00000218db716950_0;
    %store/vec4 v00000218db5ff490_0, 0, 1024;
    %fork TD_gan_serial_tb.compare_seed_flat, S_00000218db3938a0;
    %join;
    %free S_00000218db3938a0;
T_88.6 ;
    %load/vec4 v00000218db716770_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_88.7, 6;
    %wait E_00000218db669720;
    %jmp T_88.6;
T_88.7 ;
    %delay 1000, 0;
    %alloc S_00000218db59beb0;
    %pushi/str "Generator layer3 features";
    %store/str v00000218db5fe1d0_0;
    %load/vec4 v00000218db716450_0;
    %store/vec4 v00000218db5fe450_0, 0, 2048;
    %fork TD_gan_serial_tb.compare_gen_features_flat, S_00000218db59beb0;
    %join;
    %free S_00000218db59beb0;
T_88.8 ;
    %load/vec4 v00000218db716810_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_88.9, 6;
    %wait E_00000218db669660;
    %jmp T_88.8;
T_88.9 ;
    %delay 1000, 0;
    %alloc S_00000218db393a30;
    %pushi/str "Vector sigmoid output";
    %store/str v00000218db5fee50_0;
    %load/vec4 v00000218db717d50_0;
    %store/vec4 v00000218db5fed10_0, 0, 2048;
    %fork TD_gan_serial_tb.compare_sigmoid_flat, S_00000218db393a30;
    %join;
    %free S_00000218db393a30;
T_88.10 ;
    %load/vec4 v00000218db715f00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_88.11, 6;
    %wait E_00000218db668b60;
    %jmp T_88.10;
T_88.11 ;
    %delay 1000, 0;
    %alloc S_00000218db5ced80;
    %pushi/str "Vector expander output";
    %store/str v00000218db5fef90_0;
    %load/vec4 v00000218db7150a0_0;
    %store/vec4 v00000218db5ff710_0, 0, 4096;
    %fork TD_gan_serial_tb.compare_fake_disc_flat, S_00000218db5ced80;
    %join;
    %free S_00000218db5ced80;
T_88.12 ;
    %load/vec4 v00000218db7178f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_88.13, 6;
    %wait E_00000218db669620;
    %jmp T_88.12;
T_88.13 ;
    %delay 1000, 0;
    %alloc S_00000218db5ccb40;
    %pushi/str "Vector upsampler output";
    %store/str v00000218db5febd0_0;
    %load/vec4 v00000218db7175d0_0;
    %store/vec4 v00000218db5ff2b0_0, 0, 12544;
    %fork TD_gan_serial_tb.compare_fake_frame_flat, S_00000218db5ccb40;
    %join;
    %free S_00000218db5ccb40;
T_88.14 ;
    %load/vec4 v00000218db717850_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_88.15, 6;
    %wait E_00000218db668aa0;
    %jmp T_88.14;
T_88.15 ;
    %delay 1000, 0;
    %alloc S_00000218db3a26c0;
    %pushi/str "Frame sampler output";
    %store/str v00000218db5fe810_0;
    %load/vec4 v00000218db717cb0_0;
    %store/vec4 v00000218db5ffad0_0, 0, 4096;
    %fork TD_gan_serial_tb.compare_real_sample_flat, S_00000218db3a26c0;
    %join;
    %free S_00000218db3a26c0;
T_88.16 ;
    %load/vec4 v00000218db720e00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_88.17, 6;
    %wait E_00000218db668fe0;
    %jmp T_88.16;
T_88.17 ;
    %delay 1000, 0;
    %alloc S_00000218db5ccb40;
    %pushi/str "Generated frame register";
    %store/str v00000218db5febd0_0;
    %load/vec4 v00000218db71ffa0_0;
    %store/vec4 v00000218db5ff2b0_0, 0, 12544;
    %fork TD_gan_serial_tb.compare_fake_frame_flat, S_00000218db5ccb40;
    %join;
    %free S_00000218db5ccb40;
    %alloc S_00000218db711640;
    %fork TD_gan_serial_tb.short_circuit_discriminator_scores, S_00000218db711640;
    %join;
    %free S_00000218db711640;
    %alloc S_00000218db3a2850;
    %fork TD_gan_serial_tb.compare_scores, S_00000218db3a2850;
    %join;
    %free S_00000218db3a2850;
    %load/vec4 v00000218db7204a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.18, 8;
    %release/reg v00000218db714ba0_0, 0, 16;
    %release/reg v00000218db714b00_0, 0, 1;
    %release/reg v00000218db715500_0, 0, 16;
    %release/reg v00000218db7156e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218db7204a0_0, 0, 1;
T_88.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218db71f8c0_0, 0;
    %vpi_call/w 3 181 "$display", "[PASS] gan_serial_top datapath matches golden reference snapshots." {0 0 0};
    %delay 40000, 0;
    %vpi_call/w 3 183 "$finish" {0 0 0};
    %end;
    .thread T_88;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "tb/gan_serial_tb.v";
    "src/top/gan_serial_top.v";
    "src/top/../discriminator/discriminator_pipeline.v";
    "src/top/../layers/layer1_discriminator.v";
    "src/top/../layers/layer2_discriminator.v";
    "src/top/../layers/layer3_discriminator.v";
    "src/layers/pipelined_mac.v";
    "src/top/../fifo/sync_fifo.v";
    "src/top/../interfaces/frame_sampler.v";
    "src/top/../generator/generator_pipeline.v";
    "src/top/../layers/layer1_generator.v";
    "src/top/../layers/layer2_generator.v";
    "src/top/../layers/layer3_generator.v";
    "src/top/../interfaces/pixel_serial_loader.v";
    "src/top/../generator/seed_lfsr_bank.v";
    "src/top/../interfaces/vector_expander.v";
    "src/top/../interfaces/vector_sigmoid.v";
    "src/interfaces/sigmoid_approx.v";
    "src/top/../interfaces/vector_upsampler.v";
