<profile>

<section name = "Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3'" level="0">
<item name = "Date">Tue Apr 18 17:01:46 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.186 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_92_2_VITIS_LOOP_93_3">9, 9, 2, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 151, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln92_1_fu_112_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln92_fu_124_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln93_fu_166_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln94_1_fu_160_p2">+, 0, 0, 11, 3, 3</column>
<column name="add_ln96_fu_210_p2">+, 0, 0, 7, 4, 4</column>
<column name="sub_ln94_fu_235_p2">-, 0, 0, 14, 6, 6</column>
<column name="sub_ln96_fu_201_p2">-, 0, 0, 7, 4, 4</column>
<column name="icmp_ln209_fu_241_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_ln92_fu_106_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln93_fu_130_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln95_fu_329_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="p_Val2_s_fu_247_p3">select, 0, 0, 32, 1, 5</column>
<column name="select_ln92_1_fu_144_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln92_fu_136_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="new_bit_fu_295_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln215_1_fu_281_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln215_fu_275_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten28_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 2, 4</column>
<column name="i_fu_66">9, 2, 2, 4</column>
<column name="indvar_flatten28_fu_70">9, 2, 4, 8</column>
<column name="j_fu_62">9, 2, 2, 4</column>
<column name="p_out_o">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln94_1_reg_376">3, 0, 3, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_66">2, 0, 2, 0</column>
<column name="indvar_flatten28_fu_70">4, 0, 4, 0</column>
<column name="j_fu_62">2, 0, 2, 0</column>
<column name="select_ln92_1_reg_370">2, 0, 2, 0</column>
<column name="select_ln92_reg_365">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, return value</column>
<column name="max_pool_out_buf_V_0_address0">out, 4, ap_memory, max_pool_out_buf_V_0, array</column>
<column name="max_pool_out_buf_V_0_ce0">out, 1, ap_memory, max_pool_out_buf_V_0, array</column>
<column name="max_pool_out_buf_V_0_we0">out, 1, ap_memory, max_pool_out_buf_V_0, array</column>
<column name="max_pool_out_buf_V_0_d0">out, 15, ap_memory, max_pool_out_buf_V_0, array</column>
<column name="p_out_i">in, 32, ap_ovld, p_out, pointer</column>
<column name="p_out_o">out, 32, ap_ovld, p_out, pointer</column>
<column name="p_out_o_ap_vld">out, 1, ap_ovld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
