<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="11.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="DCMi_80.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="memory.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="top_level.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="top_level.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="../OZ-3_System/four_dig_7seg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="fifo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="Implementation"/>
      <association xil_pn:name="BehavioralSimulation"/>
    </file>
    <file xil_pn:name="ipcore_dir/FIFO.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="Implementation"/>
      <association xil_pn:name="BehavioralSimulation"/>
    </file>
    <file xil_pn:name="top_level_TB.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:name="ipcore_dir/FIFO.ise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Constraints Entry" xil_pn:value="Constraints Editor"/>
    <property xil_pn:name="Device" xil_pn:value="xc3s500e"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan3E"/>
    <property xil_pn:name="Fitter Report Format" xil_pn:value="HTML"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|top_level|Behavioral"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/top_level"/>
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Architecture|top_level_TB|behavior"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="testytest"/>
    <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="Architecture|top_level|Structure"/>
    <property xil_pn:name="Package" xil_pn:value="fg320"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="Architecture|top_level_TB|behavior"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="Architecture|top_level|Structure"/>
    <property xil_pn:name="Selected Simulation Source Node" xil_pn:value="MainMem_Mcompar_next_state_cmp_lt0000_cy_1_1_LOGIC_ONE"/>
    <property xil_pn:name="Simulation Run Time Modelsim" xil_pn:value="10000ns"/>
    <property xil_pn:name="Simulator" xil_pn:value="Modelsim-XE VHDL"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-4"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
    <property xil_pn:name="Verbose Property Persistence" xil_pn:value="false"/>
  </properties>

  <bindings/>

  <libraries/>

  <partitions>
    <partition xil_pn:name="/top_level"/>
  </partitions>

</project>
