
*** Running vivado
    with args -log AXI_UART_TX_my_UART_tx_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_UART_TX_my_UART_tx_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jan  6 12:15:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source AXI_UART_TX_my_UART_tx_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top AXI_UART_TX_my_UART_tx_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.918 ; gain = 445.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'q' is used before its declaration [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_shift_register.v:10]
WARNING: [Synth 8-6901] identifier 'q' is used before its declaration [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_shift_register.v:11]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_TX_my_UART_tx_0_0' [c:/FPGA_project/AXI_UART/AXI_UART.gen/sources_1/bd/AXI_UART_TX/ip/AXI_UART_TX_my_UART_tx_0_0/synth/AXI_UART_TX_my_UART_tx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'my_UART_tx' [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_UART_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_115200_timer' [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_115200_timer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_115200_timer' (0#1) [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_115200_timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_transmit_FSM' [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'my_transmit_FSM' (0#1) [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:3]
INFO: [Synth 8-6157] synthesizing module 'mod10' [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_mod10_cnt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mod10' (0#1) [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_mod10_cnt.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftReg' [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_shift_register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shiftReg' (0#1) [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_shift_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'parity_gen' [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/parity_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'parity_gen' (0#1) [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/parity_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_UART_tx' (0#1) [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_UART_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_TX_my_UART_tx_0_0' (0#1) [c:/FPGA_project/AXI_UART/AXI_UART.gen/sources_1/bd/AXI_UART_TX/ip/AXI_UART_TX_my_UART_tx_0_0/synth/AXI_UART_TX_my_UART_tx_0_0.v:53]
WARNING: [Synth 8-7137] Register load_reg in module my_transmit_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:43]
WARNING: [Synth 8-7137] Register shift_reg in module my_transmit_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:44]
WARNING: [Synth 8-7137] Register busy_reg in module my_transmit_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:45]
WARNING: [Synth 8-7137] Register reset_cnt_reg in module my_transmit_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:46]
WARNING: [Synth 8-7137] Register reset_timer_reg in module my_transmit_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:47]
WARNING: [Synth 8-7137] Register increment_reg in module my_transmit_FSM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART/AXI_UART.srcs/sources_1/imports/new/my_transmit_FSM.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1497.090 ; gain = 559.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1497.090 ; gain = 559.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1497.090 ; gain = 559.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1497.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1590.934 ; gain = 0.273
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'my_transmit_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    LOAD |                            00010 |                              001
                   COUNT |                            00100 |                              010
                   SHIFT |                            01000 |                              011
                    WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'my_transmit_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |     8|
|3     |LUT3   |    21|
|4     |LUT4   |    13|
|5     |LUT5   |     3|
|6     |LUT6   |     7|
|7     |FDCE   |    27|
|8     |FDPE   |     1|
|9     |FDRE   |    20|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1590.934 ; gain = 559.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.934 ; gain = 653.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b82307bf
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1590.934 ; gain = 1056.758
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_project/AXI_UART/AXI_UART.runs/AXI_UART_TX_my_UART_tx_0_0_synth_1/AXI_UART_TX_my_UART_tx_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file AXI_UART_TX_my_UART_tx_0_0_utilization_synth.rpt -pb AXI_UART_TX_my_UART_tx_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 12:15:55 2025...
