Design Assistant report for sigma_delta
Tue Jan 25 14:48:59 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. Medium Violations
  6. Information only Violations
  7. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Tue Jan 25 14:47:58 2022 ;
; Revision Name                     ; sigma_delta                         ;
; Top-level Entity Name             ; sigma_delta                         ;
; Family                            ; Stratix II                          ;
; Total Critical Violations         ; 2                                   ;
; - Rule A101                       ; 2                                   ;
; Total High Violations             ; 0                                   ;
; Total Medium Violations           ; 6                                   ;
; - Rule A104                       ; 1                                   ;
; - Rule C103                       ; 5                                   ;
; Total Information only Violations ; 647                                 ;
; - Rule T101                       ; 597                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; Off          ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; Off          ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; Off          ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; Off          ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; Off          ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; Off          ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; Off          ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; Off          ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; Off          ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; Off          ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; Off          ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; Off          ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; Off          ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; Off          ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; Off          ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; Off          ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; Off          ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; Off          ;    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-----------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                   ;
+---------------------------------------------------------------------------------+-------------------------------------+
; Rule name                                                                       ; Name                                ;
+---------------------------------------------------------------------------------+-------------------------------------+
; Rule A101: Design should not contain combinational loops - Combinational loop 1 ;                                     ;
;  Combinational loop 1                                                           ; vme_interface:inst2|_modsel~2       ;
; Rule A101: Design should not contain combinational loops - Combinational loop 2 ;                                     ;
;  Combinational loop 2                                                           ; vme_interface:inst2|_vme_data_str~2 ;
+---------------------------------------------------------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                   ; Name                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Rule A104: Design should not contain ripple clock structures - Structure 1                                  ;                                                                                                                     ;
;  Structure 1                                                                                                ; tapdel10:inst13|del1                                                                                                ;
;  Structure 1                                                                                                ; vme_interface:inst2|del80                                                                                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[32]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[64]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[0]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[192]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[224]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[160]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[96]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[128]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9       ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[175]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[111]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[143]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[207]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[239]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[47]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[15]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[79]                          ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw2:inst195|lpm_compare:lpm_compare_component|cmpr_e6l:auto_generated|aeb_output_dffe0a[0]                        ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[14]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[78]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[46]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[174]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[142]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[110]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[238]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[206]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw1:inst412|lpm_compare:lpm_compare_component|cmpr_e6l:auto_generated|aeb_output_dffe0a[0]                        ;
;  Structure 1                                                                                                ; rraw:inst411|lpm_compare:lpm_compare_component|cmpr_ilk:auto_generated|aeb_output_dffe0a[0]                         ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[169]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[105]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[137]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[9]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[73]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[41]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[201]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[233]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[237]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[205]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[45]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[77]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[13]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[141]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[109]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[173]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[234]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[202]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[74]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[10]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[42]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[170]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[138]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[106]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[107]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[139]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[171]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[75]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[11]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[43]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[235]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[203]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[172]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[140]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[108]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[236]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[204]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[76]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[44]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[12]                          ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[200]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[232]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[104]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[136]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[168]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[40]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[8]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[72]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[164]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[132]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[100]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[4]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[36]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[68]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[196]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[228]                         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9       ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[230]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[198]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[38]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[70]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[6]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[102]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[166]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[134]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[7]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[39]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[71]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[231]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[199]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[135]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[167]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[103]                         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[194]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[226]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[98]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[130]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[162]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[34]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[2]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[66]                          ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[5]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[37]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[69]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[229]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[197]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[133]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[101]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[165]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[227]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[195]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[67]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[3]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[35]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[163]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[131]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[99]                          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11  ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[179]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[178]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9      ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11   ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[190]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[183]                         ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9       ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[191]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[17]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[49]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[81]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[145]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[177]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[113]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[241]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[209]                         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg        ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 ;
;  Structure 1                                                                                                ; raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[181]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[243]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[211]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[19]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[83]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[51]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[115]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[147]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[161]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[210]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[242]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[146]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[114]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[82]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[18]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[50]                          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg         ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10  ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11  ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[254]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[222]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[126]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[158]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[94]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[30]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[62]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[208]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[240]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[48]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[80]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[16]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[144]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[112]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[176]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[119]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[151]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[215]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[247]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[55]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[23]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[87]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[182]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[186]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[185]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[187]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[127]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[159]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[95]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[63]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[31]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[223]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[255]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[188]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[189]                         ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[117]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[149]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[245]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[213]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[21]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[53]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[85]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[184]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[129]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[97]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[193]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[225]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[33]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1]                           ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[65]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9      ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11   ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[180]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[150]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[118]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[214]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[246]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[86]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[22]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[54]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[122]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[154]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[250]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[218]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[58]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[90]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[26]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[217]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[249]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[89]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[25]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[57]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[153]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[121]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[219]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[251]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[155]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[123]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[59]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[27]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[91]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[28]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[92]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[60]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[220]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[252]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[124]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[156]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[253]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[221]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[125]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[157]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[29]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[61]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[93]                          ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[216]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[248]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[24]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[88]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[56]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[152]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[120]                         ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1]                                ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9      ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg          ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0     ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9    ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10   ;
;  Structure 1                                                                                                ; raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11   ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[148]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[116]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[20]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[84]                          ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[52]                          ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9      ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[212]                         ;
;  Structure 1                                                                                                ; rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[244]                         ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84]                               ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244]                              ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1]                                ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1]                                ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg             ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9       ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84]                               ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244]                              ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84]                               ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244]                              ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg            ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8      ;
;  Structure 1                                                                                                ; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9      ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; vme_interface:inst2|_modsel~2                                                                                       ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[23]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[25]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[24]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[22]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[21]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[12]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[9]                                                                                     ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[20]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[11]                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; vme_interface:inst2|vme_addr[13]                                                                                    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; tdc_vme:inst57|vme_testmodewrite                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; tdc_vme:inst57|testmodereg                                                                                          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; tdc_vme:inst57|vme_vmel2amodewrite                                                                                  ;
;  Gated clock destination node(s) list                                                                       ; tdc_vme:inst57|vmel2amodereg                                                                                        ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; tdc_vme:inst57|vme_haltmodewrite                                                                                    ;
;  Gated clock destination node(s) list                                                                       ; tdc_vme:inst57|haltmodereg                                                                                          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; tdc_vme:inst57|vme_testdatamodewrite                                                                                ;
;  Gated clock destination node(s) list                                                                       ; tdc_vme:inst57|testdatamodereg                                                                                      ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                                    ; Name                                                                                                                                                                                                                                              ; Fan-Out ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs             ; altpll00:inst233|altpll:altpll_component|_clk0~clkctrl                                                                                                                                                                                            ; 12564   ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|got_dc_err_bus                                                                                                                                                                                                                     ; 237     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 5205    ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|dc_cnt[4]                                                                                                                                                                                                                          ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|dc_cnt[1]                                                                                                                                                                                                                          ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|dc_cnt[2]                                                                                                                                                                                                                          ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|dc_cnt[0]                                                                                                                                                                                                                          ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|dc_cnt[3]                                                                                                                                                                                                                          ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|dc_cnt[5]                                                                                                                                                                                                                          ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl                                                                                                                                                                                              ; 3193    ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; live_generator:inst496|LessThan0~3                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; line_dff:inst498|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|is_dc_header~0                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; line_dff:inst301|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite64                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~31                                                                                                                                                                                                                                       ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite64~0                                                                                                                                                                                                                    ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|vme_addr[8]                                                                                                                                                                                                                   ; 939     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~10                                                                                                                                                                                                                               ; 603     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite69~1                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|dataout[31]~59                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2]                                                                                                                                                                     ; 474     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3]                                                                                                                                                                     ; 1426    ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1]                                                                                                                                                                     ; 237     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0]                                                                                                                                                                     ; 416     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5]                                                                                                                                                                     ; 1177    ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|vme_addr[10]                                                                                                                                                                                                                  ; 199     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~0                                                                                                                                                                                                                                ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4]                                                                                                                                                                     ; 1725    ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite53                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~16                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|vme_addr[11]                                                                                                                                                                                                                  ; 193     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|vme_addr[20]                                                                                                                                                                                                                  ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|vme_addr[9]                                                                                                                                                                                                                   ; 193     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|vme_addr[21]                                                                                                                                                                                                                  ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~3                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite47~0                                                                                                                                                                                                                    ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite63~0                                                                                                                                                                                                                    ; 190     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~65                                                                                                                                                                                                                               ; 330     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; live_mux:inst495|lpm_mux:lpm_mux_component|mux_nie:auto_generated|external_reg[0]                                                                                                                                                                 ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff_one:inst29|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                   ; 360     ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~17                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite37~0                                                                                                                                                                                                                    ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite22~clkctrl                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite32                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~87                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite52~0                                                                                                                                                                                                                    ; 202     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite5~0                                                                                                                                                                                                                   ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~69                                                                                                                                                                                                                               ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite68~0                                                                                                                                                                                                                    ; 221     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite65~0                                                                                                                                                                                                                    ; 209     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite3~0                                                                                                                                                                                                                   ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite4~0                                                                                                                                                                                                                   ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~6                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite36~0                                                                                                                                                                                                                    ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~9                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite35~0                                                                                                                                                                                                                    ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~4                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~2                                                                                                                                                                                                                                ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~1                                                                                                                                                                                                                                ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite4                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite37                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_testdatamodewrite~0                                                                                                                                                                                                            ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite65                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite66                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite6                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite46~0                                                                                                                                                                                                                    ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite27                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~33                                                                                                                                                                                                                               ; 345     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~15                                                                                                                                                                                                                               ; 868     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite68~1                                                                                                                                                                                                                    ; 187     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~58                                                                                                                                                                                                                               ; 156     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~51                                                                                                                                                                                                                               ; 278     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~45                                                                                                                                                                                                                               ; 678     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~68                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~67                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_reset~2                                                                                                                                                                                                                        ; 180     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~52                                                                                                                                                                                                                               ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~47                                                                                                                                                                                                                               ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite67~0                                                                                                                                                                                                                    ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|got_tlk_err_bus                                                                                                                                                                                                                    ; 237     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~63                                                                                                                                                                                                                               ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite69~0                                                                                                                                                                                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~27                                                                                                                                                                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~25                                                                                                                                                                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite8                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite45                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite2                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite5                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite1                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite7                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|vme_ctrlwrite3                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~29                                                                                                                                                                                                                               ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~22                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~18                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite34                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite24~clkctrl                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite35                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite25~clkctrl                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite21~clkctrl                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite31                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite57                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite47                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite42                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite52                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite50                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite58                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite54                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite55                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite38                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite68                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite33                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite63                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite69                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite29                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~78                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~77                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~79                                                                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite28                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite48                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite23~clkctrl                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite43                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite40                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite46                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite51                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite41                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|always0~1                                                                                                                                                                                                                   ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite44                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite49                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Mux25~84                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite56                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite61                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite39                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite59                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite20~clkctrl                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite26~clkctrl                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite30                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite36                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite62                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite67                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|m_ctrlwrite60                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~21                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~20                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~19                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; start_generator:inst501|Equal0~4                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst200|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst200|always0~0                                                                                                                                                                                                                  ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst200|LessThan2~7                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst476|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst476|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst480|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst480|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst180|always0~0                                                                                                                                                                                                                  ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst180|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst180|LessThan2~7                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst484|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst484|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst65|always0~0                                                                                                                                                                                                                   ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst391|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst391|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst183|always0~0                                                                                                                                                                                                                  ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst183|LessThan2~7                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst183|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst117|always0~0                                                                                                                                                                                                                  ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst111|always0~0                                                                                                                                                                                                                  ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst111|LessThan2~7                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst111|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; line_dff:inst447|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst283|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst283|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst136|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst136|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_nclus:inst43|always0~0                                                                                                                                                                                                                       ; 201     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst101|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst101|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst64|always0~0                                                                                                                                                                                                                   ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst485|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst485|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst284|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst284|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst478|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst478|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|always0~6                                                                                                                                                                                                                   ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst479|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst479|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst477|always0~0                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst477|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst129|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst129|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst55|always0~0                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst55|always0~1                                                                                                                                                                                                                        ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst223|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst223|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst227|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst227|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_lv1a_raw:inst316|always0~3                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_lv1a_raw:inst316|always0~1                                                                                                                                                                                                                   ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst66|always0~0                                                                                                                                                                                                                   ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; vme_interface:inst2|del80~clkctrl                                                                                                                                                                                                                 ; 498     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[17]                                                                                                                                                                                   ; 259     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst185|always0~0                                                                                                                                                                                                                  ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst185|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst185|LessThan2~7                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst487|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst487|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|is_bad_spill~0DUPLICATE                                                                                                                                                                                                    ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|LessThan2~0                                                                                                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|always0~0                                                                                                                                                                                                                  ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst74|always0~0                                                                                                                                                                                                                   ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst388|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst388|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; line_dff:inst308|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; line_dff:inst444|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst483|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst483|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|out_ena_delta~2                                                                                                                                                                                                            ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|always0~7                                                                                                                                                                                                                  ; 110     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst481|always0~0                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst481|always0~1                                                                                                                                                                                                                       ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst482|always0~0                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst482|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst380|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst380|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst486|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst486|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[16]                                                                                                                                                                                    ; 262     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst173|always0~0                                                                                                                                                                                                                  ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst173|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|out_ena_delta                                                                                                                                                                                                              ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a_delta:inst243|always0~44                                                                                                                                                                                                           ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a_delta:inst243|always0~8                                                                                                                                                                                                            ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst219|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst219|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst158|always0~0                                                                                                                                                                                                                  ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst158|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst158|LessThan2~7                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst393|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst393|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst392|always0~1                                                                                                                                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst392|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst319|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst319|always0~0                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst474|always0~1                                                                                                                                                                                                                       ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst474|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst119|always0~1                                                                                                                                                                                                                  ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst118|always0~0                                                                                                                                                                                                                  ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst76|always0~0                                                                                                                                                                                                                   ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst390|always0~0                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst390|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst184|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst184|always0~0                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst389|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst389|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst394|always0~1                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst394|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst475|always0~0                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; stat_veto:inst475|always0~1                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a_delta:inst243|pre_live                                                                                                                                                                                                             ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst174|always0~0                                                                                                                                                                                                                  ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst174|is_trig~50                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1a:inst174|LessThan2~7                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~23                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; live_delay:inst494|Equal0~10                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[20]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[24]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[28]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[12]                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[4]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[9]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[8]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[29]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[5]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[22]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|tlk_cnt[0]                                                                                                                                                                                                                         ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|tlk_cnt[4]                                                                                                                                                                                                                         ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|tlk_cnt[2]                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|tlk_cnt[1]                                                                                                                                                                                                                         ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|tlk_cnt[5]                                                                                                                                                                                                                         ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|tlk_cnt[3]                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[23]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[21]~DUPLICATE                                                                                                                                                                                   ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[1]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|out_ena_trig                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[3]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; inst490                                                                                                                                                                                                                                           ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; inst328                                                                                                                                                                                                                                           ; 384     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[0]                                                                                                                                                                                                                         ; 197     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[1]                                                                                                                                                                                                                         ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[2]                                                                                                                                                                                                                         ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[3]                                                                                                                                                                                                                         ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[4]                                                                                                                                                                                                                         ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[5]                                                                                                                                                                                                                         ; 197     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[6]                                                                                                                                                                                                                         ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[7]                                                                                                                                                                                                                         ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[8]                                                                                                                                                                                                                         ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|raw_waddr[9]                                                                                                                                                                                                                         ; 194     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[31]~DUPLICATE                                                                                                                                                                                   ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[7]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[27]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[25]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[26]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[6]                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[30]                                                                                                                                                                                             ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Add4~1                                                                                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Add4~0                                                                                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[17]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[14]                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[13]                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[18]                                                                                                                                                                                             ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[11]                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[16]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[10]                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[15]                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; out_veto_dff:inst317|lpm_ff:lpm_ff_component|dffs[19]                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; exdata_cnt:inst454|always0~0                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~27                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~25                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~24                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|out_lv1b_req                                                                                                                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; LVDS_RX_Debug:inst91|err_cnt~1                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; LVDS_RX_Debug:inst161|err_cnt~1                                                                                                                                                                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|pipeline[0]                                                                                                                                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16]                                                                                                                                                                                   ; 259     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~31                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~11                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~33                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~13                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~34                                                                                                                                                                                                                             ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~14                                                                                                                                                                                                                         ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~32                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~12                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~30                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~10                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~29                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~9                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~27                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~7                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~28                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~8                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[17]                                                                                                                                                                                    ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[18]                                                                                                                                                                                    ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|pipeline~60                                                                                                                                                                                                                 ; 135     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|lv2_rej_cnt~0                                                                                                                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux5~20                                                                                                                                                                                                                     ; 1036    ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst74|scaled_cnt~0                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; exdata_cnt:inst455|always0~0                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst64|scaled_cnt~0                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst65|scaled_cnt~0                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|lv1a_rej_cnt~0                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst119|scaled_cnt~0                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst76|scaled_cnt~0                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst118|scaled_cnt~0                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; live_delay:inst494|en_counter~0                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~26                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst66|scaled_cnt~0                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|LessThan3~0                                                                                                                                                                                                                 ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; line_dff:inst304|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|is_tlk_header~0                                                                                                                                                                                                                    ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; inst409                                                                                                                                                                                                                                           ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; inst357                                                                                                                                                                                                                                           ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~29                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|pipeline~252                                                                                                                                                                                                                ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[14]                                                                                                                                                                                     ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[15]                                                                                                                                                                                     ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr~3                                                                                                                                                                                                                     ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr~2                                                                                                                                                                                                                     ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_type_lv1b:inst117|scaled_cnt~0                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~28                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; time_controller:inst36|rena_et~0                                                                                                                                                                                                                  ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~14                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr[0]                                                                                                                                                                                                                    ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr[1]                                                                                                                                                                                                                    ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr[6]                                                                                                                                                                                                                    ; 163     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr[7]                                                                                                                                                                                                                    ; 163     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr[8]                                                                                                                                                                                                                    ; 161     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr[9]                                                                                                                                                                                                                    ; 161     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux1~84                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux3~84                                                                                                                                                                                                                     ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux2~84                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux4~63DUPLICATE                                                                                                                                                                                                            ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~12                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[1]                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~13                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[17]                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[16]                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~1                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~15                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~8                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; OL_Controller:inst212|mode~12                                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux2~84DUPLICATE                                                                                                                                                                                                            ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr~5                                                                                                                                                                                                                     ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr~4                                                                                                                                                                                                                     ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr~1                                                                                                                                                                                                                     ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|raddr~0                                                                                                                                                                                                                     ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~0                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Add3~1                                                                                                                                                                                                                      ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Add3~0                                                                                                                                                                                                                      ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[12]                                                                                                                                                                                     ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Add3~2                                                                                                                                                                                                                      ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Add3~3                                                                                                                                                                                                                      ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~10                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~30                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Add3~0                                                                                                                                                                                                                      ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Add3~4                                                                                                                                                                                                                      ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Add3~3                                                                                                                                                                                                                      ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Add3~1                                                                                                                                                                                                                      ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1b_pipeline:inst269|Add3~2                                                                                                                                                                                                                      ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst4|lpm_ff:lpm_ff_component|dffs[10]                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~9                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~5                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~6                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~4                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux1~84DUPLICATE                                                                                                                                                                                                            ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|out_plv1_cnt~1                                                                                                                                                                                                              ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|out_plv1_cnt~0                                                                                                                                                                                                              ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|got_tlk_err_bus                                                                                                                                                                                                                    ; 237     ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~3                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~2                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|always0~8                                                                                                                                                                                                                   ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[6]                                                                                                                                                                                                 ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[8]                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[9]                                                                                                                                                                                                 ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|out_plv1_cnt~7                                                                                                                                                                                                              ; 142     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|out_plv1_cnt~8                                                                                                                                                                                                              ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[13]                                                                                                                                                                                     ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Add3~4                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~7                                                                                                                                                                                                                                        ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs (tri-state) ; vme_data~11                                                                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Mux3~84DUPLICATE                                                                                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|out_plv1_cnt~6                                                                                                                                                                                                              ; 143     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|out_plv1_cnt~9                                                                                                                                                                                                              ; 138     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[1]                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[2]                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[3]                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[4]                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[5]                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; nclus_dff:inst112|lpm_ff:lpm_ff_component|dffs[7]                                                                                                                                                                                                 ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; tdc_vme:inst57|_~46                                                                                                                                                                                                                               ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[24]                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[25]                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[8]                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst18|lpm_ff:lpm_ff_component|dffs[9]                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; altpll00:inst233|altpll:altpll_component|_clk5~clkctrl                                                                                                                                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sim_mem_switch3:inst88|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[9]                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[10]                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst6|lpm_ff:lpm_ff_component|dffs[11]                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; raw_generator:inst107|always0~2                                                                                                                                                                                                                   ; 145     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|tlk_cnt[3]                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|tlk_cnt[5]                                                                                                                                                                                                                         ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|tlk_cnt[4]                                                                                                                                                                                                                         ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|tlk_cnt[2]                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|tlk_cnt[0]                                                                                                                                                                                                                         ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|tlk_cnt[1]                                                                                                                                                                                                                         ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|got_dc_err_bus                                                                                                                                                                                                                     ; 237     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst8|lpm_ff:lpm_ff_component|dffs[22]                                                                                                                                                                                     ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~18                                                                                                                                                                                                                      ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~16                                                                                                                                                                                                                      ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~22                                                                                                                                                                                                                      ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~20                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~4                                                                                                                                                                                                                       ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~6                                                                                                                                                                                                                       ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~0                                                                                                                                                                                                                       ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~2                                                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~8                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~12                                                                                                                                                                                                                      ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~10                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~14                                                                                                                                                                                                                      ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~24                                                                                                                                                                                                                      ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~26                                                                                                                                                                                                                      ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~28                                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sim_mem_switch3:inst88|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~1                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; LVDS_RX_Debug:inst162|err_cnt~1                                                                                                                                                                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; LVDS_RX_Debug:inst160|err_cnt~1                                                                                                                                                                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|tag~30                                                                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|is_tlk_header~0                                                                                                                                                                                                                    ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~10                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~9                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~12                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~11                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~3                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~4                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~1                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~2                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~5                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~7                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~6                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~8                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~13                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~14                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~15                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_tlk_err_bus~1                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_tlk_err_bus~0                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_tlk_err_bus~20                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_tlk_err_bus~32                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_tlk_err_bus~31                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_dc_err_bus~32                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_dc_err_bus~31                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_dc_err_bus~0                                                                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_dc_err_bus~1                                                                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_dc_err_bus~20                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; ~GND                                                                                                                                                                                                                                              ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~8                                                                                                                                                                                                                              ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~3                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~10                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~5                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~11                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~6                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~9                                                                                                                                                                                                                              ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~4                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|dc_cnt[3]                                                                                                                                                                                                                          ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|dc_cnt[5]                                                                                                                                                                                                                          ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|dc_cnt[4]                                                                                                                                                                                                                          ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|dc_cnt[0]                                                                                                                                                                                                                          ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|dc_cnt[1]                                                                                                                                                                                                                          ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|dc_cnt[2]                                                                                                                                                                                                                          ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; cycle_measurer:inst512|Equal0~1                                                                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|Decoder1~16                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_tlk_err_bus~52                                                                                                                                                                                                                 ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst307|out_dc_err_bus~52                                                                                                                                                                                                                  ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~6                                                                                                                                                                                                                              ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~2                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~1                                                                                                                                                                                                                              ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~0                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~2                                                                                                                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256_2~1                                                                                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst10|lpm_ff:lpm_ff_component|dffs[22]                                                                                                                                                                                    ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|is_dc_header~0                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; lv1a_pipeline:inst116|delay_plv1~5                                                                                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|veto256~1                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_dc_err_bus~31                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_dc_err_bus~32                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_dc_err_bus~0                                                                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_dc_err_bus~1                                                                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_dc_err_bus~20                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; wraw:inst414|et256~3                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst10|lpm_ff:lpm_ff_component|dffs[24]                                                                                                                                                                                    ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; VME_thing:inst69|dff32:inst10|lpm_ff:lpm_ff_component|dffs[23]                                                                                                                                                                                    ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_tlk_err_bus~0                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_tlk_err_bus~1                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_tlk_err_bus~20                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_tlk_err_bus~32                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_tlk_err_bus~31                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_factory:inst271|LessThan1~6                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; trig_factory:inst271|always0~0                                                                                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_tlk_err_bus~52                                                                                                                                                                                                                 ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; et_err:inst467|out_dc_err_bus~52                                                                                                                                                                                                                  ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; delta_factory:inst282|always0~4                                                                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; delta_factory:inst282|gap_cnt~25                                                                                                                                                                                                                  ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                               ; 1049    ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                    ; 919     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                  ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[0]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[1]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[2]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[3]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[4]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[5]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[6]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[7]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[8]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u5j:auto_generated|safe_q[9]                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[1] ; 318     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[2] ; 318     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                    ; 317     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[0] ; 318     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                           ; 323     ;
; Rule T101: Nodes with more than the specified number of fan-outs             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                            ; 498     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; altpll00:inst233|altpll:altpll_component|_clk0~clkctrl                                                                                                                                                                                            ; 12564   ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 5205    ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl                                                                                                                                                                                              ; 3193    ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4]                                                                                                                                                                     ; 1725    ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3]                                                                                                                                                                     ; 1426    ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5]                                                                                                                                                                     ; 1177    ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                               ; 1049    ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; lv1a_pipeline:inst116|Mux5~20                                                                                                                                                                                                                     ; 1036    ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|vme_addr[8]                                                                                                                                                                                                                   ; 939     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                    ; 919     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|_~15                                                                                                                                                                                                                               ; 868     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|_~45                                                                                                                                                                                                                               ; 678     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|_~10                                                                                                                                                                                                                               ; 603     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|del80~clkctrl                                                                                                                                                                                                                 ; 498     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                            ; 498     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2]                                                                                                                                                                     ; 474     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0]                                                                                                                                                                     ; 416     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; inst328                                                                                                                                                                                                                                           ; 384     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; VME_thing:inst69|dff_one:inst29|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                   ; 360     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|_~33                                                                                                                                                                                                                               ; 345     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|_~65                                                                                                                                                                                                                               ; 330     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                           ; 323     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[2] ; 318     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[1] ; 318     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[0] ; 318     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                    ; 317     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|_~51                                                                                                                                                                                                                               ; 278     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[16]                                                                                                                                                                                    ; 262     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[17]                                                                                                                                                                                    ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[17]                                                                                                                                                                                   ; 259     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[16]                                                                                                                                                                                   ; 259     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1]                                                                                                                                                                     ; 237     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; et_err:inst467|got_dc_err_bus                                                                                                                                                                                                                     ; 237     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; et_err:inst307|got_dc_err_bus                                                                                                                                                                                                                     ; 237     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; et_err:inst467|got_tlk_err_bus                                                                                                                                                                                                                    ; 237     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; et_err:inst307|got_tlk_err_bus                                                                                                                                                                                                                    ; 237     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|m_ctrlwrite68~0                                                                                                                                                                                                                    ; 221     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; line_dff:inst304|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 217     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; line_dff:inst301|lpm_ff:lpm_ff_component|dffs[0]                                                                                                                                                                                                  ; 217     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|m_ctrlwrite65~0                                                                                                                                                                                                                    ; 209     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|m_ctrlwrite64~0                                                                                                                                                                                                                    ; 203     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; tdc_vme:inst57|m_ctrlwrite52~0                                                                                                                                                                                                                    ; 202     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; stat_nclus:inst43|always0~0                                                                                                                                                                                                                       ; 201     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; vme_interface:inst2|vme_addr[10]                                                                                                                                                                                                                  ; 199     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; wraw:inst414|raw_waddr[5]                                                                                                                                                                                                                         ; 197     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; wraw:inst414|raw_waddr[0]                                                                                                                                                                                                                         ; 197     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; wraw:inst414|raw_waddr[3]                                                                                                                                                                                                                         ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; wraw:inst414|raw_waddr[1]                                                                                                                                                                                                                         ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; wraw:inst414|raw_waddr[6]                                                                                                                                                                                                                         ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs                     ; wraw:inst414|raw_waddr[2]                                                                                                                                                                                                                         ; 195     ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Jan 25 14:47:30 2022
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta
Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule.
    Warning: CLK_RULE_COMB_CLOCK
    Warning: CLK_RULE_INV_CLOCK
    Warning: CLK_RULE_INPINS_CLKNET
    Warning: CLK_RULE_CLKNET_CLKSPINES
    Warning: CLK_RULE_MIX_EDGES
    Warning: RESET_RULE_COMB_ASYNCH_RESET
    Warning: RESET_RULE_UNSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN
    Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN
    Warning: RESET_RULE_INPINS_RESETNET
    Warning: DRC_REPORT_FANOUT_EXCEEDING
    Warning: DRC_REPORT_TOP_FANOUT
    Warning: NONSYNCHSTRUCT_RULE_COMBLOOP
    Warning: NONSYNCHSTRUCT_RULE_REG_LOOP
    Warning: NONSYNCHSTRUCT_RULE_DELAY_CHAIN
    Warning: NONSYNCHSTRUCT_RULE_RIPPLE_CLK
    Warning: NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN
    Warning: NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR
    Warning: NONSYNCHSTRUCT_RULE_SRLATCH
    Warning: NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED
    Warning: NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE
    Warning: NONSYNCHSTRUCT_RULE_ASYN_RAM
    Warning: SIGNALRACE_RULE_TRISTATE
    Warning: SIGNALRACE_RULE_RESET_RACE
    Warning: ACLK_RULE_NO_SZER_ACLK_DOMAIN
    Warning: ACLK_RULE_SZER_BTW_ACLK_DOMAIN
    Warning: ACLK_RULE_IMSZER_ADOMAIN
    Warning: HCPY_VREF_PINS
Critical Warning: (Critical) Rule A101: Design should not contain combinational loops. Found 2 combinational loop(s) related to this rule.
    Critical Warning: Node  "vme_interface:inst2|_modsel~2"
    Critical Warning: Node  "vme_interface:inst2|_vme_data_str~2"
Warning: (Medium) Rule A104: Design should not contain ripple clock structures. Found 1 ripple clock structure(s) related to this rule.
    Warning: Node  "tapdel10:inst13|del1"
Warning: (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 5 node(s) related to this rule.
    Warning: Node  "vme_interface:inst2|_modsel~2"
    Warning: Node  "tdc_vme:inst57|vme_testmodewrite"
    Warning: Node  "tdc_vme:inst57|vme_vmel2amodewrite"
    Warning: Node  "tdc_vme:inst57|vme_haltmodewrite"
    Warning: Node  "tdc_vme:inst57|vme_testdatamodewrite"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 597 node(s) with highest fan-out.
    Info: Node  "altpll00:inst233|altpll:altpll_component|_clk0~clkctrl"
    Info: Node  "et_err:inst307|got_dc_err_bus"
    Info: Node  "line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0]"
    Info: Node  "et_err:inst307|dc_cnt[4]"
    Info: Node  "et_err:inst307|dc_cnt[1]"
    Info: Node  "et_err:inst307|dc_cnt[2]"
    Info: Node  "et_err:inst307|dc_cnt[0]"
    Info: Node  "et_err:inst307|dc_cnt[3]"
    Info: Node  "et_err:inst307|dc_cnt[5]"
    Info: Node  "PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl"
    Info: Node  "live_generator:inst496|LessThan0~3"
    Info: Node  "line_dff:inst498|lpm_ff:lpm_ff_component|dffs[0]"
    Info: Node  "et_err:inst307|is_dc_header~0"
    Info: Node  "line_dff:inst301|lpm_ff:lpm_ff_component|dffs[0]"
    Info: Node  "tdc_vme:inst57|m_ctrlwrite64"
    Info: Node (tri-state) "vme_data~31"
    Info: Node  "tdc_vme:inst57|m_ctrlwrite64~0"
    Info: Node  "vme_interface:inst2|vme_addr[8]"
    Info: Node  "tdc_vme:inst57|_~10"
    Info: Node  "tdc_vme:inst57|m_ctrlwrite69~1"
    Info: Node  "tdc_vme:inst57|dataout[31]~59"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2]"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3]"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1]"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0]"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5]"
    Info: Node  "vme_interface:inst2|vme_addr[10]"
    Info: Node  "tdc_vme:inst57|_~0"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4]"
    Info: Node  "tdc_vme:inst57|m_ctrlwrite53"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info: Node  "altpll00:inst233|altpll:altpll_component|_clk0~clkctrl"
    Info: Node  "line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0]"
    Info: Node  "PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4]"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3]"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5]"
    Info: Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info: Node  "lv1a_pipeline:inst116|Mux5~20"
    Info: Node  "vme_interface:inst2|vme_addr[8]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all"
    Info: Node  "tdc_vme:inst57|_~15"
    Info: Node  "tdc_vme:inst57|_~45"
    Info: Node  "tdc_vme:inst57|_~10"
    Info: Node  "vme_interface:inst2|del80~clkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2]"
    Info: Node  "vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0]"
    Info: Node  "inst328"
    Info: Node  "VME_thing:inst69|dff_one:inst29|lpm_ff:lpm_ff_component|dffs[0]"
    Info: Node  "tdc_vme:inst57|_~33"
    Info: Node  "tdc_vme:inst57|_~65"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[2]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[1]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[0]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0"
    Info: Node  "tdc_vme:inst57|_~51"
    Info: Node  "VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[16]"
    Info: Node  "VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[17]"
    Info: Node  "VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[17]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 647 information messages and 8 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4706 megabytes
    Info: Processing ended: Tue Jan 25 14:48:59 2022
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:02:31


