// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IssueQueueAluBrhJmpI2fVsetriwiVsetriwvfI2v(
  input         clock,
  input         reset,
  input         io_flush_valid,
  input         io_flush_bits_robIdx_flag,
  input  [5:0]  io_flush_bits_robIdx_value,
  input         io_flush_bits_level,
  output        io_enq_0_ready,
  input         io_enq_0_valid,
  input         io_enq_0_bits_preDecodeInfo_isRVC,
  input         io_enq_0_bits_pred_taken,
  input         io_enq_0_bits_ftqPtr_flag,
  input  [2:0]  io_enq_0_bits_ftqPtr_value,
  input  [3:0]  io_enq_0_bits_ftqOffset,
  input  [3:0]  io_enq_0_bits_srcType_0,
  input  [3:0]  io_enq_0_bits_srcType_1,
  input  [34:0] io_enq_0_bits_fuType,
  input  [8:0]  io_enq_0_bits_fuOpType,
  input         io_enq_0_bits_rfWen,
  input         io_enq_0_bits_fpWen,
  input         io_enq_0_bits_vecWen,
  input         io_enq_0_bits_v0Wen,
  input         io_enq_0_bits_vlWen,
  input  [3:0]  io_enq_0_bits_selImm,
  input  [31:0] io_enq_0_bits_imm,
  input  [1:0]  io_enq_0_bits_fpu_typeTagOut,
  input         io_enq_0_bits_fpu_wflags,
  input  [1:0]  io_enq_0_bits_fpu_typ,
  input  [2:0]  io_enq_0_bits_fpu_rm,
  input         io_enq_0_bits_srcState_0,
  input         io_enq_0_bits_srcState_1,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_0_0,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_0_1,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_0_2,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_1_0,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_1_1,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_1_2,
  input  [7:0]  io_enq_0_bits_psrc_0,
  input  [7:0]  io_enq_0_bits_psrc_1,
  input  [7:0]  io_enq_0_bits_pdest,
  input         io_enq_0_bits_useRegCache_0,
  input         io_enq_0_bits_useRegCache_1,
  input  [4:0]  io_enq_0_bits_regCacheIdx_0,
  input  [4:0]  io_enq_0_bits_regCacheIdx_1,
  input         io_enq_0_bits_robIdx_flag,
  input  [5:0]  io_enq_0_bits_robIdx_value,
  output        io_enq_1_ready,
  input         io_enq_1_valid,
  input         io_enq_1_bits_preDecodeInfo_isRVC,
  input         io_enq_1_bits_pred_taken,
  input         io_enq_1_bits_ftqPtr_flag,
  input  [2:0]  io_enq_1_bits_ftqPtr_value,
  input  [3:0]  io_enq_1_bits_ftqOffset,
  input  [3:0]  io_enq_1_bits_srcType_0,
  input  [3:0]  io_enq_1_bits_srcType_1,
  input  [34:0] io_enq_1_bits_fuType,
  input  [8:0]  io_enq_1_bits_fuOpType,
  input         io_enq_1_bits_rfWen,
  input         io_enq_1_bits_fpWen,
  input         io_enq_1_bits_vecWen,
  input         io_enq_1_bits_v0Wen,
  input         io_enq_1_bits_vlWen,
  input  [3:0]  io_enq_1_bits_selImm,
  input  [31:0] io_enq_1_bits_imm,
  input  [1:0]  io_enq_1_bits_fpu_typeTagOut,
  input         io_enq_1_bits_fpu_wflags,
  input  [1:0]  io_enq_1_bits_fpu_typ,
  input  [2:0]  io_enq_1_bits_fpu_rm,
  input         io_enq_1_bits_srcState_0,
  input         io_enq_1_bits_srcState_1,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_0_0,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_0_1,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_0_2,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_1_0,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_1_1,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_1_2,
  input  [7:0]  io_enq_1_bits_psrc_0,
  input  [7:0]  io_enq_1_bits_psrc_1,
  input  [7:0]  io_enq_1_bits_pdest,
  input         io_enq_1_bits_useRegCache_0,
  input         io_enq_1_bits_useRegCache_1,
  input  [4:0]  io_enq_1_bits_regCacheIdx_0,
  input  [4:0]  io_enq_1_bits_regCacheIdx_1,
  input         io_enq_1_bits_robIdx_flag,
  input  [5:0]  io_enq_1_bits_robIdx_value,
  input         io_og0Resp_0_valid,
  input         io_og0Resp_1_valid,
  input  [34:0] io_og0Resp_1_bits_fuType,
  input         io_og1Resp_0_valid,
  input         io_og1Resp_1_valid,
  input  [2:0]  io_wbBusyTableRead_1_fpWbBusyTable,
  input         io_wbBusyTableRead_1_vfWbBusyTable,
  input         io_wbBusyTableRead_1_v0WbBusyTable,
  input         io_wbBusyTableRead_0_intWbBusyTable,
  output [2:0]  io_wbBusyTableWrite_1_fpWbBusyTable,
  input         io_wakeupFromWB_3_valid,
  input         io_wakeupFromWB_3_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_3_bits_pdest,
  input         io_wakeupFromWB_2_valid,
  input         io_wakeupFromWB_2_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_2_bits_pdest,
  input         io_wakeupFromWB_1_valid,
  input         io_wakeupFromWB_1_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_1_bits_pdest,
  input         io_wakeupFromWB_0_valid,
  input         io_wakeupFromWB_0_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_0_bits_pdest,
  input         io_wakeupFromIQ_6_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_6_bits_pdest,
  input  [4:0]  io_wakeupFromIQ_6_bits_rcDest,
  input         io_wakeupFromIQ_5_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_5_bits_pdest,
  input  [4:0]  io_wakeupFromIQ_5_bits_rcDest,
  input         io_wakeupFromIQ_4_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_4_bits_pdest,
  input  [4:0]  io_wakeupFromIQ_4_bits_rcDest,
  input         io_wakeupFromIQ_3_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_3_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_3_bits_loadDependency_2,
  input  [4:0]  io_wakeupFromIQ_3_bits_rcDest,
  input         io_wakeupFromIQ_2_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_2_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_2_bits_loadDependency_2,
  input  [4:0]  io_wakeupFromIQ_2_bits_rcDest,
  input         io_wakeupFromIQ_1_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_1_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_1_bits_loadDependency_2,
  input         io_wakeupFromIQ_1_bits_is0Lat,
  input  [4:0]  io_wakeupFromIQ_1_bits_rcDest,
  input         io_wakeupFromIQ_0_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_0_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_0_bits_loadDependency_2,
  input         io_wakeupFromIQ_0_bits_is0Lat,
  input  [4:0]  io_wakeupFromIQ_0_bits_rcDest,
  input         io_wakeupFromWBDelayed_3_valid,
  input         io_wakeupFromWBDelayed_3_bits_rfWen,
  input  [7:0]  io_wakeupFromWBDelayed_3_bits_pdest,
  input         io_wakeupFromWBDelayed_2_valid,
  input         io_wakeupFromWBDelayed_2_bits_rfWen,
  input  [7:0]  io_wakeupFromWBDelayed_2_bits_pdest,
  input         io_wakeupFromWBDelayed_1_valid,
  input         io_wakeupFromWBDelayed_1_bits_rfWen,
  input  [7:0]  io_wakeupFromWBDelayed_1_bits_pdest,
  input         io_wakeupFromWBDelayed_0_valid,
  input         io_wakeupFromWBDelayed_0_bits_rfWen,
  input  [7:0]  io_wakeupFromWBDelayed_0_bits_pdest,
  input         io_wakeupFromIQDelayed_6_bits_rfWen,
  input  [7:0]  io_wakeupFromIQDelayed_6_bits_pdest,
  input  [4:0]  io_wakeupFromIQDelayed_6_bits_rcDest,
  input         io_wakeupFromIQDelayed_5_bits_rfWen,
  input  [7:0]  io_wakeupFromIQDelayed_5_bits_pdest,
  input  [4:0]  io_wakeupFromIQDelayed_5_bits_rcDest,
  input         io_wakeupFromIQDelayed_4_bits_rfWen,
  input  [7:0]  io_wakeupFromIQDelayed_4_bits_pdest,
  input  [4:0]  io_wakeupFromIQDelayed_4_bits_rcDest,
  input         io_wakeupFromIQDelayed_3_bits_rfWen,
  input  [7:0]  io_wakeupFromIQDelayed_3_bits_pdest,
  input  [1:0]  io_wakeupFromIQDelayed_3_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQDelayed_3_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQDelayed_3_bits_loadDependency_2,
  input  [4:0]  io_wakeupFromIQDelayed_3_bits_rcDest,
  input         io_wakeupFromIQDelayed_2_bits_rfWen,
  input  [7:0]  io_wakeupFromIQDelayed_2_bits_pdest,
  input  [1:0]  io_wakeupFromIQDelayed_2_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQDelayed_2_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQDelayed_2_bits_loadDependency_2,
  input  [4:0]  io_wakeupFromIQDelayed_2_bits_rcDest,
  input         io_wakeupFromIQDelayed_1_bits_rfWen,
  input  [7:0]  io_wakeupFromIQDelayed_1_bits_pdest,
  input  [1:0]  io_wakeupFromIQDelayed_1_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQDelayed_1_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQDelayed_1_bits_loadDependency_2,
  input         io_wakeupFromIQDelayed_1_bits_is0Lat,
  input  [4:0]  io_wakeupFromIQDelayed_1_bits_rcDest,
  input         io_wakeupFromIQDelayed_0_bits_rfWen,
  input  [7:0]  io_wakeupFromIQDelayed_0_bits_pdest,
  input  [1:0]  io_wakeupFromIQDelayed_0_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQDelayed_0_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQDelayed_0_bits_loadDependency_2,
  input         io_wakeupFromIQDelayed_0_bits_is0Lat,
  input  [4:0]  io_wakeupFromIQDelayed_0_bits_rcDest,
  input         io_og0Cancel_0,
  input         io_og0Cancel_2,
  input         io_og0Cancel_4,
  input         io_og0Cancel_6,
  input         io_ldCancel_0_ld2Cancel,
  input         io_ldCancel_1_ld2Cancel,
  input         io_ldCancel_2_ld2Cancel,
  input  [4:0]  io_replaceRCIdx_0,
  output        io_wakeupToIQ_0_valid,
  output        io_wakeupToIQ_0_bits_rfWen,
  output [7:0]  io_wakeupToIQ_0_bits_pdest,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependency_0,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependency_1,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependency_2,
  output [4:0]  io_wakeupToIQ_0_bits_rcDest,
  output [5:0]  io_wakeupToIQ_0_bits_pdestCopy_0,
  output [5:0]  io_wakeupToIQ_0_bits_pdestCopy_1,
  output [5:0]  io_wakeupToIQ_0_bits_pdestCopy_2,
  output [5:0]  io_wakeupToIQ_0_bits_pdestCopy_3,
  output [5:0]  io_wakeupToIQ_0_bits_pdestCopy_4,
  output [5:0]  io_wakeupToIQ_0_bits_pdestCopy_5,
  output        io_wakeupToIQ_0_bits_rfWenCopy_0,
  output        io_wakeupToIQ_0_bits_rfWenCopy_1,
  output        io_wakeupToIQ_0_bits_rfWenCopy_2,
  output        io_wakeupToIQ_0_bits_rfWenCopy_3,
  output        io_wakeupToIQ_0_bits_rfWenCopy_4,
  output        io_wakeupToIQ_0_bits_rfWenCopy_5,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_0_0,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_0_1,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_0_2,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_1_0,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_1_1,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_1_2,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_2_0,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_2_1,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_2_2,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_3_0,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_3_1,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_3_2,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_4_0,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_4_1,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_4_2,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_5_0,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_5_1,
  output [1:0]  io_wakeupToIQ_0_bits_loadDependencyCopy_5_2,
  output [3:0]  io_validCntDeqVec_0,
  output [3:0]  io_validCntDeqVec_1,
  input         io_deqDelay_1_ready,
  output        io_deqDelay_1_valid,
  output [5:0]  io_deqDelay_1_bits_rf_1_0_addr,
  output [5:0]  io_deqDelay_1_bits_rf_0_0_addr,
  output [4:0]  io_deqDelay_1_bits_rcIdx_0,
  output [4:0]  io_deqDelay_1_bits_rcIdx_1,
  output [3:0]  io_deqDelay_1_bits_immType,
  output [34:0] io_deqDelay_1_bits_common_fuType,
  output [8:0]  io_deqDelay_1_bits_common_fuOpType,
  output [63:0] io_deqDelay_1_bits_common_imm,
  output        io_deqDelay_1_bits_common_robIdx_flag,
  output [5:0]  io_deqDelay_1_bits_common_robIdx_value,
  output [7:0]  io_deqDelay_1_bits_common_pdest,
  output        io_deqDelay_1_bits_common_rfWen,
  output        io_deqDelay_1_bits_common_fpWen,
  output        io_deqDelay_1_bits_common_vecWen,
  output        io_deqDelay_1_bits_common_v0Wen,
  output        io_deqDelay_1_bits_common_vlWen,
  output [1:0]  io_deqDelay_1_bits_common_fpu_typeTagOut,
  output        io_deqDelay_1_bits_common_fpu_wflags,
  output [1:0]  io_deqDelay_1_bits_common_fpu_typ,
  output [2:0]  io_deqDelay_1_bits_common_fpu_rm,
  output        io_deqDelay_1_bits_common_preDecode_isRVC,
  output        io_deqDelay_1_bits_common_ftqIdx_flag,
  output [2:0]  io_deqDelay_1_bits_common_ftqIdx_value,
  output [3:0]  io_deqDelay_1_bits_common_ftqOffset,
  output        io_deqDelay_1_bits_common_predictInfo_taken,
  output [3:0]  io_deqDelay_1_bits_common_dataSources_0_value,
  output [3:0]  io_deqDelay_1_bits_common_dataSources_1_value,
  output [2:0]  io_deqDelay_1_bits_common_exuSources_0_value,
  output [2:0]  io_deqDelay_1_bits_common_exuSources_1_value,
  output [1:0]  io_deqDelay_1_bits_common_loadDependency_0,
  output [1:0]  io_deqDelay_1_bits_common_loadDependency_1,
  output [1:0]  io_deqDelay_1_bits_common_loadDependency_2,
  input         io_deqDelay_0_ready,
  output        io_deqDelay_0_valid,
  output [5:0]  io_deqDelay_0_bits_rf_1_0_addr,
  output [5:0]  io_deqDelay_0_bits_rf_0_0_addr,
  output [4:0]  io_deqDelay_0_bits_rcIdx_0,
  output [4:0]  io_deqDelay_0_bits_rcIdx_1,
  output [3:0]  io_deqDelay_0_bits_immType,
  output [34:0] io_deqDelay_0_bits_common_fuType,
  output [8:0]  io_deqDelay_0_bits_common_fuOpType,
  output [63:0] io_deqDelay_0_bits_common_imm,
  output        io_deqDelay_0_bits_common_robIdx_flag,
  output [5:0]  io_deqDelay_0_bits_common_robIdx_value,
  output [5:0]  io_deqDelay_0_bits_common_pdest,
  output        io_deqDelay_0_bits_common_rfWen,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_0_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_1_value,
  output [2:0]  io_deqDelay_0_bits_common_exuSources_0_value,
  output [2:0]  io_deqDelay_0_bits_common_exuSources_1_value,
  output [1:0]  io_deqDelay_0_bits_common_loadDependency_0,
  output [1:0]  io_deqDelay_0_bits_common_loadDependency_1,
  output [1:0]  io_deqDelay_0_bits_common_loadDependency_2
);

  wire        io_enq_1_ready_0;
  wire        io_enq_0_ready_0;
  wire        deqBeforeDly_1_valid;
  wire [1:0]  _deqSelOHVec_0_T_7;
  wire [3:0]  _deqSelOHVec_0_T_2;
  wire [3:0]  _deqCanIssue_1_9to6;
  wire [3:0]  _deqCanIssue_0_9to6;
  wire [3:0]  simpAgeDetectRequest_1;
  wire [3:0]  simpAgeDetectRequest_0;
  wire [3:0]  _age_2_io_out_0;
  wire [3:0]  _age_2_io_out_1;
  wire [3:0]  _age_1_io_out_0;
  wire [3:0]  _age_1_io_out_1;
  wire [3:0]  _age_1_io_out_2;
  wire [3:0]  _age_1_io_out_3;
  wire [1:0]  _age_io_out_0;
  wire [1:0]  _age_io_out_1;
  wire        _wakeUpQueues_0_io_deq_valid;
  wire [5:0]  _wakeUpQueues_0_io_deq_bits_pdest;
  wire        _wakeUpQueues_0_io_deq_bits_rfWen;
  wire [9:0]  _v0WbBusyTableRead_1_io_out_fuBusyTableMask;
  wire [9:0]  _vfWbBusyTableRead_1_io_out_fuBusyTableMask;
  wire [9:0]  _fpWbBusyTableRead_1_io_out_fuBusyTableMask;
  wire [9:0]  _intWbBusyTableRead_0_io_out_fuBusyTableMask;
  wire [9:0]  _fuBusyTableRead_1_io_out_fuBusyTableMask;
  wire [2:0]  _fuBusyTableWrite_1_io_out_fuBusyTable;
  wire [9:0]  _entries_io_valid;
  wire [9:0]  _entries_io_issued;
  wire [9:0]  _entries_io_canIssue;
  wire [3:0]  _entries_io_dataSources_0_0_value;
  wire [3:0]  _entries_io_dataSources_0_1_value;
  wire [3:0]  _entries_io_dataSources_1_0_value;
  wire [3:0]  _entries_io_dataSources_1_1_value;
  wire [3:0]  _entries_io_dataSources_2_0_value;
  wire [3:0]  _entries_io_dataSources_2_1_value;
  wire [3:0]  _entries_io_dataSources_3_0_value;
  wire [3:0]  _entries_io_dataSources_3_1_value;
  wire [3:0]  _entries_io_dataSources_4_0_value;
  wire [3:0]  _entries_io_dataSources_4_1_value;
  wire [3:0]  _entries_io_dataSources_5_0_value;
  wire [3:0]  _entries_io_dataSources_5_1_value;
  wire [3:0]  _entries_io_dataSources_6_0_value;
  wire [3:0]  _entries_io_dataSources_6_1_value;
  wire [3:0]  _entries_io_dataSources_7_0_value;
  wire [3:0]  _entries_io_dataSources_7_1_value;
  wire [3:0]  _entries_io_dataSources_8_0_value;
  wire [3:0]  _entries_io_dataSources_8_1_value;
  wire [3:0]  _entries_io_dataSources_9_0_value;
  wire [3:0]  _entries_io_dataSources_9_1_value;
  wire [1:0]  _entries_io_loadDependency_0_0;
  wire [1:0]  _entries_io_loadDependency_0_1;
  wire [1:0]  _entries_io_loadDependency_0_2;
  wire [1:0]  _entries_io_loadDependency_1_0;
  wire [1:0]  _entries_io_loadDependency_1_1;
  wire [1:0]  _entries_io_loadDependency_1_2;
  wire [1:0]  _entries_io_loadDependency_2_0;
  wire [1:0]  _entries_io_loadDependency_2_1;
  wire [1:0]  _entries_io_loadDependency_2_2;
  wire [1:0]  _entries_io_loadDependency_3_0;
  wire [1:0]  _entries_io_loadDependency_3_1;
  wire [1:0]  _entries_io_loadDependency_3_2;
  wire [1:0]  _entries_io_loadDependency_4_0;
  wire [1:0]  _entries_io_loadDependency_4_1;
  wire [1:0]  _entries_io_loadDependency_4_2;
  wire [1:0]  _entries_io_loadDependency_5_0;
  wire [1:0]  _entries_io_loadDependency_5_1;
  wire [1:0]  _entries_io_loadDependency_5_2;
  wire [1:0]  _entries_io_loadDependency_6_0;
  wire [1:0]  _entries_io_loadDependency_6_1;
  wire [1:0]  _entries_io_loadDependency_6_2;
  wire [1:0]  _entries_io_loadDependency_7_0;
  wire [1:0]  _entries_io_loadDependency_7_1;
  wire [1:0]  _entries_io_loadDependency_7_2;
  wire [1:0]  _entries_io_loadDependency_8_0;
  wire [1:0]  _entries_io_loadDependency_8_1;
  wire [1:0]  _entries_io_loadDependency_8_2;
  wire [1:0]  _entries_io_loadDependency_9_0;
  wire [1:0]  _entries_io_loadDependency_9_1;
  wire [1:0]  _entries_io_loadDependency_9_2;
  wire [2:0]  _entries_io_exuSources_0_0_value;
  wire [2:0]  _entries_io_exuSources_0_1_value;
  wire [2:0]  _entries_io_exuSources_1_0_value;
  wire [2:0]  _entries_io_exuSources_1_1_value;
  wire [2:0]  _entries_io_exuSources_2_0_value;
  wire [2:0]  _entries_io_exuSources_2_1_value;
  wire [2:0]  _entries_io_exuSources_3_0_value;
  wire [2:0]  _entries_io_exuSources_3_1_value;
  wire [2:0]  _entries_io_exuSources_4_0_value;
  wire [2:0]  _entries_io_exuSources_4_1_value;
  wire [2:0]  _entries_io_exuSources_5_0_value;
  wire [2:0]  _entries_io_exuSources_5_1_value;
  wire [2:0]  _entries_io_exuSources_6_0_value;
  wire [2:0]  _entries_io_exuSources_6_1_value;
  wire [2:0]  _entries_io_exuSources_7_0_value;
  wire [2:0]  _entries_io_exuSources_7_1_value;
  wire [2:0]  _entries_io_exuSources_8_0_value;
  wire [2:0]  _entries_io_exuSources_8_1_value;
  wire [2:0]  _entries_io_exuSources_9_0_value;
  wire [2:0]  _entries_io_exuSources_9_1_value;
  wire        _entries_io_deqEntry_0_bits_status_robIdx_flag;
  wire [5:0]  _entries_io_deqEntry_0_bits_status_robIdx_value;
  wire        _entries_io_deqEntry_0_bits_status_fuType_0;
  wire        _entries_io_deqEntry_0_bits_status_fuType_1;
  wire        _entries_io_deqEntry_0_bits_status_fuType_2;
  wire        _entries_io_deqEntry_0_bits_status_fuType_3;
  wire        _entries_io_deqEntry_0_bits_status_fuType_6;
  wire        _entries_io_deqEntry_0_bits_status_fuType_28;
  wire        _entries_io_deqEntry_0_bits_status_fuType_29;
  wire [5:0]  _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
  wire [4:0]  _entries_io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx;
  wire [5:0]  _entries_io_deqEntry_0_bits_status_srcStatus_1_psrc;
  wire [4:0]  _entries_io_deqEntry_0_bits_status_srcStatus_1_regCacheIdx;
  wire [31:0] _entries_io_deqEntry_0_bits_imm;
  wire [8:0]  _entries_io_deqEntry_0_bits_payload_fuOpType;
  wire        _entries_io_deqEntry_0_bits_payload_rfWen;
  wire [3:0]  _entries_io_deqEntry_0_bits_payload_selImm;
  wire [7:0]  _entries_io_deqEntry_0_bits_payload_pdest;
  wire        _entries_io_deqEntry_1_bits_status_robIdx_flag;
  wire [5:0]  _entries_io_deqEntry_1_bits_status_robIdx_value;
  wire        _entries_io_deqEntry_1_bits_status_fuType_0;
  wire        _entries_io_deqEntry_1_bits_status_fuType_1;
  wire        _entries_io_deqEntry_1_bits_status_fuType_2;
  wire        _entries_io_deqEntry_1_bits_status_fuType_3;
  wire        _entries_io_deqEntry_1_bits_status_fuType_6;
  wire        _entries_io_deqEntry_1_bits_status_fuType_28;
  wire        _entries_io_deqEntry_1_bits_status_fuType_29;
  wire [5:0]  _entries_io_deqEntry_1_bits_status_srcStatus_0_psrc;
  wire [4:0]  _entries_io_deqEntry_1_bits_status_srcStatus_0_regCacheIdx;
  wire [5:0]  _entries_io_deqEntry_1_bits_status_srcStatus_1_psrc;
  wire [4:0]  _entries_io_deqEntry_1_bits_status_srcStatus_1_regCacheIdx;
  wire [31:0] _entries_io_deqEntry_1_bits_imm;
  wire        _entries_io_deqEntry_1_bits_payload_preDecodeInfo_isRVC;
  wire        _entries_io_deqEntry_1_bits_payload_pred_taken;
  wire        _entries_io_deqEntry_1_bits_payload_ftqPtr_flag;
  wire [2:0]  _entries_io_deqEntry_1_bits_payload_ftqPtr_value;
  wire [3:0]  _entries_io_deqEntry_1_bits_payload_ftqOffset;
  wire [8:0]  _entries_io_deqEntry_1_bits_payload_fuOpType;
  wire        _entries_io_deqEntry_1_bits_payload_rfWen;
  wire        _entries_io_deqEntry_1_bits_payload_fpWen;
  wire        _entries_io_deqEntry_1_bits_payload_vecWen;
  wire        _entries_io_deqEntry_1_bits_payload_v0Wen;
  wire        _entries_io_deqEntry_1_bits_payload_vlWen;
  wire [3:0]  _entries_io_deqEntry_1_bits_payload_selImm;
  wire [1:0]  _entries_io_deqEntry_1_bits_payload_fpu_typeTagOut;
  wire        _entries_io_deqEntry_1_bits_payload_fpu_wflags;
  wire [1:0]  _entries_io_deqEntry_1_bits_payload_fpu_typ;
  wire [2:0]  _entries_io_deqEntry_1_bits_payload_fpu_rm;
  wire [7:0]  _entries_io_deqEntry_1_bits_payload_pdest;
  wire        _entries_io_cancelDeqVec_0;
  wire        _entries_io_cancelDeqVec_1;
  wire [3:0]  _entries_io_simpEntryEnqSelVec_0;
  wire [3:0]  _entries_io_simpEntryEnqSelVec_1;
  wire [3:0]  _entries_io_compEntryEnqSelVec_0;
  wire [3:0]  _entries_io_compEntryEnqSelVec_1;
  wire        s0_doEnqSelValidVec_0 = io_enq_0_valid & io_enq_0_ready_0 & ~io_flush_valid;
  wire        s0_doEnqSelValidVec_1 = io_enq_1_valid & io_enq_1_ready_0 & ~io_flush_valid;
  wire        requestForTrans_2 = _entries_io_valid[2] & ~(_entries_io_issued[2]);
  wire        requestForTrans_3 = _entries_io_valid[3] & ~(_entries_io_issued[3]);
  wire        requestForTrans_4 = _entries_io_valid[4] & ~(_entries_io_issued[4]);
  wire        requestForTrans_5 = _entries_io_valid[5] & ~(_entries_io_issued[5]);
  wire        canIssueVec_0 = _entries_io_canIssue[0];
  wire        canIssueVec_1 = _entries_io_canIssue[1];
  wire        canIssueVec_2 = _entries_io_canIssue[2];
  wire        canIssueVec_3 = _entries_io_canIssue[3];
  wire        canIssueVec_4 = _entries_io_canIssue[4];
  wire        canIssueVec_5 = _entries_io_canIssue[5];
  wire        canIssueVec_6 = _entries_io_canIssue[6];
  wire        canIssueVec_7 = _entries_io_canIssue[7];
  wire        canIssueVec_8 = _entries_io_canIssue[8];
  wire        canIssueVec_9 = _entries_io_canIssue[9];
  wire [1:0]  finalLoadDependency_0_0 =
    (_deqSelOHVec_0_T_7[0] ? _entries_io_loadDependency_0_0 : 2'h0)
    | (_deqSelOHVec_0_T_7[1] ? _entries_io_loadDependency_1_0 : 2'h0)
    | (_deqSelOHVec_0_T_2[0] ? _entries_io_loadDependency_2_0 : 2'h0)
    | (_deqSelOHVec_0_T_2[1] ? _entries_io_loadDependency_3_0 : 2'h0)
    | (_deqSelOHVec_0_T_2[2] ? _entries_io_loadDependency_4_0 : 2'h0)
    | (_deqSelOHVec_0_T_2[3] ? _entries_io_loadDependency_5_0 : 2'h0)
    | (_age_2_io_out_0[0] ? _entries_io_loadDependency_6_0 : 2'h0)
    | (_age_2_io_out_0[1] ? _entries_io_loadDependency_7_0 : 2'h0)
    | (_age_2_io_out_0[2] ? _entries_io_loadDependency_8_0 : 2'h0)
    | (_age_2_io_out_0[3] ? _entries_io_loadDependency_9_0 : 2'h0);
  wire [1:0]  finalLoadDependency_0_1 =
    (_deqSelOHVec_0_T_7[0] ? _entries_io_loadDependency_0_1 : 2'h0)
    | (_deqSelOHVec_0_T_7[1] ? _entries_io_loadDependency_1_1 : 2'h0)
    | (_deqSelOHVec_0_T_2[0] ? _entries_io_loadDependency_2_1 : 2'h0)
    | (_deqSelOHVec_0_T_2[1] ? _entries_io_loadDependency_3_1 : 2'h0)
    | (_deqSelOHVec_0_T_2[2] ? _entries_io_loadDependency_4_1 : 2'h0)
    | (_deqSelOHVec_0_T_2[3] ? _entries_io_loadDependency_5_1 : 2'h0)
    | (_age_2_io_out_0[0] ? _entries_io_loadDependency_6_1 : 2'h0)
    | (_age_2_io_out_0[1] ? _entries_io_loadDependency_7_1 : 2'h0)
    | (_age_2_io_out_0[2] ? _entries_io_loadDependency_8_1 : 2'h0)
    | (_age_2_io_out_0[3] ? _entries_io_loadDependency_9_1 : 2'h0);
  wire [1:0]  finalLoadDependency_0_2 =
    (_deqSelOHVec_0_T_7[0] ? _entries_io_loadDependency_0_2 : 2'h0)
    | (_deqSelOHVec_0_T_7[1] ? _entries_io_loadDependency_1_2 : 2'h0)
    | (_deqSelOHVec_0_T_2[0] ? _entries_io_loadDependency_2_2 : 2'h0)
    | (_deqSelOHVec_0_T_2[1] ? _entries_io_loadDependency_3_2 : 2'h0)
    | (_deqSelOHVec_0_T_2[2] ? _entries_io_loadDependency_4_2 : 2'h0)
    | (_deqSelOHVec_0_T_2[3] ? _entries_io_loadDependency_5_2 : 2'h0)
    | (_age_2_io_out_0[0] ? _entries_io_loadDependency_6_2 : 2'h0)
    | (_age_2_io_out_0[1] ? _entries_io_loadDependency_7_2 : 2'h0)
    | (_age_2_io_out_0[2] ? _entries_io_loadDependency_8_2 : 2'h0)
    | (_age_2_io_out_0[3] ? _entries_io_loadDependency_9_2 : 2'h0);
  wire        _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_0_bits_psrc_0 == 8'h0;
  wire        _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6 =
    io_enq_0_bits_psrc_1 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_1_bits_psrc_0 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6 =
    io_enq_1_bits_psrc_1 == 8'h0;
  wire [34:0] fuTypeVec_0;
  wire [34:0] fuTypeVec_1;
  wire [34:0] fuTypeVec_2;
  wire [34:0] fuTypeVec_3;
  wire [34:0] fuTypeVec_4;
  wire [34:0] fuTypeVec_5;
  wire [34:0] fuTypeVec_6;
  wire [34:0] fuTypeVec_7;
  wire [34:0] fuTypeVec_8;
  wire [34:0] fuTypeVec_9;
  wire        deqCanAcceptVec_1_0 =
    fuTypeVec_0[1] | fuTypeVec_0[0] | fuTypeVec_0[2] | fuTypeVec_0[28] | fuTypeVec_0[29]
    | fuTypeVec_0[3];
  wire        deqCanAcceptVec_1_1 =
    fuTypeVec_1[1] | fuTypeVec_1[0] | fuTypeVec_1[2] | fuTypeVec_1[28] | fuTypeVec_1[29]
    | fuTypeVec_1[3];
  wire        deqCanAcceptVec_1_2 =
    fuTypeVec_2[1] | fuTypeVec_2[0] | fuTypeVec_2[2] | fuTypeVec_2[28] | fuTypeVec_2[29]
    | fuTypeVec_2[3];
  wire        deqCanAcceptVec_1_3 =
    fuTypeVec_3[1] | fuTypeVec_3[0] | fuTypeVec_3[2] | fuTypeVec_3[28] | fuTypeVec_3[29]
    | fuTypeVec_3[3];
  wire        deqCanAcceptVec_1_4 =
    fuTypeVec_4[1] | fuTypeVec_4[0] | fuTypeVec_4[2] | fuTypeVec_4[28] | fuTypeVec_4[29]
    | fuTypeVec_4[3];
  wire        deqCanAcceptVec_1_5 =
    fuTypeVec_5[1] | fuTypeVec_5[0] | fuTypeVec_5[2] | fuTypeVec_5[28] | fuTypeVec_5[29]
    | fuTypeVec_5[3];
  wire        deqCanAcceptVec_1_6 =
    fuTypeVec_6[1] | fuTypeVec_6[0] | fuTypeVec_6[2] | fuTypeVec_6[28] | fuTypeVec_6[29]
    | fuTypeVec_6[3];
  wire        deqCanAcceptVec_1_7 =
    fuTypeVec_7[1] | fuTypeVec_7[0] | fuTypeVec_7[2] | fuTypeVec_7[28] | fuTypeVec_7[29]
    | fuTypeVec_7[3];
  wire        deqCanAcceptVec_1_8 =
    fuTypeVec_8[1] | fuTypeVec_8[0] | fuTypeVec_8[2] | fuTypeVec_8[28] | fuTypeVec_8[29]
    | fuTypeVec_8[3];
  wire        deqCanAcceptVec_1_9 =
    fuTypeVec_9[1] | fuTypeVec_9[0] | fuTypeVec_9[2] | fuTypeVec_9[28] | fuTypeVec_9[29]
    | fuTypeVec_9[3];
  wire [9:0]  canIssueMergeAllBusy_0 =
    {canIssueVec_9,
     canIssueVec_8,
     canIssueVec_7,
     canIssueVec_6,
     canIssueVec_5,
     canIssueVec_4,
     canIssueVec_3,
     canIssueVec_2,
     canIssueVec_1,
     canIssueVec_0} & ~_intWbBusyTableRead_0_io_out_fuBusyTableMask;
  wire [9:0]  canIssueMergeAllBusy_1 =
    {canIssueVec_9,
     canIssueVec_8,
     canIssueVec_7,
     canIssueVec_6,
     canIssueVec_5,
     canIssueVec_4,
     canIssueVec_3,
     canIssueVec_2,
     canIssueVec_1,
     canIssueVec_0} & ~_fuBusyTableRead_1_io_out_fuBusyTableMask
    & ~_fpWbBusyTableRead_1_io_out_fuBusyTableMask
    & ~_vfWbBusyTableRead_1_io_out_fuBusyTableMask
    & ~_v0WbBusyTableRead_1_io_out_fuBusyTableMask;
  wire [9:0]  deqCanIssue_0 =
    canIssueMergeAllBusy_0
    & {fuTypeVec_9[6],
       fuTypeVec_8[6],
       fuTypeVec_7[6],
       fuTypeVec_6[6],
       fuTypeVec_5[6],
       fuTypeVec_4[6],
       fuTypeVec_3[6],
       fuTypeVec_2[6],
       fuTypeVec_1[6],
       fuTypeVec_0[6]};
  wire [9:0]  deqCanIssue_1 =
    canIssueMergeAllBusy_1
    & {deqCanAcceptVec_1_9,
       deqCanAcceptVec_1_8,
       deqCanAcceptVec_1_7,
       deqCanAcceptVec_1_6,
       deqCanAcceptVec_1_5,
       deqCanAcceptVec_1_4,
       deqCanAcceptVec_1_3,
       deqCanAcceptVec_1_2,
       deqCanAcceptVec_1_1,
       deqCanAcceptVec_1_0};
  assign simpAgeDetectRequest_0 = deqCanIssue_0[5:2];
  assign simpAgeDetectRequest_1 = deqCanIssue_1[5:2];
  assign _deqCanIssue_0_9to6 = deqCanIssue_0[9:6];
  assign _deqCanIssue_1_9to6 = deqCanIssue_1[9:6];
  wire        deqSelValidVec_0 =
    (|_deqCanIssue_0_9to6) | (|simpAgeDetectRequest_0) | (|(deqCanIssue_0[1:0]));
  assign _deqSelOHVec_0_T_2 = {4{~(|_deqCanIssue_0_9to6)}} & _age_1_io_out_0;
  assign _deqSelOHVec_0_T_7 =
    {2{~(|_deqCanIssue_0_9to6) & ~(|simpAgeDetectRequest_0)}} & _age_io_out_0;
  wire        deqSelValidVec_1 =
    (|_deqCanIssue_1_9to6) | (|simpAgeDetectRequest_1) | (|(deqCanIssue_1[1:0]));
  wire [3:0]  _deqSelOHVec_1_T_2 = {4{~(|_deqCanIssue_1_9to6)}} & _age_1_io_out_1;
  wire [1:0]  _deqSelOHVec_1_T_7 =
    {2{~(|_deqCanIssue_1_9to6) & ~(|simpAgeDetectRequest_1)}} & _age_io_out_1;
  wire        deqBeforeDly_0_valid = deqSelValidVec_0 & ~_entries_io_cancelDeqVec_0;
  wire [34:0] deqBeforeDly_0_bits_common_fuType =
    {5'h0,
     _entries_io_deqEntry_0_bits_status_fuType_29,
     _entries_io_deqEntry_0_bits_status_fuType_28,
     21'h0,
     _entries_io_deqEntry_0_bits_status_fuType_6,
     2'h0,
     _entries_io_deqEntry_0_bits_status_fuType_3,
     _entries_io_deqEntry_0_bits_status_fuType_2,
     _entries_io_deqEntry_0_bits_status_fuType_1,
     _entries_io_deqEntry_0_bits_status_fuType_0};
  assign deqBeforeDly_1_valid = deqSelValidVec_1 & ~_entries_io_cancelDeqVec_1;
  wire [34:0] toBusyTableDeqResp_1_bits_fuType =
    {5'h0,
     _entries_io_deqEntry_1_bits_status_fuType_29,
     _entries_io_deqEntry_1_bits_status_fuType_28,
     21'h0,
     _entries_io_deqEntry_1_bits_status_fuType_6,
     2'h0,
     _entries_io_deqEntry_1_bits_status_fuType_3,
     _entries_io_deqEntry_1_bits_status_fuType_2,
     _entries_io_deqEntry_1_bits_status_fuType_1,
     _entries_io_deqEntry_1_bits_status_fuType_0};
  reg         deqDelay_1_valid;
  reg  [5:0]  deqDelay_1_bits_rf_1_0_addr;
  reg  [5:0]  deqDelay_1_bits_rf_0_0_addr;
  reg  [4:0]  deqDelay_1_bits_rcIdx_0;
  reg  [4:0]  deqDelay_1_bits_rcIdx_1;
  reg  [3:0]  deqDelay_1_bits_immType;
  reg  [34:0] deqDelay_1_bits_common_fuType;
  reg  [8:0]  deqDelay_1_bits_common_fuOpType;
  reg  [63:0] deqDelay_1_bits_common_imm;
  reg         deqDelay_1_bits_common_robIdx_flag;
  reg  [5:0]  deqDelay_1_bits_common_robIdx_value;
  reg  [7:0]  deqDelay_1_bits_common_pdest;
  reg         deqDelay_1_bits_common_rfWen;
  reg         deqDelay_1_bits_common_fpWen;
  reg         deqDelay_1_bits_common_vecWen;
  reg         deqDelay_1_bits_common_v0Wen;
  reg         deqDelay_1_bits_common_vlWen;
  reg  [1:0]  deqDelay_1_bits_common_fpu_typeTagOut;
  reg         deqDelay_1_bits_common_fpu_wflags;
  reg  [1:0]  deqDelay_1_bits_common_fpu_typ;
  reg  [2:0]  deqDelay_1_bits_common_fpu_rm;
  reg         deqDelay_1_bits_common_preDecode_isRVC;
  reg         deqDelay_1_bits_common_ftqIdx_flag;
  reg  [2:0]  deqDelay_1_bits_common_ftqIdx_value;
  reg  [3:0]  deqDelay_1_bits_common_ftqOffset;
  reg         deqDelay_1_bits_common_predictInfo_taken;
  reg  [3:0]  deqDelay_1_bits_common_dataSources_0_value;
  reg  [3:0]  deqDelay_1_bits_common_dataSources_1_value;
  reg  [2:0]  deqDelay_1_bits_common_exuSources_0_value;
  reg  [2:0]  deqDelay_1_bits_common_exuSources_1_value;
  reg  [1:0]  deqDelay_1_bits_common_loadDependency_0;
  reg  [1:0]  deqDelay_1_bits_common_loadDependency_1;
  reg  [1:0]  deqDelay_1_bits_common_loadDependency_2;
  reg         deqDelay_0_valid;
  reg  [5:0]  deqDelay_0_bits_rf_1_0_addr;
  reg  [5:0]  deqDelay_0_bits_rf_0_0_addr;
  reg  [4:0]  deqDelay_0_bits_rcIdx_0;
  reg  [4:0]  deqDelay_0_bits_rcIdx_1;
  reg  [3:0]  deqDelay_0_bits_immType;
  reg  [34:0] deqDelay_0_bits_common_fuType;
  reg  [8:0]  deqDelay_0_bits_common_fuOpType;
  reg  [63:0] deqDelay_0_bits_common_imm;
  reg         deqDelay_0_bits_common_robIdx_flag;
  reg  [5:0]  deqDelay_0_bits_common_robIdx_value;
  reg  [5:0]  deqDelay_0_bits_common_pdest;
  reg         deqDelay_0_bits_common_rfWen;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_0_value;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_1_value;
  reg  [2:0]  deqDelay_0_bits_common_exuSources_0_value;
  reg  [2:0]  deqDelay_0_bits_common_exuSources_1_value;
  reg  [1:0]  deqDelay_0_bits_common_loadDependency_0;
  reg  [1:0]  deqDelay_0_bits_common_loadDependency_1;
  reg  [1:0]  deqDelay_0_bits_common_loadDependency_2;
  wire        enqHasValid = _entries_io_valid[0] | _entries_io_valid[1];
  wire        enqHasIssued =
    _entries_io_valid[0] & _entries_io_issued[0] | _entries_io_valid[1]
    & _entries_io_issued[1];
  reg  [4:0]  io_validCntDeqVec_0_REG;
  reg  [4:0]  io_validCntDeqVec_1_REG;
  wire        simpCanotIn =
    _entries_io_valid[5:2] == 4'hE | _entries_io_valid[5:2] == 4'hD
    | _entries_io_valid[5:2] == 4'hB | _entries_io_valid[5:2] == 4'h7
    | _entries_io_valid[2] & _entries_io_valid[3] & _entries_io_valid[4]
    & _entries_io_valid[5];
  assign io_enq_0_ready_0 = (~simpCanotIn | ~enqHasValid) & ~enqHasIssued;
  assign io_enq_1_ready_0 = (~simpCanotIn | ~enqHasValid) & ~enqHasIssued;
  always @(posedge clock) begin
    deqDelay_1_valid <= deqBeforeDly_1_valid;
    if (|_entries_io_valid) begin
      deqDelay_1_bits_rf_1_0_addr <= _entries_io_deqEntry_1_bits_status_srcStatus_1_psrc;
      deqDelay_1_bits_rf_0_0_addr <= _entries_io_deqEntry_1_bits_status_srcStatus_0_psrc;
      deqDelay_1_bits_rcIdx_0 <=
        _entries_io_deqEntry_1_bits_status_srcStatus_0_regCacheIdx;
      deqDelay_1_bits_rcIdx_1 <=
        _entries_io_deqEntry_1_bits_status_srcStatus_1_regCacheIdx;
      deqDelay_1_bits_immType <= _entries_io_deqEntry_1_bits_payload_selImm;
      deqDelay_1_bits_common_fuType <= toBusyTableDeqResp_1_bits_fuType;
      deqDelay_1_bits_common_fuOpType <= _entries_io_deqEntry_1_bits_payload_fuOpType;
      deqDelay_1_bits_common_imm <= {32'h0, _entries_io_deqEntry_1_bits_imm};
      deqDelay_1_bits_common_robIdx_flag <=
        _entries_io_deqEntry_1_bits_status_robIdx_flag;
      deqDelay_1_bits_common_robIdx_value <=
        _entries_io_deqEntry_1_bits_status_robIdx_value;
      deqDelay_1_bits_common_pdest <= _entries_io_deqEntry_1_bits_payload_pdest;
      deqDelay_1_bits_common_rfWen <= _entries_io_deqEntry_1_bits_payload_rfWen;
      deqDelay_1_bits_common_fpWen <= _entries_io_deqEntry_1_bits_payload_fpWen;
      deqDelay_1_bits_common_vecWen <= _entries_io_deqEntry_1_bits_payload_vecWen;
      deqDelay_1_bits_common_v0Wen <= _entries_io_deqEntry_1_bits_payload_v0Wen;
      deqDelay_1_bits_common_vlWen <= _entries_io_deqEntry_1_bits_payload_vlWen;
      deqDelay_1_bits_common_fpu_typeTagOut <=
        _entries_io_deqEntry_1_bits_payload_fpu_typeTagOut;
      deqDelay_1_bits_common_fpu_wflags <= _entries_io_deqEntry_1_bits_payload_fpu_wflags;
      deqDelay_1_bits_common_fpu_typ <= _entries_io_deqEntry_1_bits_payload_fpu_typ;
      deqDelay_1_bits_common_fpu_rm <= _entries_io_deqEntry_1_bits_payload_fpu_rm;
      deqDelay_1_bits_common_preDecode_isRVC <=
        _entries_io_deqEntry_1_bits_payload_preDecodeInfo_isRVC;
      deqDelay_1_bits_common_ftqIdx_flag <=
        _entries_io_deqEntry_1_bits_payload_ftqPtr_flag;
      deqDelay_1_bits_common_ftqIdx_value <=
        _entries_io_deqEntry_1_bits_payload_ftqPtr_value;
      deqDelay_1_bits_common_ftqOffset <= _entries_io_deqEntry_1_bits_payload_ftqOffset;
      deqDelay_1_bits_common_predictInfo_taken <=
        _entries_io_deqEntry_1_bits_payload_pred_taken;
      deqDelay_1_bits_common_dataSources_0_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_dataSources_0_0_value : 4'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_dataSources_1_0_value : 4'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_dataSources_2_0_value : 4'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_dataSources_3_0_value : 4'h0)
        | (_deqSelOHVec_1_T_2[2] ? _entries_io_dataSources_4_0_value : 4'h0)
        | (_deqSelOHVec_1_T_2[3] ? _entries_io_dataSources_5_0_value : 4'h0)
        | (_age_2_io_out_1[0] ? _entries_io_dataSources_6_0_value : 4'h0)
        | (_age_2_io_out_1[1] ? _entries_io_dataSources_7_0_value : 4'h0)
        | (_age_2_io_out_1[2] ? _entries_io_dataSources_8_0_value : 4'h0)
        | (_age_2_io_out_1[3] ? _entries_io_dataSources_9_0_value : 4'h0);
      deqDelay_1_bits_common_dataSources_1_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_dataSources_0_1_value : 4'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_dataSources_1_1_value : 4'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_dataSources_2_1_value : 4'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_dataSources_3_1_value : 4'h0)
        | (_deqSelOHVec_1_T_2[2] ? _entries_io_dataSources_4_1_value : 4'h0)
        | (_deqSelOHVec_1_T_2[3] ? _entries_io_dataSources_5_1_value : 4'h0)
        | (_age_2_io_out_1[0] ? _entries_io_dataSources_6_1_value : 4'h0)
        | (_age_2_io_out_1[1] ? _entries_io_dataSources_7_1_value : 4'h0)
        | (_age_2_io_out_1[2] ? _entries_io_dataSources_8_1_value : 4'h0)
        | (_age_2_io_out_1[3] ? _entries_io_dataSources_9_1_value : 4'h0);
      deqDelay_1_bits_common_exuSources_0_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_exuSources_0_0_value : 3'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_exuSources_1_0_value : 3'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_exuSources_2_0_value : 3'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_exuSources_3_0_value : 3'h0)
        | (_deqSelOHVec_1_T_2[2] ? _entries_io_exuSources_4_0_value : 3'h0)
        | (_deqSelOHVec_1_T_2[3] ? _entries_io_exuSources_5_0_value : 3'h0)
        | (_age_2_io_out_1[0] ? _entries_io_exuSources_6_0_value : 3'h0)
        | (_age_2_io_out_1[1] ? _entries_io_exuSources_7_0_value : 3'h0)
        | (_age_2_io_out_1[2] ? _entries_io_exuSources_8_0_value : 3'h0)
        | (_age_2_io_out_1[3] ? _entries_io_exuSources_9_0_value : 3'h0);
      deqDelay_1_bits_common_exuSources_1_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_exuSources_0_1_value : 3'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_exuSources_1_1_value : 3'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_exuSources_2_1_value : 3'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_exuSources_3_1_value : 3'h0)
        | (_deqSelOHVec_1_T_2[2] ? _entries_io_exuSources_4_1_value : 3'h0)
        | (_deqSelOHVec_1_T_2[3] ? _entries_io_exuSources_5_1_value : 3'h0)
        | (_age_2_io_out_1[0] ? _entries_io_exuSources_6_1_value : 3'h0)
        | (_age_2_io_out_1[1] ? _entries_io_exuSources_7_1_value : 3'h0)
        | (_age_2_io_out_1[2] ? _entries_io_exuSources_8_1_value : 3'h0)
        | (_age_2_io_out_1[3] ? _entries_io_exuSources_9_1_value : 3'h0);
      deqDelay_1_bits_common_loadDependency_0 <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_loadDependency_0_0 : 2'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_loadDependency_1_0 : 2'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_loadDependency_2_0 : 2'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_loadDependency_3_0 : 2'h0)
        | (_deqSelOHVec_1_T_2[2] ? _entries_io_loadDependency_4_0 : 2'h0)
        | (_deqSelOHVec_1_T_2[3] ? _entries_io_loadDependency_5_0 : 2'h0)
        | (_age_2_io_out_1[0] ? _entries_io_loadDependency_6_0 : 2'h0)
        | (_age_2_io_out_1[1] ? _entries_io_loadDependency_7_0 : 2'h0)
        | (_age_2_io_out_1[2] ? _entries_io_loadDependency_8_0 : 2'h0)
        | (_age_2_io_out_1[3] ? _entries_io_loadDependency_9_0 : 2'h0);
      deqDelay_1_bits_common_loadDependency_1 <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_loadDependency_0_1 : 2'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_loadDependency_1_1 : 2'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_loadDependency_2_1 : 2'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_loadDependency_3_1 : 2'h0)
        | (_deqSelOHVec_1_T_2[2] ? _entries_io_loadDependency_4_1 : 2'h0)
        | (_deqSelOHVec_1_T_2[3] ? _entries_io_loadDependency_5_1 : 2'h0)
        | (_age_2_io_out_1[0] ? _entries_io_loadDependency_6_1 : 2'h0)
        | (_age_2_io_out_1[1] ? _entries_io_loadDependency_7_1 : 2'h0)
        | (_age_2_io_out_1[2] ? _entries_io_loadDependency_8_1 : 2'h0)
        | (_age_2_io_out_1[3] ? _entries_io_loadDependency_9_1 : 2'h0);
      deqDelay_1_bits_common_loadDependency_2 <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_loadDependency_0_2 : 2'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_loadDependency_1_2 : 2'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_loadDependency_2_2 : 2'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_loadDependency_3_2 : 2'h0)
        | (_deqSelOHVec_1_T_2[2] ? _entries_io_loadDependency_4_2 : 2'h0)
        | (_deqSelOHVec_1_T_2[3] ? _entries_io_loadDependency_5_2 : 2'h0)
        | (_age_2_io_out_1[0] ? _entries_io_loadDependency_6_2 : 2'h0)
        | (_age_2_io_out_1[1] ? _entries_io_loadDependency_7_2 : 2'h0)
        | (_age_2_io_out_1[2] ? _entries_io_loadDependency_8_2 : 2'h0)
        | (_age_2_io_out_1[3] ? _entries_io_loadDependency_9_2 : 2'h0);
    end
    deqDelay_0_valid <= deqBeforeDly_0_valid;
    if (|_entries_io_valid) begin
      deqDelay_0_bits_rf_1_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_1_psrc;
      deqDelay_0_bits_rf_0_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
      deqDelay_0_bits_rcIdx_0 <=
        _entries_io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx;
      deqDelay_0_bits_rcIdx_1 <=
        _entries_io_deqEntry_0_bits_status_srcStatus_1_regCacheIdx;
      deqDelay_0_bits_immType <= _entries_io_deqEntry_0_bits_payload_selImm;
      deqDelay_0_bits_common_fuType <= deqBeforeDly_0_bits_common_fuType;
      deqDelay_0_bits_common_fuOpType <= _entries_io_deqEntry_0_bits_payload_fuOpType;
      deqDelay_0_bits_common_imm <= {32'h0, _entries_io_deqEntry_0_bits_imm};
      deqDelay_0_bits_common_robIdx_flag <=
        _entries_io_deqEntry_0_bits_status_robIdx_flag;
      deqDelay_0_bits_common_robIdx_value <=
        _entries_io_deqEntry_0_bits_status_robIdx_value;
      deqDelay_0_bits_common_pdest <= _entries_io_deqEntry_0_bits_payload_pdest[5:0];
      deqDelay_0_bits_common_rfWen <= _entries_io_deqEntry_0_bits_payload_rfWen;
      deqDelay_0_bits_common_dataSources_0_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_0_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[2] ? _entries_io_dataSources_4_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[3] ? _entries_io_dataSources_5_0_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_6_0_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_7_0_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_8_0_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_9_0_value : 4'h0);
      deqDelay_0_bits_common_dataSources_1_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_1_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[2] ? _entries_io_dataSources_4_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[3] ? _entries_io_dataSources_5_1_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_6_1_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_7_1_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_8_1_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_9_1_value : 4'h0);
      deqDelay_0_bits_common_exuSources_0_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_exuSources_0_0_value : 3'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_exuSources_1_0_value : 3'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_exuSources_2_0_value : 3'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_exuSources_3_0_value : 3'h0)
        | (_deqSelOHVec_0_T_2[2] ? _entries_io_exuSources_4_0_value : 3'h0)
        | (_deqSelOHVec_0_T_2[3] ? _entries_io_exuSources_5_0_value : 3'h0)
        | (_age_2_io_out_0[0] ? _entries_io_exuSources_6_0_value : 3'h0)
        | (_age_2_io_out_0[1] ? _entries_io_exuSources_7_0_value : 3'h0)
        | (_age_2_io_out_0[2] ? _entries_io_exuSources_8_0_value : 3'h0)
        | (_age_2_io_out_0[3] ? _entries_io_exuSources_9_0_value : 3'h0);
      deqDelay_0_bits_common_exuSources_1_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_exuSources_0_1_value : 3'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_exuSources_1_1_value : 3'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_exuSources_2_1_value : 3'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_exuSources_3_1_value : 3'h0)
        | (_deqSelOHVec_0_T_2[2] ? _entries_io_exuSources_4_1_value : 3'h0)
        | (_deqSelOHVec_0_T_2[3] ? _entries_io_exuSources_5_1_value : 3'h0)
        | (_age_2_io_out_0[0] ? _entries_io_exuSources_6_1_value : 3'h0)
        | (_age_2_io_out_0[1] ? _entries_io_exuSources_7_1_value : 3'h0)
        | (_age_2_io_out_0[2] ? _entries_io_exuSources_8_1_value : 3'h0)
        | (_age_2_io_out_0[3] ? _entries_io_exuSources_9_1_value : 3'h0);
      deqDelay_0_bits_common_loadDependency_0 <= finalLoadDependency_0_0;
      deqDelay_0_bits_common_loadDependency_1 <= finalLoadDependency_0_1;
      deqDelay_0_bits_common_loadDependency_2 <= finalLoadDependency_0_2;
    end
    io_validCntDeqVec_0_REG <=
      5'(5'({3'h0,
             2'({1'h0, _entries_io_valid[0] & fuTypeVec_0[6]}
                + {1'h0, _entries_io_valid[1] & fuTypeVec_1[6]})}
            + {1'h0,
               4'({1'h0,
                   3'({1'h0,
                       2'({1'h0, _entries_io_valid[2] & fuTypeVec_2[6]}
                          + {1'h0, _entries_io_valid[3] & fuTypeVec_3[6]})}
                      + {1'h0,
                         2'({1'h0, _entries_io_valid[4] & fuTypeVec_4[6]}
                            + {1'h0, _entries_io_valid[5] & fuTypeVec_5[6]})})}
                  + {1'h0,
                     3'({1'h0,
                         2'({1'h0, _entries_io_valid[6] & fuTypeVec_6[6]}
                            + {1'h0, _entries_io_valid[7] & fuTypeVec_7[6]})}
                        + {1'h0,
                           2'({1'h0, _entries_io_valid[8] & fuTypeVec_8[6]}
                              + {1'h0, _entries_io_valid[9] & fuTypeVec_9[6]})})})})
         - {4'h0, io_deqDelay_0_ready & deqDelay_0_valid});
    io_validCntDeqVec_1_REG <=
      5'(5'({3'h0,
             2'({1'h0, _entries_io_valid[0] & deqCanAcceptVec_1_0}
                + {1'h0, _entries_io_valid[1] & deqCanAcceptVec_1_1})}
            + {1'h0,
               4'({1'h0,
                   3'({1'h0,
                       2'({1'h0, _entries_io_valid[2] & deqCanAcceptVec_1_2}
                          + {1'h0, _entries_io_valid[3] & deqCanAcceptVec_1_3})}
                      + {1'h0,
                         2'({1'h0, _entries_io_valid[4] & deqCanAcceptVec_1_4}
                            + {1'h0, _entries_io_valid[5] & deqCanAcceptVec_1_5})})}
                  + {1'h0,
                     3'({1'h0,
                         2'({1'h0, _entries_io_valid[6] & deqCanAcceptVec_1_6}
                            + {1'h0, _entries_io_valid[7] & deqCanAcceptVec_1_7})}
                        + {1'h0,
                           2'({1'h0, _entries_io_valid[8] & deqCanAcceptVec_1_8}
                              + {1'h0, _entries_io_valid[9] & deqCanAcceptVec_1_9})})})})
         - {4'h0, io_deqDelay_1_ready & deqDelay_1_valid});
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:73];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h4A; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        deqDelay_1_valid = _RANDOM[7'h8][0];
        deqDelay_1_bits_rf_1_0_addr = _RANDOM[7'h8][6:1];
        deqDelay_1_bits_rf_0_0_addr = _RANDOM[7'h8][15:10];
        deqDelay_1_bits_rcIdx_0 = _RANDOM[7'h8][31:27];
        deqDelay_1_bits_rcIdx_1 = _RANDOM[7'h9][4:0];
        deqDelay_1_bits_immType = _RANDOM[7'h9][8:5];
        deqDelay_1_bits_common_fuType = {_RANDOM[7'h9][31:9], _RANDOM[7'hA][11:0]};
        deqDelay_1_bits_common_fuOpType = _RANDOM[7'hA][20:12];
        deqDelay_1_bits_common_imm =
          {_RANDOM[7'hE][31:21], _RANDOM[7'hF], _RANDOM[7'h10][20:0]};
        deqDelay_1_bits_common_robIdx_flag = _RANDOM[7'h10][26];
        deqDelay_1_bits_common_robIdx_value = {_RANDOM[7'h10][31:27], _RANDOM[7'h11][0]};
        deqDelay_1_bits_common_pdest = _RANDOM[7'h11][13:6];
        deqDelay_1_bits_common_rfWen = _RANDOM[7'h11][14];
        deqDelay_1_bits_common_fpWen = _RANDOM[7'h11][15];
        deqDelay_1_bits_common_vecWen = _RANDOM[7'h11][16];
        deqDelay_1_bits_common_v0Wen = _RANDOM[7'h11][17];
        deqDelay_1_bits_common_vlWen = _RANDOM[7'h11][18];
        deqDelay_1_bits_common_fpu_typeTagOut = _RANDOM[7'h11][20:19];
        deqDelay_1_bits_common_fpu_wflags = _RANDOM[7'h11][21];
        deqDelay_1_bits_common_fpu_typ = _RANDOM[7'h11][23:22];
        deqDelay_1_bits_common_fpu_rm = _RANDOM[7'h11][28:26];
        deqDelay_1_bits_common_preDecode_isRVC = _RANDOM[7'h13][16];
        deqDelay_1_bits_common_ftqIdx_flag = _RANDOM[7'h13][21];
        deqDelay_1_bits_common_ftqIdx_value = _RANDOM[7'h13][24:22];
        deqDelay_1_bits_common_ftqOffset = _RANDOM[7'h13][28:25];
        deqDelay_1_bits_common_predictInfo_taken = _RANDOM[7'h15][15];
        deqDelay_1_bits_common_dataSources_0_value = _RANDOM[7'h15][19:16];
        deqDelay_1_bits_common_dataSources_1_value = _RANDOM[7'h15][23:20];
        deqDelay_1_bits_common_exuSources_0_value = _RANDOM[7'h15][26:24];
        deqDelay_1_bits_common_exuSources_1_value = _RANDOM[7'h15][29:27];
        deqDelay_1_bits_common_loadDependency_0 = _RANDOM[7'h16][5:4];
        deqDelay_1_bits_common_loadDependency_1 = _RANDOM[7'h16][7:6];
        deqDelay_1_bits_common_loadDependency_2 = _RANDOM[7'h16][9:8];
        deqDelay_0_valid = _RANDOM[7'h2A][21];
        deqDelay_0_bits_rf_1_0_addr = _RANDOM[7'h2A][27:22];
        deqDelay_0_bits_rf_0_0_addr = {_RANDOM[7'h2A][31], _RANDOM[7'h2B][4:0]};
        deqDelay_0_bits_rcIdx_0 = _RANDOM[7'h2B][20:16];
        deqDelay_0_bits_rcIdx_1 = _RANDOM[7'h2B][25:21];
        deqDelay_0_bits_immType = _RANDOM[7'h2B][29:26];
        deqDelay_0_bits_common_fuType =
          {_RANDOM[7'h2B][31:30], _RANDOM[7'h2C], _RANDOM[7'h2D][0]};
        deqDelay_0_bits_common_fuOpType = _RANDOM[7'h2D][9:1];
        deqDelay_0_bits_common_imm =
          {_RANDOM[7'h31][31:10], _RANDOM[7'h32], _RANDOM[7'h33][9:0]};
        deqDelay_0_bits_common_robIdx_flag = _RANDOM[7'h33][10];
        deqDelay_0_bits_common_robIdx_value = _RANDOM[7'h33][16:11];
        deqDelay_0_bits_common_pdest = _RANDOM[7'h33][27:22];
        deqDelay_0_bits_common_rfWen = _RANDOM[7'h33][28];
        deqDelay_0_bits_common_dataSources_0_value =
          {_RANDOM[7'h33][31:29], _RANDOM[7'h34][0]};
        deqDelay_0_bits_common_dataSources_1_value = _RANDOM[7'h34][4:1];
        deqDelay_0_bits_common_exuSources_0_value = _RANDOM[7'h34][7:5];
        deqDelay_0_bits_common_exuSources_1_value = _RANDOM[7'h34][10:8];
        deqDelay_0_bits_common_loadDependency_0 = _RANDOM[7'h34][18:17];
        deqDelay_0_bits_common_loadDependency_1 = _RANDOM[7'h34][20:19];
        deqDelay_0_bits_common_loadDependency_2 = _RANDOM[7'h34][22:21];
        io_validCntDeqVec_0_REG = _RANDOM[7'h49][6:2];
        io_validCntDeqVec_1_REG = _RANDOM[7'h49][11:7];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EntriesAluBrhJmpI2fVsetriwiVsetriwvfI2v entries (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_flush_valid                                       (io_flush_valid),
    .io_flush_bits_robIdx_flag                            (io_flush_bits_robIdx_flag),
    .io_flush_bits_robIdx_value                           (io_flush_bits_robIdx_value),
    .io_flush_bits_level                                  (io_flush_bits_level),
    .io_enq_0_valid                                       (s0_doEnqSelValidVec_0),
    .io_enq_0_bits_status_robIdx_flag                     (io_enq_0_bits_robIdx_flag),
    .io_enq_0_bits_status_robIdx_value                    (io_enq_0_bits_robIdx_value),
    .io_enq_0_bits_status_fuType_0                        (io_enq_0_bits_fuType[0]),
    .io_enq_0_bits_status_fuType_1                        (io_enq_0_bits_fuType[1]),
    .io_enq_0_bits_status_fuType_2                        (io_enq_0_bits_fuType[2]),
    .io_enq_0_bits_status_fuType_3                        (io_enq_0_bits_fuType[3]),
    .io_enq_0_bits_status_fuType_6                        (io_enq_0_bits_fuType[6]),
    .io_enq_0_bits_status_fuType_28                       (io_enq_0_bits_fuType[28]),
    .io_enq_0_bits_status_fuType_29                       (io_enq_0_bits_fuType[29]),
    .io_enq_0_bits_status_srcStatus_0_psrc                (io_enq_0_bits_psrc_0[5:0]),
    .io_enq_0_bits_status_srcStatus_0_srcType             (io_enq_0_bits_srcType_0),
    .io_enq_0_bits_status_srcStatus_0_srcState
      (io_enq_0_bits_srcType_0[2]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_0_bits_srcState_0),
    .io_enq_0_bits_status_srcStatus_0_dataSources_value
      (io_enq_0_bits_srcType_0[0]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_0[2]
               & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_0_srcLoadDependency_0
      ({io_enq_0_bits_srcLoadDependency_0_0[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_0_srcLoadDependency_1
      ({io_enq_0_bits_srcLoadDependency_0_1[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_0_srcLoadDependency_2
      ({io_enq_0_bits_srcLoadDependency_0_2[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_0_useRegCache         (io_enq_0_bits_useRegCache_0),
    .io_enq_0_bits_status_srcStatus_0_regCacheIdx         (io_enq_0_bits_regCacheIdx_0),
    .io_enq_0_bits_status_srcStatus_1_psrc                (io_enq_0_bits_psrc_1[5:0]),
    .io_enq_0_bits_status_srcStatus_1_srcType             (io_enq_0_bits_srcType_1),
    .io_enq_0_bits_status_srcStatus_1_srcState
      (io_enq_0_bits_srcType_1[2]
       & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
       | io_enq_0_bits_srcState_1),
    .io_enq_0_bits_status_srcStatus_1_dataSources_value
      (io_enq_0_bits_srcType_1[0]
       & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_1 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_1[2]
               & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_1_srcLoadDependency_0
      ({io_enq_0_bits_srcLoadDependency_1_0[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_1_srcLoadDependency_1
      ({io_enq_0_bits_srcLoadDependency_1_1[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_1_srcLoadDependency_2
      ({io_enq_0_bits_srcLoadDependency_1_2[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_1_useRegCache         (io_enq_0_bits_useRegCache_1),
    .io_enq_0_bits_status_srcStatus_1_regCacheIdx         (io_enq_0_bits_regCacheIdx_1),
    .io_enq_0_bits_imm                                    (io_enq_0_bits_imm),
    .io_enq_0_bits_payload_preDecodeInfo_isRVC
      (io_enq_0_bits_preDecodeInfo_isRVC),
    .io_enq_0_bits_payload_pred_taken                     (io_enq_0_bits_pred_taken),
    .io_enq_0_bits_payload_ftqPtr_flag                    (io_enq_0_bits_ftqPtr_flag),
    .io_enq_0_bits_payload_ftqPtr_value                   (io_enq_0_bits_ftqPtr_value),
    .io_enq_0_bits_payload_ftqOffset                      (io_enq_0_bits_ftqOffset),
    .io_enq_0_bits_payload_fuOpType                       (io_enq_0_bits_fuOpType),
    .io_enq_0_bits_payload_rfWen                          (io_enq_0_bits_rfWen),
    .io_enq_0_bits_payload_fpWen                          (io_enq_0_bits_fpWen),
    .io_enq_0_bits_payload_vecWen                         (io_enq_0_bits_vecWen),
    .io_enq_0_bits_payload_v0Wen                          (io_enq_0_bits_v0Wen),
    .io_enq_0_bits_payload_vlWen                          (io_enq_0_bits_vlWen),
    .io_enq_0_bits_payload_selImm                         (io_enq_0_bits_selImm),
    .io_enq_0_bits_payload_fpu_typeTagOut                 (io_enq_0_bits_fpu_typeTagOut),
    .io_enq_0_bits_payload_fpu_wflags                     (io_enq_0_bits_fpu_wflags),
    .io_enq_0_bits_payload_fpu_typ                        (io_enq_0_bits_fpu_typ),
    .io_enq_0_bits_payload_fpu_rm                         (io_enq_0_bits_fpu_rm),
    .io_enq_0_bits_payload_srcLoadDependency_0_0
      (io_enq_0_bits_srcLoadDependency_0_0),
    .io_enq_0_bits_payload_srcLoadDependency_0_1
      (io_enq_0_bits_srcLoadDependency_0_1),
    .io_enq_0_bits_payload_srcLoadDependency_0_2
      (io_enq_0_bits_srcLoadDependency_0_2),
    .io_enq_0_bits_payload_srcLoadDependency_1_0
      (io_enq_0_bits_srcLoadDependency_1_0),
    .io_enq_0_bits_payload_srcLoadDependency_1_1
      (io_enq_0_bits_srcLoadDependency_1_1),
    .io_enq_0_bits_payload_srcLoadDependency_1_2
      (io_enq_0_bits_srcLoadDependency_1_2),
    .io_enq_0_bits_payload_pdest                          (io_enq_0_bits_pdest),
    .io_enq_1_valid                                       (s0_doEnqSelValidVec_1),
    .io_enq_1_bits_status_robIdx_flag                     (io_enq_1_bits_robIdx_flag),
    .io_enq_1_bits_status_robIdx_value                    (io_enq_1_bits_robIdx_value),
    .io_enq_1_bits_status_fuType_0                        (io_enq_1_bits_fuType[0]),
    .io_enq_1_bits_status_fuType_1                        (io_enq_1_bits_fuType[1]),
    .io_enq_1_bits_status_fuType_2                        (io_enq_1_bits_fuType[2]),
    .io_enq_1_bits_status_fuType_3                        (io_enq_1_bits_fuType[3]),
    .io_enq_1_bits_status_fuType_6                        (io_enq_1_bits_fuType[6]),
    .io_enq_1_bits_status_fuType_28                       (io_enq_1_bits_fuType[28]),
    .io_enq_1_bits_status_fuType_29                       (io_enq_1_bits_fuType[29]),
    .io_enq_1_bits_status_srcStatus_0_psrc                (io_enq_1_bits_psrc_0[5:0]),
    .io_enq_1_bits_status_srcStatus_0_srcType             (io_enq_1_bits_srcType_0),
    .io_enq_1_bits_status_srcStatus_0_srcState
      (io_enq_1_bits_srcType_0[2]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_1_bits_srcState_0),
    .io_enq_1_bits_status_srcStatus_0_dataSources_value
      (io_enq_1_bits_srcType_0[0]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_0[2]
               & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_0_srcLoadDependency_0
      ({io_enq_1_bits_srcLoadDependency_0_0[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_0_srcLoadDependency_1
      ({io_enq_1_bits_srcLoadDependency_0_1[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_0_srcLoadDependency_2
      ({io_enq_1_bits_srcLoadDependency_0_2[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_0_useRegCache         (io_enq_1_bits_useRegCache_0),
    .io_enq_1_bits_status_srcStatus_0_regCacheIdx         (io_enq_1_bits_regCacheIdx_0),
    .io_enq_1_bits_status_srcStatus_1_psrc                (io_enq_1_bits_psrc_1[5:0]),
    .io_enq_1_bits_status_srcStatus_1_srcType             (io_enq_1_bits_srcType_1),
    .io_enq_1_bits_status_srcStatus_1_srcState
      (io_enq_1_bits_srcType_1[2]
       & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
       | io_enq_1_bits_srcState_1),
    .io_enq_1_bits_status_srcStatus_1_dataSources_value
      (io_enq_1_bits_srcType_1[0]
       & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_1 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_1[2]
               & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_1_srcLoadDependency_0
      ({io_enq_1_bits_srcLoadDependency_1_0[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_1_srcLoadDependency_1
      ({io_enq_1_bits_srcLoadDependency_1_1[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_1_srcLoadDependency_2
      ({io_enq_1_bits_srcLoadDependency_1_2[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_1_useRegCache         (io_enq_1_bits_useRegCache_1),
    .io_enq_1_bits_status_srcStatus_1_regCacheIdx         (io_enq_1_bits_regCacheIdx_1),
    .io_enq_1_bits_imm                                    (io_enq_1_bits_imm),
    .io_enq_1_bits_payload_preDecodeInfo_isRVC
      (io_enq_1_bits_preDecodeInfo_isRVC),
    .io_enq_1_bits_payload_pred_taken                     (io_enq_1_bits_pred_taken),
    .io_enq_1_bits_payload_ftqPtr_flag                    (io_enq_1_bits_ftqPtr_flag),
    .io_enq_1_bits_payload_ftqPtr_value                   (io_enq_1_bits_ftqPtr_value),
    .io_enq_1_bits_payload_ftqOffset                      (io_enq_1_bits_ftqOffset),
    .io_enq_1_bits_payload_fuOpType                       (io_enq_1_bits_fuOpType),
    .io_enq_1_bits_payload_rfWen                          (io_enq_1_bits_rfWen),
    .io_enq_1_bits_payload_fpWen                          (io_enq_1_bits_fpWen),
    .io_enq_1_bits_payload_vecWen                         (io_enq_1_bits_vecWen),
    .io_enq_1_bits_payload_v0Wen                          (io_enq_1_bits_v0Wen),
    .io_enq_1_bits_payload_vlWen                          (io_enq_1_bits_vlWen),
    .io_enq_1_bits_payload_selImm                         (io_enq_1_bits_selImm),
    .io_enq_1_bits_payload_fpu_typeTagOut                 (io_enq_1_bits_fpu_typeTagOut),
    .io_enq_1_bits_payload_fpu_wflags                     (io_enq_1_bits_fpu_wflags),
    .io_enq_1_bits_payload_fpu_typ                        (io_enq_1_bits_fpu_typ),
    .io_enq_1_bits_payload_fpu_rm                         (io_enq_1_bits_fpu_rm),
    .io_enq_1_bits_payload_srcLoadDependency_0_0
      (io_enq_1_bits_srcLoadDependency_0_0),
    .io_enq_1_bits_payload_srcLoadDependency_0_1
      (io_enq_1_bits_srcLoadDependency_0_1),
    .io_enq_1_bits_payload_srcLoadDependency_0_2
      (io_enq_1_bits_srcLoadDependency_0_2),
    .io_enq_1_bits_payload_srcLoadDependency_1_0
      (io_enq_1_bits_srcLoadDependency_1_0),
    .io_enq_1_bits_payload_srcLoadDependency_1_1
      (io_enq_1_bits_srcLoadDependency_1_1),
    .io_enq_1_bits_payload_srcLoadDependency_1_2
      (io_enq_1_bits_srcLoadDependency_1_2),
    .io_enq_1_bits_payload_pdest                          (io_enq_1_bits_pdest),
    .io_og0Resp_0_valid                                   (io_og0Resp_0_valid),
    .io_og0Resp_1_valid                                   (io_og0Resp_1_valid),
    .io_og1Resp_0_valid                                   (io_og1Resp_0_valid),
    .io_og1Resp_1_valid                                   (io_og1Resp_1_valid),
    .io_deqSelOH_0_valid                                  (deqSelValidVec_0),
    .io_deqSelOH_0_bits
      ({_age_2_io_out_0, _deqSelOHVec_0_T_2, _deqSelOHVec_0_T_7}),
    .io_deqSelOH_1_valid                                  (deqSelValidVec_1),
    .io_deqSelOH_1_bits
      ({_age_2_io_out_1, _deqSelOHVec_1_T_2, _deqSelOHVec_1_T_7}),
    .io_enqEntryOldestSel_0_bits                          (_age_io_out_0),
    .io_enqEntryOldestSel_1_bits                          (_age_io_out_1),
    .io_simpEntryOldestSel_0_valid                        (|simpAgeDetectRequest_0),
    .io_simpEntryOldestSel_0_bits                         (_age_1_io_out_0),
    .io_simpEntryOldestSel_1_valid                        (|simpAgeDetectRequest_1),
    .io_simpEntryOldestSel_1_bits                         (_age_1_io_out_1),
    .io_compEntryOldestSel_0_valid                        (|_deqCanIssue_0_9to6),
    .io_compEntryOldestSel_0_bits                         (_age_2_io_out_0),
    .io_compEntryOldestSel_1_valid                        (|_deqCanIssue_1_9to6),
    .io_compEntryOldestSel_1_bits                         (_age_2_io_out_1),
    .io_wakeUpFromWB_3_valid                              (io_wakeupFromWB_3_valid),
    .io_wakeUpFromWB_3_bits_rfWen                         (io_wakeupFromWB_3_bits_rfWen),
    .io_wakeUpFromWB_3_bits_pdest                         (io_wakeupFromWB_3_bits_pdest),
    .io_wakeUpFromWB_2_valid                              (io_wakeupFromWB_2_valid),
    .io_wakeUpFromWB_2_bits_rfWen                         (io_wakeupFromWB_2_bits_rfWen),
    .io_wakeUpFromWB_2_bits_pdest                         (io_wakeupFromWB_2_bits_pdest),
    .io_wakeUpFromWB_1_valid                              (io_wakeupFromWB_1_valid),
    .io_wakeUpFromWB_1_bits_rfWen                         (io_wakeupFromWB_1_bits_rfWen),
    .io_wakeUpFromWB_1_bits_pdest                         (io_wakeupFromWB_1_bits_pdest),
    .io_wakeUpFromWB_0_valid                              (io_wakeupFromWB_0_valid),
    .io_wakeUpFromWB_0_bits_rfWen                         (io_wakeupFromWB_0_bits_rfWen),
    .io_wakeUpFromWB_0_bits_pdest                         (io_wakeupFromWB_0_bits_pdest),
    .io_wakeUpFromIQ_6_bits_rfWen                         (io_wakeupFromIQ_6_bits_rfWen),
    .io_wakeUpFromIQ_6_bits_pdest                         (io_wakeupFromIQ_6_bits_pdest),
    .io_wakeUpFromIQ_6_bits_rcDest                        (io_wakeupFromIQ_6_bits_rcDest),
    .io_wakeUpFromIQ_5_bits_rfWen                         (io_wakeupFromIQ_5_bits_rfWen),
    .io_wakeUpFromIQ_5_bits_pdest                         (io_wakeupFromIQ_5_bits_pdest),
    .io_wakeUpFromIQ_5_bits_rcDest                        (io_wakeupFromIQ_5_bits_rcDest),
    .io_wakeUpFromIQ_4_bits_rfWen                         (io_wakeupFromIQ_4_bits_rfWen),
    .io_wakeUpFromIQ_4_bits_pdest                         (io_wakeupFromIQ_4_bits_pdest),
    .io_wakeUpFromIQ_4_bits_rcDest                        (io_wakeupFromIQ_4_bits_rcDest),
    .io_wakeUpFromIQ_3_bits_rfWen                         (io_wakeupFromIQ_3_bits_rfWen),
    .io_wakeUpFromIQ_3_bits_pdest                         (io_wakeupFromIQ_3_bits_pdest),
    .io_wakeUpFromIQ_3_bits_loadDependency_0
      (io_wakeupFromIQ_3_bits_loadDependency_0),
    .io_wakeUpFromIQ_3_bits_loadDependency_1
      (io_wakeupFromIQ_3_bits_loadDependency_1),
    .io_wakeUpFromIQ_3_bits_loadDependency_2
      (io_wakeupFromIQ_3_bits_loadDependency_2),
    .io_wakeUpFromIQ_3_bits_rcDest                        (io_wakeupFromIQ_3_bits_rcDest),
    .io_wakeUpFromIQ_2_bits_rfWen                         (io_wakeupFromIQ_2_bits_rfWen),
    .io_wakeUpFromIQ_2_bits_pdest                         (io_wakeupFromIQ_2_bits_pdest),
    .io_wakeUpFromIQ_2_bits_loadDependency_0
      (io_wakeupFromIQ_2_bits_loadDependency_0),
    .io_wakeUpFromIQ_2_bits_loadDependency_1
      (io_wakeupFromIQ_2_bits_loadDependency_1),
    .io_wakeUpFromIQ_2_bits_loadDependency_2
      (io_wakeupFromIQ_2_bits_loadDependency_2),
    .io_wakeUpFromIQ_2_bits_rcDest                        (io_wakeupFromIQ_2_bits_rcDest),
    .io_wakeUpFromIQ_1_bits_rfWen                         (io_wakeupFromIQ_1_bits_rfWen),
    .io_wakeUpFromIQ_1_bits_pdest                         (io_wakeupFromIQ_1_bits_pdest),
    .io_wakeUpFromIQ_1_bits_loadDependency_0
      (io_wakeupFromIQ_1_bits_loadDependency_0),
    .io_wakeUpFromIQ_1_bits_loadDependency_1
      (io_wakeupFromIQ_1_bits_loadDependency_1),
    .io_wakeUpFromIQ_1_bits_loadDependency_2
      (io_wakeupFromIQ_1_bits_loadDependency_2),
    .io_wakeUpFromIQ_1_bits_is0Lat                        (io_wakeupFromIQ_1_bits_is0Lat),
    .io_wakeUpFromIQ_1_bits_rcDest                        (io_wakeupFromIQ_1_bits_rcDest),
    .io_wakeUpFromIQ_0_bits_rfWen                         (io_wakeupFromIQ_0_bits_rfWen),
    .io_wakeUpFromIQ_0_bits_pdest                         (io_wakeupFromIQ_0_bits_pdest),
    .io_wakeUpFromIQ_0_bits_loadDependency_0
      (io_wakeupFromIQ_0_bits_loadDependency_0),
    .io_wakeUpFromIQ_0_bits_loadDependency_1
      (io_wakeupFromIQ_0_bits_loadDependency_1),
    .io_wakeUpFromIQ_0_bits_loadDependency_2
      (io_wakeupFromIQ_0_bits_loadDependency_2),
    .io_wakeUpFromIQ_0_bits_is0Lat                        (io_wakeupFromIQ_0_bits_is0Lat),
    .io_wakeUpFromIQ_0_bits_rcDest                        (io_wakeupFromIQ_0_bits_rcDest),
    .io_wakeUpFromWBDelayed_3_valid
      (io_wakeupFromWBDelayed_3_valid),
    .io_wakeUpFromWBDelayed_3_bits_rfWen
      (io_wakeupFromWBDelayed_3_bits_rfWen),
    .io_wakeUpFromWBDelayed_3_bits_pdest
      (io_wakeupFromWBDelayed_3_bits_pdest),
    .io_wakeUpFromWBDelayed_2_valid
      (io_wakeupFromWBDelayed_2_valid),
    .io_wakeUpFromWBDelayed_2_bits_rfWen
      (io_wakeupFromWBDelayed_2_bits_rfWen),
    .io_wakeUpFromWBDelayed_2_bits_pdest
      (io_wakeupFromWBDelayed_2_bits_pdest),
    .io_wakeUpFromWBDelayed_1_valid
      (io_wakeupFromWBDelayed_1_valid),
    .io_wakeUpFromWBDelayed_1_bits_rfWen
      (io_wakeupFromWBDelayed_1_bits_rfWen),
    .io_wakeUpFromWBDelayed_1_bits_pdest
      (io_wakeupFromWBDelayed_1_bits_pdest),
    .io_wakeUpFromWBDelayed_0_valid
      (io_wakeupFromWBDelayed_0_valid),
    .io_wakeUpFromWBDelayed_0_bits_rfWen
      (io_wakeupFromWBDelayed_0_bits_rfWen),
    .io_wakeUpFromWBDelayed_0_bits_pdest
      (io_wakeupFromWBDelayed_0_bits_pdest),
    .io_wakeUpFromIQDelayed_6_bits_rfWen
      (io_wakeupFromIQDelayed_6_bits_rfWen),
    .io_wakeUpFromIQDelayed_6_bits_pdest
      (io_wakeupFromIQDelayed_6_bits_pdest),
    .io_wakeUpFromIQDelayed_6_bits_rcDest
      (io_wakeupFromIQDelayed_6_bits_rcDest),
    .io_wakeUpFromIQDelayed_5_bits_rfWen
      (io_wakeupFromIQDelayed_5_bits_rfWen),
    .io_wakeUpFromIQDelayed_5_bits_pdest
      (io_wakeupFromIQDelayed_5_bits_pdest),
    .io_wakeUpFromIQDelayed_5_bits_rcDest
      (io_wakeupFromIQDelayed_5_bits_rcDest),
    .io_wakeUpFromIQDelayed_4_bits_rfWen
      (io_wakeupFromIQDelayed_4_bits_rfWen),
    .io_wakeUpFromIQDelayed_4_bits_pdest
      (io_wakeupFromIQDelayed_4_bits_pdest),
    .io_wakeUpFromIQDelayed_4_bits_rcDest
      (io_wakeupFromIQDelayed_4_bits_rcDest),
    .io_wakeUpFromIQDelayed_3_bits_rfWen
      (io_wakeupFromIQDelayed_3_bits_rfWen),
    .io_wakeUpFromIQDelayed_3_bits_pdest
      (io_wakeupFromIQDelayed_3_bits_pdest),
    .io_wakeUpFromIQDelayed_3_bits_loadDependency_0
      (io_wakeupFromIQDelayed_3_bits_loadDependency_0),
    .io_wakeUpFromIQDelayed_3_bits_loadDependency_1
      (io_wakeupFromIQDelayed_3_bits_loadDependency_1),
    .io_wakeUpFromIQDelayed_3_bits_loadDependency_2
      (io_wakeupFromIQDelayed_3_bits_loadDependency_2),
    .io_wakeUpFromIQDelayed_3_bits_rcDest
      (io_wakeupFromIQDelayed_3_bits_rcDest),
    .io_wakeUpFromIQDelayed_2_bits_rfWen
      (io_wakeupFromIQDelayed_2_bits_rfWen),
    .io_wakeUpFromIQDelayed_2_bits_pdest
      (io_wakeupFromIQDelayed_2_bits_pdest),
    .io_wakeUpFromIQDelayed_2_bits_loadDependency_0
      (io_wakeupFromIQDelayed_2_bits_loadDependency_0),
    .io_wakeUpFromIQDelayed_2_bits_loadDependency_1
      (io_wakeupFromIQDelayed_2_bits_loadDependency_1),
    .io_wakeUpFromIQDelayed_2_bits_loadDependency_2
      (io_wakeupFromIQDelayed_2_bits_loadDependency_2),
    .io_wakeUpFromIQDelayed_2_bits_rcDest
      (io_wakeupFromIQDelayed_2_bits_rcDest),
    .io_wakeUpFromIQDelayed_1_bits_rfWen
      (io_wakeupFromIQDelayed_1_bits_rfWen),
    .io_wakeUpFromIQDelayed_1_bits_pdest
      (io_wakeupFromIQDelayed_1_bits_pdest),
    .io_wakeUpFromIQDelayed_1_bits_loadDependency_0
      (io_wakeupFromIQDelayed_1_bits_loadDependency_0),
    .io_wakeUpFromIQDelayed_1_bits_loadDependency_1
      (io_wakeupFromIQDelayed_1_bits_loadDependency_1),
    .io_wakeUpFromIQDelayed_1_bits_loadDependency_2
      (io_wakeupFromIQDelayed_1_bits_loadDependency_2),
    .io_wakeUpFromIQDelayed_1_bits_is0Lat
      (io_wakeupFromIQDelayed_1_bits_is0Lat),
    .io_wakeUpFromIQDelayed_1_bits_rcDest
      (io_wakeupFromIQDelayed_1_bits_rcDest),
    .io_wakeUpFromIQDelayed_0_bits_rfWen
      (io_wakeupFromIQDelayed_0_bits_rfWen),
    .io_wakeUpFromIQDelayed_0_bits_pdest
      (io_wakeupFromIQDelayed_0_bits_pdest),
    .io_wakeUpFromIQDelayed_0_bits_loadDependency_0
      (io_wakeupFromIQDelayed_0_bits_loadDependency_0),
    .io_wakeUpFromIQDelayed_0_bits_loadDependency_1
      (io_wakeupFromIQDelayed_0_bits_loadDependency_1),
    .io_wakeUpFromIQDelayed_0_bits_loadDependency_2
      (io_wakeupFromIQDelayed_0_bits_loadDependency_2),
    .io_wakeUpFromIQDelayed_0_bits_is0Lat
      (io_wakeupFromIQDelayed_0_bits_is0Lat),
    .io_wakeUpFromIQDelayed_0_bits_rcDest
      (io_wakeupFromIQDelayed_0_bits_rcDest),
    .io_og0Cancel_0                                       (io_og0Cancel_0),
    .io_og0Cancel_2                                       (io_og0Cancel_2),
    .io_og0Cancel_4                                       (io_og0Cancel_4),
    .io_og0Cancel_6                                       (io_og0Cancel_6),
    .io_ldCancel_0_ld2Cancel                              (io_ldCancel_0_ld2Cancel),
    .io_ldCancel_1_ld2Cancel                              (io_ldCancel_1_ld2Cancel),
    .io_ldCancel_2_ld2Cancel                              (io_ldCancel_2_ld2Cancel),
    .io_valid                                             (_entries_io_valid),
    .io_issued                                            (_entries_io_issued),
    .io_canIssue                                          (_entries_io_canIssue),
    .io_fuType_0                                          (fuTypeVec_0),
    .io_fuType_1                                          (fuTypeVec_1),
    .io_fuType_2                                          (fuTypeVec_2),
    .io_fuType_3                                          (fuTypeVec_3),
    .io_fuType_4                                          (fuTypeVec_4),
    .io_fuType_5                                          (fuTypeVec_5),
    .io_fuType_6                                          (fuTypeVec_6),
    .io_fuType_7                                          (fuTypeVec_7),
    .io_fuType_8                                          (fuTypeVec_8),
    .io_fuType_9                                          (fuTypeVec_9),
    .io_dataSources_0_0_value
      (_entries_io_dataSources_0_0_value),
    .io_dataSources_0_1_value
      (_entries_io_dataSources_0_1_value),
    .io_dataSources_1_0_value
      (_entries_io_dataSources_1_0_value),
    .io_dataSources_1_1_value
      (_entries_io_dataSources_1_1_value),
    .io_dataSources_2_0_value
      (_entries_io_dataSources_2_0_value),
    .io_dataSources_2_1_value
      (_entries_io_dataSources_2_1_value),
    .io_dataSources_3_0_value
      (_entries_io_dataSources_3_0_value),
    .io_dataSources_3_1_value
      (_entries_io_dataSources_3_1_value),
    .io_dataSources_4_0_value
      (_entries_io_dataSources_4_0_value),
    .io_dataSources_4_1_value
      (_entries_io_dataSources_4_1_value),
    .io_dataSources_5_0_value
      (_entries_io_dataSources_5_0_value),
    .io_dataSources_5_1_value
      (_entries_io_dataSources_5_1_value),
    .io_dataSources_6_0_value
      (_entries_io_dataSources_6_0_value),
    .io_dataSources_6_1_value
      (_entries_io_dataSources_6_1_value),
    .io_dataSources_7_0_value
      (_entries_io_dataSources_7_0_value),
    .io_dataSources_7_1_value
      (_entries_io_dataSources_7_1_value),
    .io_dataSources_8_0_value
      (_entries_io_dataSources_8_0_value),
    .io_dataSources_8_1_value
      (_entries_io_dataSources_8_1_value),
    .io_dataSources_9_0_value
      (_entries_io_dataSources_9_0_value),
    .io_dataSources_9_1_value
      (_entries_io_dataSources_9_1_value),
    .io_loadDependency_0_0
      (_entries_io_loadDependency_0_0),
    .io_loadDependency_0_1
      (_entries_io_loadDependency_0_1),
    .io_loadDependency_0_2
      (_entries_io_loadDependency_0_2),
    .io_loadDependency_1_0
      (_entries_io_loadDependency_1_0),
    .io_loadDependency_1_1
      (_entries_io_loadDependency_1_1),
    .io_loadDependency_1_2
      (_entries_io_loadDependency_1_2),
    .io_loadDependency_2_0
      (_entries_io_loadDependency_2_0),
    .io_loadDependency_2_1
      (_entries_io_loadDependency_2_1),
    .io_loadDependency_2_2
      (_entries_io_loadDependency_2_2),
    .io_loadDependency_3_0
      (_entries_io_loadDependency_3_0),
    .io_loadDependency_3_1
      (_entries_io_loadDependency_3_1),
    .io_loadDependency_3_2
      (_entries_io_loadDependency_3_2),
    .io_loadDependency_4_0
      (_entries_io_loadDependency_4_0),
    .io_loadDependency_4_1
      (_entries_io_loadDependency_4_1),
    .io_loadDependency_4_2
      (_entries_io_loadDependency_4_2),
    .io_loadDependency_5_0
      (_entries_io_loadDependency_5_0),
    .io_loadDependency_5_1
      (_entries_io_loadDependency_5_1),
    .io_loadDependency_5_2
      (_entries_io_loadDependency_5_2),
    .io_loadDependency_6_0
      (_entries_io_loadDependency_6_0),
    .io_loadDependency_6_1
      (_entries_io_loadDependency_6_1),
    .io_loadDependency_6_2
      (_entries_io_loadDependency_6_2),
    .io_loadDependency_7_0
      (_entries_io_loadDependency_7_0),
    .io_loadDependency_7_1
      (_entries_io_loadDependency_7_1),
    .io_loadDependency_7_2
      (_entries_io_loadDependency_7_2),
    .io_loadDependency_8_0
      (_entries_io_loadDependency_8_0),
    .io_loadDependency_8_1
      (_entries_io_loadDependency_8_1),
    .io_loadDependency_8_2
      (_entries_io_loadDependency_8_2),
    .io_loadDependency_9_0
      (_entries_io_loadDependency_9_0),
    .io_loadDependency_9_1
      (_entries_io_loadDependency_9_1),
    .io_loadDependency_9_2
      (_entries_io_loadDependency_9_2),
    .io_exuSources_0_0_value
      (_entries_io_exuSources_0_0_value),
    .io_exuSources_0_1_value
      (_entries_io_exuSources_0_1_value),
    .io_exuSources_1_0_value
      (_entries_io_exuSources_1_0_value),
    .io_exuSources_1_1_value
      (_entries_io_exuSources_1_1_value),
    .io_exuSources_2_0_value
      (_entries_io_exuSources_2_0_value),
    .io_exuSources_2_1_value
      (_entries_io_exuSources_2_1_value),
    .io_exuSources_3_0_value
      (_entries_io_exuSources_3_0_value),
    .io_exuSources_3_1_value
      (_entries_io_exuSources_3_1_value),
    .io_exuSources_4_0_value
      (_entries_io_exuSources_4_0_value),
    .io_exuSources_4_1_value
      (_entries_io_exuSources_4_1_value),
    .io_exuSources_5_0_value
      (_entries_io_exuSources_5_0_value),
    .io_exuSources_5_1_value
      (_entries_io_exuSources_5_1_value),
    .io_exuSources_6_0_value
      (_entries_io_exuSources_6_0_value),
    .io_exuSources_6_1_value
      (_entries_io_exuSources_6_1_value),
    .io_exuSources_7_0_value
      (_entries_io_exuSources_7_0_value),
    .io_exuSources_7_1_value
      (_entries_io_exuSources_7_1_value),
    .io_exuSources_8_0_value
      (_entries_io_exuSources_8_0_value),
    .io_exuSources_8_1_value
      (_entries_io_exuSources_8_1_value),
    .io_exuSources_9_0_value
      (_entries_io_exuSources_9_0_value),
    .io_exuSources_9_1_value
      (_entries_io_exuSources_9_1_value),
    .io_deqEntry_0_bits_status_robIdx_flag
      (_entries_io_deqEntry_0_bits_status_robIdx_flag),
    .io_deqEntry_0_bits_status_robIdx_value
      (_entries_io_deqEntry_0_bits_status_robIdx_value),
    .io_deqEntry_0_bits_status_fuType_0
      (_entries_io_deqEntry_0_bits_status_fuType_0),
    .io_deqEntry_0_bits_status_fuType_1
      (_entries_io_deqEntry_0_bits_status_fuType_1),
    .io_deqEntry_0_bits_status_fuType_2
      (_entries_io_deqEntry_0_bits_status_fuType_2),
    .io_deqEntry_0_bits_status_fuType_3
      (_entries_io_deqEntry_0_bits_status_fuType_3),
    .io_deqEntry_0_bits_status_fuType_6
      (_entries_io_deqEntry_0_bits_status_fuType_6),
    .io_deqEntry_0_bits_status_fuType_28
      (_entries_io_deqEntry_0_bits_status_fuType_28),
    .io_deqEntry_0_bits_status_fuType_29
      (_entries_io_deqEntry_0_bits_status_fuType_29),
    .io_deqEntry_0_bits_status_srcStatus_0_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_0_psrc),
    .io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx
      (_entries_io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx),
    .io_deqEntry_0_bits_status_srcStatus_1_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_1_psrc),
    .io_deqEntry_0_bits_status_srcStatus_1_regCacheIdx
      (_entries_io_deqEntry_0_bits_status_srcStatus_1_regCacheIdx),
    .io_deqEntry_0_bits_imm
      (_entries_io_deqEntry_0_bits_imm),
    .io_deqEntry_0_bits_payload_fuOpType
      (_entries_io_deqEntry_0_bits_payload_fuOpType),
    .io_deqEntry_0_bits_payload_rfWen
      (_entries_io_deqEntry_0_bits_payload_rfWen),
    .io_deqEntry_0_bits_payload_selImm
      (_entries_io_deqEntry_0_bits_payload_selImm),
    .io_deqEntry_0_bits_payload_pdest
      (_entries_io_deqEntry_0_bits_payload_pdest),
    .io_deqEntry_1_bits_status_robIdx_flag
      (_entries_io_deqEntry_1_bits_status_robIdx_flag),
    .io_deqEntry_1_bits_status_robIdx_value
      (_entries_io_deqEntry_1_bits_status_robIdx_value),
    .io_deqEntry_1_bits_status_fuType_0
      (_entries_io_deqEntry_1_bits_status_fuType_0),
    .io_deqEntry_1_bits_status_fuType_1
      (_entries_io_deqEntry_1_bits_status_fuType_1),
    .io_deqEntry_1_bits_status_fuType_2
      (_entries_io_deqEntry_1_bits_status_fuType_2),
    .io_deqEntry_1_bits_status_fuType_3
      (_entries_io_deqEntry_1_bits_status_fuType_3),
    .io_deqEntry_1_bits_status_fuType_6
      (_entries_io_deqEntry_1_bits_status_fuType_6),
    .io_deqEntry_1_bits_status_fuType_28
      (_entries_io_deqEntry_1_bits_status_fuType_28),
    .io_deqEntry_1_bits_status_fuType_29
      (_entries_io_deqEntry_1_bits_status_fuType_29),
    .io_deqEntry_1_bits_status_srcStatus_0_psrc
      (_entries_io_deqEntry_1_bits_status_srcStatus_0_psrc),
    .io_deqEntry_1_bits_status_srcStatus_0_regCacheIdx
      (_entries_io_deqEntry_1_bits_status_srcStatus_0_regCacheIdx),
    .io_deqEntry_1_bits_status_srcStatus_1_psrc
      (_entries_io_deqEntry_1_bits_status_srcStatus_1_psrc),
    .io_deqEntry_1_bits_status_srcStatus_1_regCacheIdx
      (_entries_io_deqEntry_1_bits_status_srcStatus_1_regCacheIdx),
    .io_deqEntry_1_bits_imm
      (_entries_io_deqEntry_1_bits_imm),
    .io_deqEntry_1_bits_payload_preDecodeInfo_isRVC
      (_entries_io_deqEntry_1_bits_payload_preDecodeInfo_isRVC),
    .io_deqEntry_1_bits_payload_pred_taken
      (_entries_io_deqEntry_1_bits_payload_pred_taken),
    .io_deqEntry_1_bits_payload_ftqPtr_flag
      (_entries_io_deqEntry_1_bits_payload_ftqPtr_flag),
    .io_deqEntry_1_bits_payload_ftqPtr_value
      (_entries_io_deqEntry_1_bits_payload_ftqPtr_value),
    .io_deqEntry_1_bits_payload_ftqOffset
      (_entries_io_deqEntry_1_bits_payload_ftqOffset),
    .io_deqEntry_1_bits_payload_fuOpType
      (_entries_io_deqEntry_1_bits_payload_fuOpType),
    .io_deqEntry_1_bits_payload_rfWen
      (_entries_io_deqEntry_1_bits_payload_rfWen),
    .io_deqEntry_1_bits_payload_fpWen
      (_entries_io_deqEntry_1_bits_payload_fpWen),
    .io_deqEntry_1_bits_payload_vecWen
      (_entries_io_deqEntry_1_bits_payload_vecWen),
    .io_deqEntry_1_bits_payload_v0Wen
      (_entries_io_deqEntry_1_bits_payload_v0Wen),
    .io_deqEntry_1_bits_payload_vlWen
      (_entries_io_deqEntry_1_bits_payload_vlWen),
    .io_deqEntry_1_bits_payload_selImm
      (_entries_io_deqEntry_1_bits_payload_selImm),
    .io_deqEntry_1_bits_payload_fpu_typeTagOut
      (_entries_io_deqEntry_1_bits_payload_fpu_typeTagOut),
    .io_deqEntry_1_bits_payload_fpu_wflags
      (_entries_io_deqEntry_1_bits_payload_fpu_wflags),
    .io_deqEntry_1_bits_payload_fpu_typ
      (_entries_io_deqEntry_1_bits_payload_fpu_typ),
    .io_deqEntry_1_bits_payload_fpu_rm
      (_entries_io_deqEntry_1_bits_payload_fpu_rm),
    .io_deqEntry_1_bits_payload_pdest
      (_entries_io_deqEntry_1_bits_payload_pdest),
    .io_cancelDeqVec_0                                    (_entries_io_cancelDeqVec_0),
    .io_cancelDeqVec_1                                    (_entries_io_cancelDeqVec_1),
    .io_simpEntryDeqSelVec_0                              (_age_1_io_out_2),
    .io_simpEntryDeqSelVec_1                              (_age_1_io_out_3),
    .io_simpEntryEnqSelVec_0
      (_entries_io_simpEntryEnqSelVec_0),
    .io_simpEntryEnqSelVec_1
      (_entries_io_simpEntryEnqSelVec_1),
    .io_compEntryEnqSelVec_0
      (_entries_io_compEntryEnqSelVec_0),
    .io_compEntryEnqSelVec_1
      (_entries_io_compEntryEnqSelVec_1)
  );
  FuBusyTableWrite_22 fuBusyTableWrite_1 (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_deqResp_valid       (deqBeforeDly_1_valid),
    .io_in_deqResp_bits_fuType (toBusyTableDeqResp_1_bits_fuType),
    .io_in_og0Resp_valid       (io_og0Resp_1_valid),
    .io_in_og0Resp_bits_fuType (io_og0Resp_1_bits_fuType),
    .io_out_fuBusyTable        (_fuBusyTableWrite_1_io_out_fuBusyTable)
  );
  FuBusyTableRead_22 fuBusyTableRead_1 (
    .io_in_fuBusyTable      (_fuBusyTableWrite_1_io_out_fuBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_out_fuBusyTableMask (_fuBusyTableRead_1_io_out_fuBusyTableMask)
  );
  FuBusyTableRead_23 intWbBusyTableRead_0 (
    .io_in_fuBusyTable      (io_wbBusyTableRead_0_intWbBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_out_fuBusyTableMask (_intWbBusyTableRead_0_io_out_fuBusyTableMask)
  );
  FuBusyTableWrite_26 fpWbBusyTableWrite_1 (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_deqResp_valid
      (deqBeforeDly_1_valid & _entries_io_deqEntry_1_bits_payload_fpWen),
    .io_in_deqResp_bits_fuType (toBusyTableDeqResp_1_bits_fuType),
    .io_in_og0Resp_valid       (io_og0Resp_1_valid),
    .io_in_og0Resp_bits_fuType (io_og0Resp_1_bits_fuType),
    .io_out_fuBusyTable        (io_wbBusyTableWrite_1_fpWbBusyTable)
  );
  FuBusyTableRead_26 fpWbBusyTableRead_1 (
    .io_in_fuBusyTable      (io_wbBusyTableRead_1_fpWbBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_out_fuBusyTableMask (_fpWbBusyTableRead_1_io_out_fuBusyTableMask)
  );
  FuBusyTableRead_28 vfWbBusyTableRead_1 (
    .io_in_fuBusyTable      (io_wbBusyTableRead_1_vfWbBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_out_fuBusyTableMask (_vfWbBusyTableRead_1_io_out_fuBusyTableMask)
  );
  FuBusyTableRead_28 v0WbBusyTableRead_1 (
    .io_in_fuBusyTable      (io_wbBusyTableRead_1_v0WbBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_out_fuBusyTableMask (_v0WbBusyTableRead_1_io_out_fuBusyTableMask)
  );
  MultiWakeupQueue_2 wakeUpQueues_0 (
    .clock                              (clock),
    .io_enq_valid                       (deqBeforeDly_0_valid),
    .io_enq_bits_uop_fuType             (deqBeforeDly_0_bits_common_fuType),
    .io_enq_bits_uop_pdest              (_entries_io_deqEntry_0_bits_payload_pdest[5:0]),
    .io_enq_bits_uop_rfWen              (_entries_io_deqEntry_0_bits_payload_rfWen),
    .io_enq_bits_uop_loadDependency_0   (finalLoadDependency_0_0),
    .io_enq_bits_uop_loadDependency_1   (finalLoadDependency_0_1),
    .io_enq_bits_uop_loadDependency_2   (finalLoadDependency_0_2),
    .io_deq_valid                       (_wakeUpQueues_0_io_deq_valid),
    .io_deq_bits_pdestCopy_0            (io_wakeupToIQ_0_bits_pdestCopy_0),
    .io_deq_bits_pdestCopy_1            (io_wakeupToIQ_0_bits_pdestCopy_1),
    .io_deq_bits_pdestCopy_2            (io_wakeupToIQ_0_bits_pdestCopy_2),
    .io_deq_bits_pdestCopy_3            (io_wakeupToIQ_0_bits_pdestCopy_3),
    .io_deq_bits_pdestCopy_4            (io_wakeupToIQ_0_bits_pdestCopy_4),
    .io_deq_bits_pdestCopy_5            (io_wakeupToIQ_0_bits_pdestCopy_5),
    .io_deq_bits_rfWenCopy_0            (io_wakeupToIQ_0_bits_rfWenCopy_0),
    .io_deq_bits_rfWenCopy_1            (io_wakeupToIQ_0_bits_rfWenCopy_1),
    .io_deq_bits_rfWenCopy_2            (io_wakeupToIQ_0_bits_rfWenCopy_2),
    .io_deq_bits_rfWenCopy_3            (io_wakeupToIQ_0_bits_rfWenCopy_3),
    .io_deq_bits_rfWenCopy_4            (io_wakeupToIQ_0_bits_rfWenCopy_4),
    .io_deq_bits_rfWenCopy_5            (io_wakeupToIQ_0_bits_rfWenCopy_5),
    .io_deq_bits_loadDependencyCopy_0_0 (io_wakeupToIQ_0_bits_loadDependencyCopy_0_0),
    .io_deq_bits_loadDependencyCopy_0_1 (io_wakeupToIQ_0_bits_loadDependencyCopy_0_1),
    .io_deq_bits_loadDependencyCopy_0_2 (io_wakeupToIQ_0_bits_loadDependencyCopy_0_2),
    .io_deq_bits_loadDependencyCopy_1_0 (io_wakeupToIQ_0_bits_loadDependencyCopy_1_0),
    .io_deq_bits_loadDependencyCopy_1_1 (io_wakeupToIQ_0_bits_loadDependencyCopy_1_1),
    .io_deq_bits_loadDependencyCopy_1_2 (io_wakeupToIQ_0_bits_loadDependencyCopy_1_2),
    .io_deq_bits_loadDependencyCopy_2_0 (io_wakeupToIQ_0_bits_loadDependencyCopy_2_0),
    .io_deq_bits_loadDependencyCopy_2_1 (io_wakeupToIQ_0_bits_loadDependencyCopy_2_1),
    .io_deq_bits_loadDependencyCopy_2_2 (io_wakeupToIQ_0_bits_loadDependencyCopy_2_2),
    .io_deq_bits_loadDependencyCopy_3_0 (io_wakeupToIQ_0_bits_loadDependencyCopy_3_0),
    .io_deq_bits_loadDependencyCopy_3_1 (io_wakeupToIQ_0_bits_loadDependencyCopy_3_1),
    .io_deq_bits_loadDependencyCopy_3_2 (io_wakeupToIQ_0_bits_loadDependencyCopy_3_2),
    .io_deq_bits_loadDependencyCopy_4_0 (io_wakeupToIQ_0_bits_loadDependencyCopy_4_0),
    .io_deq_bits_loadDependencyCopy_4_1 (io_wakeupToIQ_0_bits_loadDependencyCopy_4_1),
    .io_deq_bits_loadDependencyCopy_4_2 (io_wakeupToIQ_0_bits_loadDependencyCopy_4_2),
    .io_deq_bits_loadDependencyCopy_5_0 (io_wakeupToIQ_0_bits_loadDependencyCopy_5_0),
    .io_deq_bits_loadDependencyCopy_5_1 (io_wakeupToIQ_0_bits_loadDependencyCopy_5_1),
    .io_deq_bits_loadDependencyCopy_5_2 (io_wakeupToIQ_0_bits_loadDependencyCopy_5_2),
    .io_deq_bits_pdest                  (_wakeUpQueues_0_io_deq_bits_pdest),
    .io_deq_bits_rfWen                  (_wakeUpQueues_0_io_deq_bits_rfWen),
    .io_deq_bits_loadDependency_0       (io_wakeupToIQ_0_bits_loadDependency_0),
    .io_deq_bits_loadDependency_1       (io_wakeupToIQ_0_bits_loadDependency_1),
    .io_deq_bits_loadDependency_2       (io_wakeupToIQ_0_bits_loadDependency_2)
  );
  NewAgeDetector age (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (s0_doEnqSelValidVec_0),
    .io_enq_1      (s0_doEnqSelValidVec_1),
    .io_canIssue_0 (deqCanIssue_0[1:0]),
    .io_canIssue_1 (deqCanIssue_1[1:0]),
    .io_out_0      (_age_io_out_0),
    .io_out_1      (_age_io_out_1)
  );
  AgeDetector age_1 (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (_entries_io_simpEntryEnqSelVec_0),
    .io_enq_1      (_entries_io_simpEntryEnqSelVec_1),
    .io_canIssue_0 (simpAgeDetectRequest_0),
    .io_canIssue_1 (simpAgeDetectRequest_1),
    .io_canIssue_2
      ({requestForTrans_5, requestForTrans_4, requestForTrans_3, requestForTrans_2}),
    .io_canIssue_3
      ({requestForTrans_5, requestForTrans_4, requestForTrans_3, requestForTrans_2}
       & ~_age_1_io_out_2),
    .io_out_0      (_age_1_io_out_0),
    .io_out_1      (_age_1_io_out_1),
    .io_out_2      (_age_1_io_out_2),
    .io_out_3      (_age_1_io_out_3)
  );
  AgeDetector_1 age_2 (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (_entries_io_compEntryEnqSelVec_0),
    .io_enq_1      (_entries_io_compEntryEnqSelVec_1),
    .io_canIssue_0 (_deqCanIssue_0_9to6),
    .io_canIssue_1 (_deqCanIssue_1_9to6),
    .io_out_0      (_age_2_io_out_0),
    .io_out_1      (_age_2_io_out_1)
  );
  assign io_enq_0_ready = io_enq_0_ready_0;
  assign io_enq_1_ready = io_enq_1_ready_0;
  assign io_wakeupToIQ_0_valid = _wakeUpQueues_0_io_deq_valid;
  assign io_wakeupToIQ_0_bits_rfWen =
    _wakeUpQueues_0_io_deq_valid & _wakeUpQueues_0_io_deq_bits_rfWen;
  assign io_wakeupToIQ_0_bits_pdest = {2'h0, _wakeUpQueues_0_io_deq_bits_pdest};
  assign io_wakeupToIQ_0_bits_rcDest = io_replaceRCIdx_0;
  assign io_validCntDeqVec_0 = io_validCntDeqVec_0_REG[3:0];
  assign io_validCntDeqVec_1 = io_validCntDeqVec_1_REG[3:0];
  assign io_deqDelay_1_valid = deqDelay_1_valid;
  assign io_deqDelay_1_bits_rf_1_0_addr = deqDelay_1_bits_rf_1_0_addr;
  assign io_deqDelay_1_bits_rf_0_0_addr = deqDelay_1_bits_rf_0_0_addr;
  assign io_deqDelay_1_bits_rcIdx_0 = deqDelay_1_bits_rcIdx_0;
  assign io_deqDelay_1_bits_rcIdx_1 = deqDelay_1_bits_rcIdx_1;
  assign io_deqDelay_1_bits_immType = deqDelay_1_bits_immType;
  assign io_deqDelay_1_bits_common_fuType = deqDelay_1_bits_common_fuType;
  assign io_deqDelay_1_bits_common_fuOpType = deqDelay_1_bits_common_fuOpType;
  assign io_deqDelay_1_bits_common_imm = deqDelay_1_bits_common_imm;
  assign io_deqDelay_1_bits_common_robIdx_flag = deqDelay_1_bits_common_robIdx_flag;
  assign io_deqDelay_1_bits_common_robIdx_value = deqDelay_1_bits_common_robIdx_value;
  assign io_deqDelay_1_bits_common_pdest = deqDelay_1_bits_common_pdest;
  assign io_deqDelay_1_bits_common_rfWen = deqDelay_1_bits_common_rfWen;
  assign io_deqDelay_1_bits_common_fpWen = deqDelay_1_bits_common_fpWen;
  assign io_deqDelay_1_bits_common_vecWen = deqDelay_1_bits_common_vecWen;
  assign io_deqDelay_1_bits_common_v0Wen = deqDelay_1_bits_common_v0Wen;
  assign io_deqDelay_1_bits_common_vlWen = deqDelay_1_bits_common_vlWen;
  assign io_deqDelay_1_bits_common_fpu_typeTagOut = deqDelay_1_bits_common_fpu_typeTagOut;
  assign io_deqDelay_1_bits_common_fpu_wflags = deqDelay_1_bits_common_fpu_wflags;
  assign io_deqDelay_1_bits_common_fpu_typ = deqDelay_1_bits_common_fpu_typ;
  assign io_deqDelay_1_bits_common_fpu_rm = deqDelay_1_bits_common_fpu_rm;
  assign io_deqDelay_1_bits_common_preDecode_isRVC =
    deqDelay_1_bits_common_preDecode_isRVC;
  assign io_deqDelay_1_bits_common_ftqIdx_flag = deqDelay_1_bits_common_ftqIdx_flag;
  assign io_deqDelay_1_bits_common_ftqIdx_value = deqDelay_1_bits_common_ftqIdx_value;
  assign io_deqDelay_1_bits_common_ftqOffset = deqDelay_1_bits_common_ftqOffset;
  assign io_deqDelay_1_bits_common_predictInfo_taken =
    deqDelay_1_bits_common_predictInfo_taken;
  assign io_deqDelay_1_bits_common_dataSources_0_value =
    deqDelay_1_bits_common_dataSources_0_value;
  assign io_deqDelay_1_bits_common_dataSources_1_value =
    deqDelay_1_bits_common_dataSources_1_value;
  assign io_deqDelay_1_bits_common_exuSources_0_value =
    deqDelay_1_bits_common_exuSources_0_value;
  assign io_deqDelay_1_bits_common_exuSources_1_value =
    deqDelay_1_bits_common_exuSources_1_value;
  assign io_deqDelay_1_bits_common_loadDependency_0 =
    deqDelay_1_bits_common_loadDependency_0;
  assign io_deqDelay_1_bits_common_loadDependency_1 =
    deqDelay_1_bits_common_loadDependency_1;
  assign io_deqDelay_1_bits_common_loadDependency_2 =
    deqDelay_1_bits_common_loadDependency_2;
  assign io_deqDelay_0_valid = deqDelay_0_valid;
  assign io_deqDelay_0_bits_rf_1_0_addr = deqDelay_0_bits_rf_1_0_addr;
  assign io_deqDelay_0_bits_rf_0_0_addr = deqDelay_0_bits_rf_0_0_addr;
  assign io_deqDelay_0_bits_rcIdx_0 = deqDelay_0_bits_rcIdx_0;
  assign io_deqDelay_0_bits_rcIdx_1 = deqDelay_0_bits_rcIdx_1;
  assign io_deqDelay_0_bits_immType = deqDelay_0_bits_immType;
  assign io_deqDelay_0_bits_common_fuType = deqDelay_0_bits_common_fuType;
  assign io_deqDelay_0_bits_common_fuOpType = deqDelay_0_bits_common_fuOpType;
  assign io_deqDelay_0_bits_common_imm = deqDelay_0_bits_common_imm;
  assign io_deqDelay_0_bits_common_robIdx_flag = deqDelay_0_bits_common_robIdx_flag;
  assign io_deqDelay_0_bits_common_robIdx_value = deqDelay_0_bits_common_robIdx_value;
  assign io_deqDelay_0_bits_common_pdest = deqDelay_0_bits_common_pdest;
  assign io_deqDelay_0_bits_common_rfWen = deqDelay_0_bits_common_rfWen;
  assign io_deqDelay_0_bits_common_dataSources_0_value =
    deqDelay_0_bits_common_dataSources_0_value;
  assign io_deqDelay_0_bits_common_dataSources_1_value =
    deqDelay_0_bits_common_dataSources_1_value;
  assign io_deqDelay_0_bits_common_exuSources_0_value =
    deqDelay_0_bits_common_exuSources_0_value;
  assign io_deqDelay_0_bits_common_exuSources_1_value =
    deqDelay_0_bits_common_exuSources_1_value;
  assign io_deqDelay_0_bits_common_loadDependency_0 =
    deqDelay_0_bits_common_loadDependency_0;
  assign io_deqDelay_0_bits_common_loadDependency_1 =
    deqDelay_0_bits_common_loadDependency_1;
  assign io_deqDelay_0_bits_common_loadDependency_2 =
    deqDelay_0_bits_common_loadDependency_2;
endmodule

