*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 4 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 56 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 18475706 heartbeat IPC: 0.893554 cumulative IPC: 0.533606 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 37205449 heartbeat IPC: 0.53391 cumulative IPC: 0.533809 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 55947604 heartbeat IPC: 0.533557 cumulative IPC: 0.533708 (Simulation time: 0 hr 3 min 27 sec) 
Finished CPU 0 instructions: 25000001 cycles: 46842116 cumulative IPC: 0.533708 (Simulation time: 0 hr 3 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.533708 instructions: 25000001 cycles: 46842116
cpu0_DTLB TOTAL     ACCESS:    8005797  HIT:    7976607  MISS:      29190
cpu0_DTLB LOAD      ACCESS:    7445106  HIT:    7420748  MISS:      24358
cpu0_DTLB RFO       ACCESS:     560691  HIT:     555859  MISS:       4832
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 72.7557 cycles
cpu0_ITLB TOTAL     ACCESS:    2222136  HIT:    2222136  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2222136  HIT:    2222136  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29190  HIT:      21766  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24358  HIT:      17124  MISS:       7234
cpu0_STLB RFO       ACCESS:       4832  HIT:       4642  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 249.921 cycles
cpu0_L1D TOTAL     ACCESS:    8205727  HIT:    7705471  MISS:     500256
cpu0_L1D LOAD      ACCESS:    6817576  HIT:    6329942  MISS:     487634
cpu0_L1D RFO       ACCESS:    1380727  HIT:    1368546  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6983  MISS:        441
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 512.745 cycles
cpu0_L2C TOTAL     ACCESS:     885321  HIT:     352289  MISS:     533032
cpu0_L2C LOAD      ACCESS:     487634  HIT:     221558  MISS:     266076
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     372697  HIT:     117940  MISS:     254757
cpu0_L2C WRITEBACK ACCESS:      12368  HIT:      12368  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        441  HIT:        423  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:     594262  ISSUED:     551838  USEFUL:     219050  USELESS:      36727
cpu0_L2C AVERAGE MISS LATENCY: 831.265 cycles
LLC TOTAL     ACCESS:     666308  HIT:     125634  MISS:     540674
LLC LOAD      ACCESS:     264848  HIT:      44979  MISS:     219869
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     377042  HIT:      68436  MISS:     308606
LLC WRITEBACK ACCESS:      12219  HIT:      12216  MISS:          3
LLC TRANSLATION ACCESS:         18  HIT:          3  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1263.22 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      28964  ROW_BUFFER_MISS:     511707
 DBUS AVG_CONGESTED_CYCLE:    3.98253
 WQ ROW_BUFFER_HIT:       1881  ROW_BUFFER_MISS:      10557  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 289.537
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
