Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 02:59:50 2021
| Host         : DESKTOP-KFCRNES running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           29 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal                |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | fsm/relay_o3_out                            | BTN0_IBUF                                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | fsm/siren_o1_out                            | BTN0_IBUF                                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | fsm/led_o[1]_i_1_n_0                        | BTN0_IBUF                                             |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | fsm/data1_o[3]_i_1_n_0                      | BTN0_IBUF                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | fsm/data0_o[3]_i_1_n_0                      | BTN0_IBUF                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | fsm/s_pin0[3]_i_1_n_0                       |                                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | fsm/s_pin1[3]_i_1_n_0                       |                                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | keyboard/E[0]                               |                                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | keyboard/s_state1                           | BTN0_IBUF                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | keyboard/FSM_sequential_s_state_reg[1][0]   | BTN0_IBUF                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | keyboard/FSM_sequential_s_state_reg[0][0]   | BTN0_IBUF                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | keyboard/FSM_sequential_s_state_reg[1]_0[0] |                                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | fsm/s_cnt[4]_i_1_n_0                        | BTN0_IBUF                                             |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | keyboard/clk_en0/E[0]                       | BTN0_IBUF                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                             | BTN0_IBUF                                             |                5 |             10 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                             | driver_7seg_4digits/clk_en0/s_cnt_local[0]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                             | fsm/clk_en0/s_cnt_local[0]_i_1__1_n_0                 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                             | keyboard/clk_en0/s_cnt_local[0]_i_1_n_0               |                8 |             31 |         3.88 |
+----------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


