// Seed: 3735814306
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    input supply1 id_11,
    input uwire id_12,
    input wand id_13
);
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2
);
  parameter id_4 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0
  );
  wand [1 : -1  ==  1] id_6;
  assign id_6 = id_5 <= -1;
  logic id_7;
endmodule
