04/02/2018

This IP is is download from:
https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-avalon-mm.html
This IP is used to bridge user logic and the Avalon MM interconnect.

Scfifo instantiations in latency_aware_read_master.v and write_master.v are modified to work with Quartus 17.1/Modelsim - INTEL 10.5b
