Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed Nov 29 20:15:23 2023
| Host         : mzvic running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ts_pt100_wrapper_timing_summary_routed.rpt -rpx ts_pt100_wrapper_timing_summary_routed.rpx
| Design       : ts_pt100_wrapper
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 582 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.730        0.000                      0                 1333        0.018        0.000                      0                 1333        3.000        0.000                       0                   590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 5.000}        10.000          100.000         
  clk_out1_ts_pt100_clk_wiz_0_0    {0.000 8.333}        16.667          60.000          
  clk_out2_ts_pt100_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_ts_pt100_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin                        {0.000 5.000}        10.000          100.000         
  clk_out1_ts_pt100_clk_wiz_0_0_1  {0.000 8.333}        16.667          60.000          
  clk_out2_ts_pt100_clk_wiz_0_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_ts_pt100_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_ts_pt100_clk_wiz_0_0         11.730        0.000                      0                  236        0.170        0.000                      0                  236        7.353        0.000                       0                   121  
  clk_out2_ts_pt100_clk_wiz_0_0         79.061        0.000                      0                 1083        0.201        0.000                      0                 1083       49.500        0.000                       0                   465  
  clkfbout_ts_pt100_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_ts_pt100_clk_wiz_0_0_1       11.733        0.000                      0                  236        0.170        0.000                      0                  236        7.353        0.000                       0                   121  
  clk_out2_ts_pt100_clk_wiz_0_0_1       79.072        0.000                      0                 1083        0.201        0.000                      0                 1083       49.500        0.000                       0                   465  
  clkfbout_ts_pt100_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_ts_pt100_clk_wiz_0_0    clk_out1_ts_pt100_clk_wiz_0_0         13.243        0.000                      0                   14        0.135        0.000                      0                   14  
clk_out1_ts_pt100_clk_wiz_0_0_1  clk_out1_ts_pt100_clk_wiz_0_0         11.730        0.000                      0                  236        0.034        0.000                      0                  236  
clk_out2_ts_pt100_clk_wiz_0_0_1  clk_out1_ts_pt100_clk_wiz_0_0         13.255        0.000                      0                   14        0.146        0.000                      0                   14  
clk_out1_ts_pt100_clk_wiz_0_0    clk_out2_ts_pt100_clk_wiz_0_0         12.530        0.000                      0                   12        0.136        0.000                      0                   12  
clk_out1_ts_pt100_clk_wiz_0_0_1  clk_out2_ts_pt100_clk_wiz_0_0         12.530        0.000                      0                   12        0.136        0.000                      0                   12  
clk_out2_ts_pt100_clk_wiz_0_0_1  clk_out2_ts_pt100_clk_wiz_0_0         79.061        0.000                      0                 1083        0.018        0.000                      0                 1083  
clk_out1_ts_pt100_clk_wiz_0_0    clk_out1_ts_pt100_clk_wiz_0_0_1       11.730        0.000                      0                  236        0.034        0.000                      0                  236  
clk_out2_ts_pt100_clk_wiz_0_0    clk_out1_ts_pt100_clk_wiz_0_0_1       13.243        0.000                      0                   14        0.135        0.000                      0                   14  
clk_out2_ts_pt100_clk_wiz_0_0_1  clk_out1_ts_pt100_clk_wiz_0_0_1       13.255        0.000                      0                   14        0.146        0.000                      0                   14  
clk_out1_ts_pt100_clk_wiz_0_0    clk_out2_ts_pt100_clk_wiz_0_0_1       12.542        0.000                      0                   12        0.148        0.000                      0                   12  
clk_out2_ts_pt100_clk_wiz_0_0    clk_out2_ts_pt100_clk_wiz_0_0_1       79.061        0.000                      0                 1083        0.018        0.000                      0                 1083  
clk_out1_ts_pt100_clk_wiz_0_0_1  clk_out2_ts_pt100_clk_wiz_0_0_1       12.542        0.000                      0                   12        0.148        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.333    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.827    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y19         FDSE (Hold_fdse_C_D)         0.070    -0.503    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.294    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][7]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.048    -0.246 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[9]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.131    -0.439    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.125    -0.263    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.075    -0.464    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.592    -0.555    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.069    -0.359    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.099    -0.260 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.260    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.861    -0.794    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.239    -0.555    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.464    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.285    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.864    -0.791    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.251    -0.540    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.047    -0.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.860%)  route 0.123ns (37.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/Q
                         net (fo=3, routed)           0.123    -0.299    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.829    -0.826    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.240    -0.586    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.121    -0.465    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.383%)  route 0.121ns (36.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/Q
                         net (fo=16, routed)          0.121    -0.298    ts_pt100_i/package_ext_0/inst/pack1_ext/state_send[5]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.833    -0.822    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.091    -0.479    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.572%)  route 0.197ns (51.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/Q
                         net (fo=1, routed)           0.197    -0.245    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[2]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.120    -0.429    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.984%)  route 0.159ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.563    -0.584    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDSE (Prop_fdse_C_Q)         0.141    -0.443 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.159    -0.284    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.831    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.240    -0.584    
    SLICE_X13Y16         FDSE (Hold_fdse_C_D)         0.065    -0.519    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.232    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.072    -0.467    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ts_pt100_clk_wiz_0_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y17   ts_pt100_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y15      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y13      ts_pt100_i/AD1_driver_v_0/inst/AD1/SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y15      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.061ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.678ns  (logic 11.382ns (55.043%)  route 9.296ns (44.957%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.661    18.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.516 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           1.209    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.850 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    19.850    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.850    
  -------------------------------------------------------------------
                         slack                                 79.061    

Slack (MET) :             79.083ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.656ns  (logic 11.382ns (55.103%)  route 9.274ns (44.897%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.693    18.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.548 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[31]_i_2/O
                         net (fo=1, routed)           1.155    19.703    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_5
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.827 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]_i_1__0/O
                         net (fo=1, routed)           0.000    19.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.827    
  -------------------------------------------------------------------
                         slack                                 79.083    

Slack (MET) :             79.177ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 11.407ns (55.357%)  route 9.199ns (44.643%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.482    18.008    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[40]_i_2/O
                         net (fo=1, routed)           1.291    19.629    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_14
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.149    19.778 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]_i_1__0/O
                         net (fo=1, routed)           0.000    19.778    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.075    98.954    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]
  -------------------------------------------------------------------
                         required time                         98.954    
                         arrival time                         -19.778    
  -------------------------------------------------------------------
                         slack                                 79.177    

Slack (MET) :             79.182ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.555ns  (logic 12.228ns (59.490%)  route 8.327ns (40.510%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT1=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[17]
                         net (fo=2, routed)           0.935    11.617    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.124    11.741 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__7/O
                         net (fo=1, routed)           0.000    11.741    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_0[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.319 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[2]
                         net (fo=8, routed)           0.957    13.276    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[2]
    SLICE_X11Y8          LUT1 (Prop_lut1_I0_O)        0.301    13.577 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    13.577    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.124 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.138    15.262    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X15Y8          LUT3 (Prop_lut3_I2_O)        0.302    15.564 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    15.564    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_517
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.962 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.962    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.296 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[1]
                         net (fo=2, routed)           0.816    17.112    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[25]
    SLICE_X15Y10         LUT6 (Prop_lut6_I5_O)        0.303    17.415 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           1.201    18.616    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.124    18.740 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.862    19.602    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124    19.726 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.726    
  -------------------------------------------------------------------
                         slack                                 79.182    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.539ns  (logic 11.382ns (55.416%)  route 9.157ns (44.584%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.502    18.028    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[32]_i_2/O
                         net (fo=1, routed)           1.230    19.587    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_6
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.711 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]_i_1__0/O
                         net (fo=1, routed)           0.000    19.711    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.711    
  -------------------------------------------------------------------
                         slack                                 79.198    

Slack (MET) :             79.241ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.497ns  (logic 11.382ns (55.529%)  route 9.115ns (44.471%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.455    17.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.310 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           1.234    19.545    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.669 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    19.669    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.669    
  -------------------------------------------------------------------
                         slack                                 79.241    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 11.382ns (55.729%)  route 9.042ns (44.271%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.460    17.986    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.315 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[34]_i_2/O
                         net (fo=1, routed)           1.156    19.471    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_8
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.595 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]_i_1__0/O
                         net (fo=1, routed)           0.000    19.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                 79.315    

Slack (MET) :             79.361ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.376ns  (logic 11.382ns (55.860%)  route 8.994ns (44.140%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.173    17.699    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.028 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[35]_i_2/O
                         net (fo=1, routed)           1.395    19.423    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_9
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.547 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]_i_1__0/O
                         net (fo=1, routed)           0.000    19.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.547    
  -------------------------------------------------------------------
                         slack                                 79.361    

Slack (MET) :             79.555ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.185ns  (logic 11.382ns (56.388%)  route 8.803ns (43.612%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.341    17.867    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.196 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[38]_i_2/O
                         net (fo=1, routed)           1.036    19.233    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_12
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]_i_1__0/O
                         net (fo=1, routed)           0.000    19.357    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.032    98.911    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]
  -------------------------------------------------------------------
                         required time                         98.911    
                         arrival time                         -19.357    
  -------------------------------------------------------------------
                         slack                                 79.555    

Slack (MET) :             79.575ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.162ns  (logic 11.382ns (56.454%)  route 8.780ns (43.546%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.662    18.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.517 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.692    19.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.333 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    19.333    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.333    
  -------------------------------------------------------------------
                         slack                                 79.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.272    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[13]
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.066    -0.473    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.598    -0.549    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.309    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_346
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__47/O
                         net (fo=1, routed)           0.000    -0.264    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[3]_1[0]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[0]
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134    -0.402    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.317%)  route 0.111ns (30.683%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/Q
                         net (fo=4, routed)           0.111    -0.298    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_332
    SLICE_X2Y4           LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__61/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[15]_1[2]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.188 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[14]
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.134    -0.403    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.120%)  route 0.112ns (30.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y5           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/Q
                         net (fo=4, routed)           0.112    -0.297    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_328
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__65/O
                         net (fo=1, routed)           0.000    -0.252    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[19]_1[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.187 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[18]
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X2Y5           FDSE (Hold_fdse_C_D)         0.134    -0.403    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.867%)  route 0.160ns (53.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.593    -0.554    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/Q
                         net (fo=4, routed)           0.160    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]_0
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.066    -0.472    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.722%)  route 0.181ns (56.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.566    -0.581    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X39Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.181    -0.259    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[8]
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.836    -0.819    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.066    -0.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.188ns (48.073%)  route 0.203ns (51.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.594    -0.553    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X4Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/Q
                         net (fo=1, routed)           0.203    -0.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[25]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.047    -0.162 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/C
                         clock pessimism              0.274    -0.514    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.131    -0.383    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/Q
                         net (fo=1, routed)           0.151    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[16]
    SLICE_X2Y8           LUT3 (Prop_lut3_I2_O)        0.045    -0.192 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121    -0.414    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.359%)  route 0.163ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.596    -0.551    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X1Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.163    -0.247    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.063    -0.473    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.250ns (66.282%)  route 0.127ns (33.718%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.282    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_339
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.237 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__54/O
                         net (fo=1, routed)           0.000    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]_1[3]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.173 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.173    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[7]
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/C
                         clock pessimism              0.253    -0.533    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.134    -0.399    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ts_pt100_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   ts_pt100_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y7      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y7      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y8      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y9      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y8      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y8      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y9      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y9      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y0       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ts_pt100_clk_wiz_0_0
  To Clock:  clkfbout_ts_pt100_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ts_pt100_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   ts_pt100_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.134    15.664    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.495    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.134    15.664    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.495    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.134    15.664    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.495    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.134    15.664    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.495    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.134    15.663    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.494    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.134    15.663    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.494    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.134    15.663    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.494    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.134    15.663    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.494    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.134    15.663    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.494    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.134    15.663    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.494    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.333    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.827    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y19         FDSE (Hold_fdse_C_D)         0.070    -0.503    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.294    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][7]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.048    -0.246 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[9]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.131    -0.439    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.125    -0.263    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.075    -0.464    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.592    -0.555    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.069    -0.359    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.099    -0.260 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.260    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.861    -0.794    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.239    -0.555    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.464    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.285    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.864    -0.791    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.251    -0.540    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.047    -0.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.860%)  route 0.123ns (37.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/Q
                         net (fo=3, routed)           0.123    -0.299    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.829    -0.826    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.240    -0.586    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.121    -0.465    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.383%)  route 0.121ns (36.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/Q
                         net (fo=16, routed)          0.121    -0.298    ts_pt100_i/package_ext_0/inst/pack1_ext/state_send[5]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.833    -0.822    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.091    -0.479    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.572%)  route 0.197ns (51.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/Q
                         net (fo=1, routed)           0.197    -0.245    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[2]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.120    -0.429    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.984%)  route 0.159ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.563    -0.584    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDSE (Prop_fdse_C_Q)         0.141    -0.443 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.159    -0.284    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.831    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.240    -0.584    
    SLICE_X13Y16         FDSE (Hold_fdse_C_D)         0.065    -0.519    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.232    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.072    -0.467    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ts_pt100_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y17   ts_pt100_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y15      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y13      ts_pt100_i/AD1_driver_v_0/inst/AD1/SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y12      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y15      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X14Y16     ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y11      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.072ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.678ns  (logic 11.382ns (55.043%)  route 9.296ns (44.957%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.661    18.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.516 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           1.209    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.850 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    19.850    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.031    98.922    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         98.922    
                         arrival time                         -19.850    
  -------------------------------------------------------------------
                         slack                                 79.072    

Slack (MET) :             79.094ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.656ns  (logic 11.382ns (55.103%)  route 9.274ns (44.897%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.693    18.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.548 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[31]_i_2/O
                         net (fo=1, routed)           1.155    19.703    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_5
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.827 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]_i_1__0/O
                         net (fo=1, routed)           0.000    19.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.922    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]
  -------------------------------------------------------------------
                         required time                         98.922    
                         arrival time                         -19.827    
  -------------------------------------------------------------------
                         slack                                 79.094    

Slack (MET) :             79.188ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 11.407ns (55.357%)  route 9.199ns (44.643%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.482    18.008    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[40]_i_2/O
                         net (fo=1, routed)           1.291    19.629    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_14
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.149    19.778 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]_i_1__0/O
                         net (fo=1, routed)           0.000    19.778    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.075    98.966    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]
  -------------------------------------------------------------------
                         required time                         98.966    
                         arrival time                         -19.778    
  -------------------------------------------------------------------
                         slack                                 79.188    

Slack (MET) :             79.194ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.555ns  (logic 12.228ns (59.490%)  route 8.327ns (40.510%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT1=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[17]
                         net (fo=2, routed)           0.935    11.617    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.124    11.741 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__7/O
                         net (fo=1, routed)           0.000    11.741    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_0[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.319 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[2]
                         net (fo=8, routed)           0.957    13.276    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[2]
    SLICE_X11Y8          LUT1 (Prop_lut1_I0_O)        0.301    13.577 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    13.577    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.124 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.138    15.262    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X15Y8          LUT3 (Prop_lut3_I2_O)        0.302    15.564 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    15.564    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_517
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.962 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.962    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.296 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[1]
                         net (fo=2, routed)           0.816    17.112    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[25]
    SLICE_X15Y10         LUT6 (Prop_lut6_I5_O)        0.303    17.415 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           1.201    18.616    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.124    18.740 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.862    19.602    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124    19.726 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.029    98.920    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -19.726    
  -------------------------------------------------------------------
                         slack                                 79.194    

Slack (MET) :             79.209ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.539ns  (logic 11.382ns (55.416%)  route 9.157ns (44.584%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.502    18.028    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[32]_i_2/O
                         net (fo=1, routed)           1.230    19.587    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_6
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.711 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]_i_1__0/O
                         net (fo=1, routed)           0.000    19.711    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.920    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -19.711    
  -------------------------------------------------------------------
                         slack                                 79.209    

Slack (MET) :             79.253ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.497ns  (logic 11.382ns (55.529%)  route 9.115ns (44.471%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.455    17.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.310 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           1.234    19.545    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.669 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    19.669    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.922    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         98.922    
                         arrival time                         -19.669    
  -------------------------------------------------------------------
                         slack                                 79.253    

Slack (MET) :             79.326ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 11.382ns (55.729%)  route 9.042ns (44.271%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.460    17.986    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.315 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[34]_i_2/O
                         net (fo=1, routed)           1.156    19.471    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_8
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.595 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]_i_1__0/O
                         net (fo=1, routed)           0.000    19.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.031    98.922    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]
  -------------------------------------------------------------------
                         required time                         98.922    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                 79.326    

Slack (MET) :             79.372ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.376ns  (logic 11.382ns (55.860%)  route 8.994ns (44.140%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.173    17.699    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.028 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[35]_i_2/O
                         net (fo=1, routed)           1.395    19.423    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_9
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.547 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]_i_1__0/O
                         net (fo=1, routed)           0.000    19.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.029    98.920    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -19.547    
  -------------------------------------------------------------------
                         slack                                 79.372    

Slack (MET) :             79.566ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.185ns  (logic 11.382ns (56.388%)  route 8.803ns (43.612%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.341    17.867    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.196 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[38]_i_2/O
                         net (fo=1, routed)           1.036    19.233    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_12
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]_i_1__0/O
                         net (fo=1, routed)           0.000    19.357    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.032    98.923    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]
  -------------------------------------------------------------------
                         required time                         98.923    
                         arrival time                         -19.357    
  -------------------------------------------------------------------
                         slack                                 79.566    

Slack (MET) :             79.587ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.162ns  (logic 11.382ns (56.454%)  route 8.780ns (43.546%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.662    18.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.517 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.692    19.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.333 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    19.333    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.172    98.891    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.029    98.920    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -19.333    
  -------------------------------------------------------------------
                         slack                                 79.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.272    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[13]
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.066    -0.473    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.598    -0.549    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.309    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_346
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__47/O
                         net (fo=1, routed)           0.000    -0.264    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[3]_1[0]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[0]
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134    -0.402    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.317%)  route 0.111ns (30.683%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/Q
                         net (fo=4, routed)           0.111    -0.298    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_332
    SLICE_X2Y4           LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__61/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[15]_1[2]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.188 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[14]
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.134    -0.403    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.120%)  route 0.112ns (30.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y5           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/Q
                         net (fo=4, routed)           0.112    -0.297    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_328
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__65/O
                         net (fo=1, routed)           0.000    -0.252    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[19]_1[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.187 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[18]
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X2Y5           FDSE (Hold_fdse_C_D)         0.134    -0.403    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.867%)  route 0.160ns (53.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.593    -0.554    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/Q
                         net (fo=4, routed)           0.160    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]_0
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.066    -0.472    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.722%)  route 0.181ns (56.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.566    -0.581    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X39Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.181    -0.259    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[8]
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.836    -0.819    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.066    -0.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.188ns (48.073%)  route 0.203ns (51.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.594    -0.553    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X4Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/Q
                         net (fo=1, routed)           0.203    -0.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[25]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.047    -0.162 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/C
                         clock pessimism              0.274    -0.514    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.131    -0.383    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/Q
                         net (fo=1, routed)           0.151    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[16]
    SLICE_X2Y8           LUT3 (Prop_lut3_I2_O)        0.045    -0.192 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121    -0.414    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.359%)  route 0.163ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.596    -0.551    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X1Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.163    -0.247    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.063    -0.473    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.250ns (66.282%)  route 0.127ns (33.718%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.282    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_339
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.237 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__54/O
                         net (fo=1, routed)           0.000    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]_1[3]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.173 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.173    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[7]
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/C
                         clock pessimism              0.253    -0.533    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.134    -0.399    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ts_pt100_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   ts_pt100_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y7      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y7      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y8      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y9      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y8      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y8      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y9      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y9      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y0       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/cont_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y3       ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y4      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ts_pt100_clk_wiz_0_0_1
  To Clock:  clkfbout_ts_pt100_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ts_pt100_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   ts_pt100_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.243ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.518ns (18.143%)  route 2.337ns (81.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           2.337     1.956    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.063    15.199    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 13.243    

Slack (MET) :             13.363ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.518ns (18.925%)  route 2.219ns (81.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           2.219     1.838    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.061    15.201    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                 13.363    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.478ns (18.847%)  route 2.058ns (81.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           2.058     1.638    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.258    15.005    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.380ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.478ns (18.793%)  route 2.066ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           2.066     1.645    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.238    15.025    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                 13.380    

Slack (MET) :             13.493ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.518ns (20.133%)  route 2.055ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           2.055     1.673    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.095    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 13.493    

Slack (MET) :             13.590ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.478ns (20.828%)  route 1.817ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.817     1.395    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.276    14.986    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 13.590    

Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.478ns (20.689%)  route 1.832ns (79.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.832     1.412    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.225    15.038    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 13.626    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.478ns (21.085%)  route 1.789ns (78.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.789     1.367    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.242    15.021    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             13.696ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.518ns (21.271%)  route 1.917ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           1.917     1.536    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)       -0.031    15.232    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 13.696    

Slack (MET) :             13.724ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.518ns (21.782%)  route 1.860ns (78.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.860     1.479    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.058    15.204    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                 13.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.148ns (19.457%)  route 0.613ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.613     0.178    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.004     0.044    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.164ns (18.643%)  route 0.716ns (81.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           0.716     0.297    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.128    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.239%)  route 0.663ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           0.663     0.228    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.009     0.048    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.148ns (17.290%)  route 0.708ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.708     0.274    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.034     0.074    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.164ns (17.795%)  route 0.758ns (82.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           0.758     0.339    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.128    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.164ns (17.298%)  route 0.784ns (82.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.784     0.366    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.089     0.128    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.148ns (16.464%)  route 0.751ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.751     0.316    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.006     0.045    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.890%)  route 0.783ns (84.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           0.783     0.349    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.036     0.076    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.787%)  route 0.945ns (85.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.945     0.526    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.083     0.122    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.164ns (15.111%)  route 0.921ns (84.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.921     0.502    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.059     0.098    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.333    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.827    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.136    -0.437    
    SLICE_X13Y19         FDSE (Hold_fdse_C_D)         0.070    -0.367    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.294    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][7]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.048    -0.246 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[9]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.136    -0.434    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.131    -0.303    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.125    -0.263    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.136    -0.403    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.075    -0.328    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.592    -0.555    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.069    -0.359    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.099    -0.260 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.260    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.861    -0.794    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.239    -0.555    
                         clock uncertainty            0.136    -0.419    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.328    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.285    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.864    -0.791    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.251    -0.540    
                         clock uncertainty            0.136    -0.404    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.047    -0.357    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.860%)  route 0.123ns (37.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/Q
                         net (fo=3, routed)           0.123    -0.299    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.829    -0.826    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.240    -0.586    
                         clock uncertainty            0.136    -0.450    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.121    -0.329    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.383%)  route 0.121ns (36.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/Q
                         net (fo=16, routed)          0.121    -0.298    ts_pt100_i/package_ext_0/inst/pack1_ext/state_send[5]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.833    -0.822    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.136    -0.434    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.091    -0.343    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.572%)  route 0.197ns (51.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/Q
                         net (fo=1, routed)           0.197    -0.245    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[2]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.136    -0.413    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.120    -0.293    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.984%)  route 0.159ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.563    -0.584    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDSE (Prop_fdse_C_Q)         0.141    -0.443 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.159    -0.284    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.831    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.240    -0.584    
                         clock uncertainty            0.136    -0.448    
    SLICE_X13Y16         FDSE (Hold_fdse_C_D)         0.065    -0.383    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.232    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.136    -0.403    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.072    -0.331    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.255ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.518ns (18.143%)  route 2.337ns (81.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           2.337     1.956    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.063    15.210    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 13.255    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.518ns (18.925%)  route 2.219ns (81.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           2.219     1.838    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.061    15.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.378ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.478ns (18.847%)  route 2.058ns (81.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           2.058     1.638    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.258    15.016    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 13.378    

Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.478ns (18.793%)  route 2.066ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           2.066     1.645    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.238    15.036    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                 13.391    

Slack (MET) :             13.505ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.518ns (20.133%)  route 2.055ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           2.055     1.673    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.095    15.178    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 13.505    

Slack (MET) :             13.602ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.478ns (20.828%)  route 1.817ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.817     1.395    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.276    14.997    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 13.602    

Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.478ns (20.689%)  route 1.832ns (79.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.832     1.412    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.225    15.049    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.665ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.478ns (21.085%)  route 1.789ns (78.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.789     1.367    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.242    15.032    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 13.665    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.518ns (21.271%)  route 1.917ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           1.917     1.536    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)       -0.031    15.243    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.736ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.518ns (21.782%)  route 1.860ns (78.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.860     1.479    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.058    15.215    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                 13.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.148ns (19.457%)  route 0.613ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.613     0.178    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.004     0.032    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.164ns (18.643%)  route 0.716ns (81.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           0.716     0.297    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.239%)  route 0.663ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           0.663     0.228    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.009     0.036    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.148ns (17.290%)  route 0.708ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.708     0.274    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.034     0.062    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.164ns (17.795%)  route 0.758ns (82.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           0.758     0.339    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.164ns (17.298%)  route 0.784ns (82.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.784     0.366    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.089     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.148ns (16.464%)  route 0.751ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.751     0.316    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.006     0.033    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.890%)  route 0.783ns (84.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           0.783     0.349    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.036     0.064    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.787%)  route 0.945ns (85.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.945     0.526    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.083     0.110    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.164ns (15.111%)  route 0.921ns (84.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.921     0.502    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.059     0.086    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.530ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           1.857    84.817    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.124    84.941 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.145    86.087    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.124    86.211 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.211    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    98.741    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.741    
                         arrival time                         -86.211    
  -------------------------------------------------------------------
                         slack                                 12.530    

Slack (MET) :             13.447ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.161%)  route 2.161ns (78.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           2.161    85.120    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    85.244 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    85.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029    98.691    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.691    
                         arrival time                         -85.244    
  -------------------------------------------------------------------
                         slack                                 13.447    

Slack (MET) :             13.496ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419    82.923 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.972    84.895    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.299    85.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    98.690    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.690    
                         arrival time                         -85.194    
  -------------------------------------------------------------------
                         slack                                 13.496    

Slack (MET) :             13.559ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.678ns  (logic 0.580ns (21.660%)  route 2.098ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           2.098    85.057    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.124    85.181 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    85.181    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.079    98.740    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.740    
                         arrival time                         -85.181    
  -------------------------------------------------------------------
                         slack                                 13.559    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.349%)  route 1.904ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.904    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.988 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.988    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.031    98.693    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.693    
                         arrival time                         -84.988    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.001%)  route 1.758ns (70.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.758    84.680    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.299    84.979 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.979    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    98.738    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.738    
                         arrival time                         -84.979    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             13.762ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.411%)  route 1.898ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.898    84.857    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.981 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081    98.743    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.743    
                         arrival time                         -84.981    
  -------------------------------------------------------------------
                         slack                                 13.762    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.465ns  (logic 0.715ns (29.006%)  route 1.750ns (70.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           1.750    84.672    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.296    84.968 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000    84.968    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.081    98.742    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         98.742    
                         arrival time                         -84.968    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.887ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.692%)  route 1.769ns (75.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           1.769    84.728    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.852 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    84.852    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077    98.739    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.739    
                         arrival time                         -84.852    
  -------------------------------------------------------------------
                         slack                                 13.887    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.226ns  (logic 0.716ns (32.158%)  route 1.510ns (67.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.510    84.432    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.297    84.729 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    84.729    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029    98.691    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.691    
                         arrival time                         -84.729    
  -------------------------------------------------------------------
                         slack                                 13.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.961%)  route 0.661ns (78.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.661     0.249    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.294 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.294    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.303     0.066    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     0.158    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.226ns (25.874%)  route 0.647ns (74.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.647     0.222    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.098     0.320 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.303     0.066    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     0.157    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.024%)  route 0.743ns (79.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           0.743     0.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000     0.376    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.120     0.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.851%)  route 0.751ns (80.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.751     0.340    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.226ns (23.940%)  route 0.718ns (76.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.718     0.293    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.098     0.391 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.391    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.303     0.065    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121     0.186    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.792     0.380    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.425    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.253%)  route 0.780ns (80.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.780     0.369    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.414 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.414    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.092     0.159    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.355%)  route 0.827ns (81.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.827     0.416    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.461 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.461    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.227ns (21.500%)  route 0.829ns (78.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.829     0.404    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.503 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.503    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.303     0.065    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.120     0.185    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.227ns (21.863%)  route 0.811ns (78.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           0.811     0.387    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.486 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000     0.486    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.303     0.065    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     0.156    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.530ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           1.857    84.817    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.124    84.941 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.145    86.087    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.124    86.211 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.211    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    98.741    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.741    
                         arrival time                         -86.211    
  -------------------------------------------------------------------
                         slack                                 12.530    

Slack (MET) :             13.447ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.161%)  route 2.161ns (78.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           2.161    85.120    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    85.244 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    85.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029    98.691    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.691    
                         arrival time                         -85.244    
  -------------------------------------------------------------------
                         slack                                 13.447    

Slack (MET) :             13.496ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419    82.923 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.972    84.895    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.299    85.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    98.690    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.690    
                         arrival time                         -85.194    
  -------------------------------------------------------------------
                         slack                                 13.496    

Slack (MET) :             13.559ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.678ns  (logic 0.580ns (21.660%)  route 2.098ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           2.098    85.057    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.124    85.181 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    85.181    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.079    98.740    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.740    
                         arrival time                         -85.181    
  -------------------------------------------------------------------
                         slack                                 13.559    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.349%)  route 1.904ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.904    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.988 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.988    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.031    98.693    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.693    
                         arrival time                         -84.988    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.001%)  route 1.758ns (70.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.758    84.680    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.299    84.979 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.979    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    98.738    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.738    
                         arrival time                         -84.979    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             13.762ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.411%)  route 1.898ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.898    84.857    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.981 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081    98.743    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.743    
                         arrival time                         -84.981    
  -------------------------------------------------------------------
                         slack                                 13.762    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.465ns  (logic 0.715ns (29.006%)  route 1.750ns (70.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           1.750    84.672    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.296    84.968 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000    84.968    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.303    98.661    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.081    98.742    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         98.742    
                         arrival time                         -84.968    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.887ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.692%)  route 1.769ns (75.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           1.769    84.728    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.852 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    84.852    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077    98.739    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.739    
                         arrival time                         -84.852    
  -------------------------------------------------------------------
                         slack                                 13.887    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.226ns  (logic 0.716ns (32.158%)  route 1.510ns (67.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.510    84.432    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.297    84.729 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    84.729    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.303    98.662    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029    98.691    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.691    
                         arrival time                         -84.729    
  -------------------------------------------------------------------
                         slack                                 13.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.961%)  route 0.661ns (78.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.661     0.249    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.294 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.294    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.303     0.066    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     0.158    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.226ns (25.874%)  route 0.647ns (74.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.647     0.222    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.098     0.320 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.303     0.066    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     0.157    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.024%)  route 0.743ns (79.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           0.743     0.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000     0.376    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.120     0.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.851%)  route 0.751ns (80.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.751     0.340    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.226ns (23.940%)  route 0.718ns (76.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.718     0.293    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.098     0.391 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.391    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.303     0.065    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121     0.186    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.792     0.380    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.425    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.253%)  route 0.780ns (80.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.780     0.369    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.414 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.414    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.092     0.159    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.355%)  route 0.827ns (81.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.827     0.416    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.461 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.461    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.303     0.067    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.227ns (21.500%)  route 0.829ns (78.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.829     0.404    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.503 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.503    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.303     0.065    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.120     0.185    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.227ns (21.863%)  route 0.811ns (78.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           0.811     0.387    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.486 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000     0.486    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.303     0.065    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     0.156    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.061ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.678ns  (logic 11.382ns (55.043%)  route 9.296ns (44.957%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.661    18.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.516 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           1.209    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.850 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    19.850    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.850    
  -------------------------------------------------------------------
                         slack                                 79.061    

Slack (MET) :             79.083ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.656ns  (logic 11.382ns (55.103%)  route 9.274ns (44.897%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.693    18.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.548 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[31]_i_2/O
                         net (fo=1, routed)           1.155    19.703    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_5
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.827 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]_i_1__0/O
                         net (fo=1, routed)           0.000    19.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.827    
  -------------------------------------------------------------------
                         slack                                 79.083    

Slack (MET) :             79.177ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 11.407ns (55.357%)  route 9.199ns (44.643%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.482    18.008    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[40]_i_2/O
                         net (fo=1, routed)           1.291    19.629    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_14
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.149    19.778 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]_i_1__0/O
                         net (fo=1, routed)           0.000    19.778    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.075    98.954    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]
  -------------------------------------------------------------------
                         required time                         98.954    
                         arrival time                         -19.778    
  -------------------------------------------------------------------
                         slack                                 79.177    

Slack (MET) :             79.182ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.555ns  (logic 12.228ns (59.490%)  route 8.327ns (40.510%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT1=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[17]
                         net (fo=2, routed)           0.935    11.617    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.124    11.741 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__7/O
                         net (fo=1, routed)           0.000    11.741    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_0[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.319 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[2]
                         net (fo=8, routed)           0.957    13.276    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[2]
    SLICE_X11Y8          LUT1 (Prop_lut1_I0_O)        0.301    13.577 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    13.577    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.124 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.138    15.262    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X15Y8          LUT3 (Prop_lut3_I2_O)        0.302    15.564 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    15.564    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_517
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.962 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.962    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.296 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[1]
                         net (fo=2, routed)           0.816    17.112    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[25]
    SLICE_X15Y10         LUT6 (Prop_lut6_I5_O)        0.303    17.415 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           1.201    18.616    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.124    18.740 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.862    19.602    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124    19.726 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.726    
  -------------------------------------------------------------------
                         slack                                 79.182    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.539ns  (logic 11.382ns (55.416%)  route 9.157ns (44.584%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.502    18.028    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[32]_i_2/O
                         net (fo=1, routed)           1.230    19.587    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_6
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.711 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]_i_1__0/O
                         net (fo=1, routed)           0.000    19.711    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.711    
  -------------------------------------------------------------------
                         slack                                 79.198    

Slack (MET) :             79.241ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.497ns  (logic 11.382ns (55.529%)  route 9.115ns (44.471%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.455    17.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.310 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           1.234    19.545    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.669 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    19.669    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.669    
  -------------------------------------------------------------------
                         slack                                 79.241    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 11.382ns (55.729%)  route 9.042ns (44.271%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.460    17.986    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.315 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[34]_i_2/O
                         net (fo=1, routed)           1.156    19.471    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_8
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.595 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]_i_1__0/O
                         net (fo=1, routed)           0.000    19.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                 79.315    

Slack (MET) :             79.361ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.376ns  (logic 11.382ns (55.860%)  route 8.994ns (44.140%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.173    17.699    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.028 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[35]_i_2/O
                         net (fo=1, routed)           1.395    19.423    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_9
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.547 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]_i_1__0/O
                         net (fo=1, routed)           0.000    19.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.547    
  -------------------------------------------------------------------
                         slack                                 79.361    

Slack (MET) :             79.555ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.185ns  (logic 11.382ns (56.388%)  route 8.803ns (43.612%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.341    17.867    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.196 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[38]_i_2/O
                         net (fo=1, routed)           1.036    19.233    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_12
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]_i_1__0/O
                         net (fo=1, routed)           0.000    19.357    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.032    98.911    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]
  -------------------------------------------------------------------
                         required time                         98.911    
                         arrival time                         -19.357    
  -------------------------------------------------------------------
                         slack                                 79.555    

Slack (MET) :             79.575ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.162ns  (logic 11.382ns (56.454%)  route 8.780ns (43.546%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.662    18.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.517 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.692    19.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.333 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    19.333    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.333    
  -------------------------------------------------------------------
                         slack                                 79.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.272    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[13]
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.183    -0.356    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.066    -0.290    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.598    -0.549    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.309    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_346
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__47/O
                         net (fo=1, routed)           0.000    -0.264    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[3]_1[0]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[0]
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.183    -0.353    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.317%)  route 0.111ns (30.683%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/Q
                         net (fo=4, routed)           0.111    -0.298    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_332
    SLICE_X2Y4           LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__61/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[15]_1[2]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.188 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[14]
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.183    -0.354    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.134    -0.220    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.120%)  route 0.112ns (30.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y5           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/Q
                         net (fo=4, routed)           0.112    -0.297    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_328
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__65/O
                         net (fo=1, routed)           0.000    -0.252    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[19]_1[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.187 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[18]
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.183    -0.354    
    SLICE_X2Y5           FDSE (Hold_fdse_C_D)         0.134    -0.220    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.867%)  route 0.160ns (53.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.593    -0.554    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/Q
                         net (fo=4, routed)           0.160    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]_0
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/C
                         clock pessimism              0.253    -0.538    
                         clock uncertainty            0.183    -0.355    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.066    -0.289    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.722%)  route 0.181ns (56.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.566    -0.581    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X39Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.181    -0.259    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[8]
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.836    -0.819    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.183    -0.362    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.066    -0.296    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.188ns (48.073%)  route 0.203ns (51.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.594    -0.553    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X4Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/Q
                         net (fo=1, routed)           0.203    -0.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[25]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.047    -0.162 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/C
                         clock pessimism              0.274    -0.514    
                         clock uncertainty            0.183    -0.331    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.131    -0.200    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/Q
                         net (fo=1, routed)           0.151    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[16]
    SLICE_X2Y8           LUT3 (Prop_lut3_I2_O)        0.045    -0.192 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.183    -0.352    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121    -0.231    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.359%)  route 0.163ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.596    -0.551    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X1Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.163    -0.247    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.183    -0.353    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.063    -0.290    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.250ns (66.282%)  route 0.127ns (33.718%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.282    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_339
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.237 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__54/O
                         net (fo=1, routed)           0.000    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]_1[3]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.173 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.173    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[7]
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/C
                         clock pessimism              0.253    -0.533    
                         clock uncertainty            0.183    -0.350    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.134    -0.216    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.138ns (24.383%)  route 3.529ns (75.617%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.235 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.488     3.763    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.519    15.235    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.564    15.798    
                         clock uncertainty           -0.136    15.662    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    15.493    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.138ns (25.136%)  route 3.389ns (74.864%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 15.234 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.562    -0.905    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X8Y17          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[15]/Q
                         net (fo=3, routed)           0.817     0.430    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[15]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124     0.554 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4/O
                         net (fo=4, routed)           0.457     1.011    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_4_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     1.135 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.588    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_1_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.712 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.910     2.622    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.404     3.150    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.274 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.349     3.623    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.518    15.234    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.564    15.797    
                         clock uncertainty           -0.136    15.661    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    15.492    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                 11.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.333    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.827    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y19         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.136    -0.437    
    SLICE_X13Y19         FDSE (Hold_fdse_C_D)         0.070    -0.367    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.294    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][7]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.048    -0.246 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[9]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.136    -0.434    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.131    -0.303    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.125    -0.263    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.136    -0.403    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.075    -0.328    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.592    -0.555    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.069    -0.359    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.099    -0.260 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.260    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.861    -0.794    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X1Y16          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.239    -0.555    
                         clock uncertainty            0.136    -0.419    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.328    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.285    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.864    -0.791    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.251    -0.540    
                         clock uncertainty            0.136    -0.404    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.047    -0.357    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.860%)  route 0.123ns (37.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.561    -0.586    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[4]/Q
                         net (fo=3, routed)           0.123    -0.299    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.829    -0.826    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y18         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.240    -0.586    
                         clock uncertainty            0.136    -0.450    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.121    -0.329    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.383%)  route 0.121ns (36.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/Q
                         net (fo=16, routed)          0.121    -0.298    ts_pt100_i/package_ext_0/inst/pack1_ext/state_send[5]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out[0]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.833    -0.822    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.136    -0.434    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.091    -0.343    ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.572%)  route 0.197ns (51.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.564    -0.583    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y13         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ts_pt100_i/package_ext_0/inst/pack1_ext/data_out_reg[0]/Q
                         net (fo=1, routed)           0.197    -0.245    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_out_reg[7][0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[2]
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.832    -0.823    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X12Y15         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.136    -0.413    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.120    -0.293    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.984%)  route 0.159ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.563    -0.584    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDSE (Prop_fdse_C_Q)         0.141    -0.443 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.159    -0.284    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.831    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X13Y16         FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.240    -0.584    
                         clock uncertainty            0.136    -0.448    
    SLICE_X13Y16         FDSE (Hold_fdse_C_D)         0.065    -0.383    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.232    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.866    -0.789    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.136    -0.403    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.072    -0.331    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.243ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.518ns (18.143%)  route 2.337ns (81.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           2.337     1.956    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.063    15.199    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 13.243    

Slack (MET) :             13.363ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.518ns (18.925%)  route 2.219ns (81.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           2.219     1.838    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.061    15.201    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                 13.363    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.478ns (18.847%)  route 2.058ns (81.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           2.058     1.638    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.258    15.005    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.380ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.478ns (18.793%)  route 2.066ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           2.066     1.645    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.238    15.025    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                 13.380    

Slack (MET) :             13.493ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.518ns (20.133%)  route 2.055ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           2.055     1.673    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.095    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 13.493    

Slack (MET) :             13.590ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.478ns (20.828%)  route 1.817ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.817     1.395    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.276    14.986    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 13.590    

Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.478ns (20.689%)  route 1.832ns (79.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.832     1.412    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.225    15.038    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 13.626    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.478ns (21.085%)  route 1.789ns (78.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.789     1.367    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.242    15.021    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             13.696ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.518ns (21.271%)  route 1.917ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           1.917     1.536    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.303    15.263    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)       -0.031    15.232    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 13.696    

Slack (MET) :             13.724ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.518ns (21.782%)  route 1.860ns (78.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.860     1.479    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.303    15.262    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.058    15.204    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                 13.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.148ns (19.457%)  route 0.613ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.613     0.178    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.004     0.044    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.164ns (18.643%)  route 0.716ns (81.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           0.716     0.297    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.128    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.239%)  route 0.663ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           0.663     0.228    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.009     0.048    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.148ns (17.290%)  route 0.708ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.708     0.274    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.034     0.074    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.164ns (17.795%)  route 0.758ns (82.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           0.758     0.339    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.128    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.164ns (17.298%)  route 0.784ns (82.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.784     0.366    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.089     0.128    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.148ns (16.464%)  route 0.751ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.751     0.316    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.006     0.045    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.890%)  route 0.783ns (84.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           0.783     0.349    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.303     0.040    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.036     0.076    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.787%)  route 0.945ns (85.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.945     0.526    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.083     0.122    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.164ns (15.111%)  route 0.921ns (84.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.921     0.502    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.303     0.039    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.059     0.098    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.255ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.518ns (18.143%)  route 2.337ns (81.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           2.337     1.956    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.063    15.210    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 13.255    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.518ns (18.925%)  route 2.219ns (81.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           2.219     1.838    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.061    15.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.378ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.478ns (18.847%)  route 2.058ns (81.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           2.058     1.638    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.258    15.016    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 13.378    

Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.478ns (18.793%)  route 2.066ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           2.066     1.645    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)       -0.238    15.036    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                 13.391    

Slack (MET) :             13.505ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.518ns (20.133%)  route 2.055ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           2.055     1.673    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.095    15.178    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 13.505    

Slack (MET) :             13.602ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.478ns (20.828%)  route 1.817ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.817     1.395    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.276    14.997    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 13.602    

Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.478ns (20.689%)  route 1.832ns (79.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.832     1.412    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.225    15.049    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.665ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.478ns (21.085%)  route 1.789ns (78.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.478    -0.422 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.789     1.367    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.242    15.032    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 13.665    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.518ns (21.271%)  route 1.917ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 15.167 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.567    -0.900    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           1.917     1.536    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.451    15.167    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.399    15.566    
                         clock uncertainty           -0.292    15.274    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)       -0.031    15.243    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.736ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.518ns (21.782%)  route 1.860ns (78.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 15.166 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.568    -0.899    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.860     1.479    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.450    15.166    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.565    
                         clock uncertainty           -0.292    15.273    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.058    15.215    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                 13.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.148ns (19.457%)  route 0.613ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.613     0.178    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X13Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.004     0.032    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.164ns (18.643%)  route 0.716ns (81.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           0.716     0.297    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.239%)  route 0.663ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           0.663     0.228    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.009     0.036    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.148ns (17.290%)  route 0.708ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y9          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.708     0.274    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.034     0.062    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.164ns (17.795%)  route 0.758ns (82.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y8          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           0.758     0.339    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.088     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.164ns (17.298%)  route 0.784ns (82.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.784     0.366    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.089     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.148ns (16.464%)  route 0.751ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.751     0.316    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X15Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.006     0.033    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.890%)  route 0.783ns (84.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.565    -0.582    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y7          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           0.783     0.349    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.837    -0.818    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y9          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.292     0.028    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.036     0.064    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.787%)  route 0.945ns (85.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.945     0.526    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X14Y11         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.083     0.110    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.164ns (15.111%)  route 0.921ns (84.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.564    -0.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X46Y10         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.921     0.502    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.836    -0.819    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y10         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.292     0.027    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.059     0.086    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           1.857    84.817    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.124    84.941 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.145    86.087    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.124    86.211 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.211    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    98.752    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.752    
                         arrival time                         -86.211    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             13.459ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.161%)  route 2.161ns (78.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           2.161    85.120    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    85.244 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    85.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029    98.702    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.702    
                         arrival time                         -85.244    
  -------------------------------------------------------------------
                         slack                                 13.459    

Slack (MET) :             13.507ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419    82.923 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.972    84.895    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.299    85.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    98.701    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.701    
                         arrival time                         -85.194    
  -------------------------------------------------------------------
                         slack                                 13.507    

Slack (MET) :             13.571ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.678ns  (logic 0.580ns (21.660%)  route 2.098ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           2.098    85.057    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.124    85.181 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    85.181    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.079    98.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.751    
                         arrival time                         -85.181    
  -------------------------------------------------------------------
                         slack                                 13.571    

Slack (MET) :             13.717ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.349%)  route 1.904ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.904    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.988 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.988    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.031    98.704    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -84.988    
  -------------------------------------------------------------------
                         slack                                 13.717    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.001%)  route 1.758ns (70.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.758    84.680    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.299    84.979 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.979    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    98.749    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.749    
                         arrival time                         -84.979    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.411%)  route 1.898ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.898    84.857    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.981 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -84.981    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.786ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.465ns  (logic 0.715ns (29.006%)  route 1.750ns (70.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           1.750    84.672    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.296    84.968 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000    84.968    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.081    98.753    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         98.753    
                         arrival time                         -84.968    
  -------------------------------------------------------------------
                         slack                                 13.786    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.692%)  route 1.769ns (75.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           1.769    84.728    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.852 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    84.852    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077    98.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.750    
                         arrival time                         -84.852    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             13.973ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.226ns  (logic 0.716ns (32.158%)  route 1.510ns (67.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.510    84.432    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.297    84.729 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    84.729    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029    98.702    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.702    
                         arrival time                         -84.729    
  -------------------------------------------------------------------
                         slack                                 13.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.961%)  route 0.661ns (78.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.661     0.249    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.294 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.294    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.292     0.054    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     0.146    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.226ns (25.874%)  route 0.647ns (74.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.647     0.222    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.098     0.320 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.292     0.054    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     0.145    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.024%)  route 0.743ns (79.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           0.743     0.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000     0.376    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.120     0.175    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.851%)  route 0.751ns (80.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.751     0.340    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.176    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.226ns (23.940%)  route 0.718ns (76.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.718     0.293    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.098     0.391 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.391    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.292     0.053    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121     0.174    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.792     0.380    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.425    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.176    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.253%)  route 0.780ns (80.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.780     0.369    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.414 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.414    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.092     0.147    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.355%)  route 0.827ns (81.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.827     0.416    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.461 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.461    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.176    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.227ns (21.500%)  route 0.829ns (78.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.829     0.404    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.503 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.503    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.292     0.053    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.120     0.173    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.227ns (21.863%)  route 0.811ns (78.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           0.811     0.387    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.486 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000     0.486    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.292     0.053    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     0.144    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.061ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.678ns  (logic 11.382ns (55.043%)  route 9.296ns (44.957%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.661    18.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.516 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           1.209    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.850 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    19.850    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.850    
  -------------------------------------------------------------------
                         slack                                 79.061    

Slack (MET) :             79.083ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.656ns  (logic 11.382ns (55.103%)  route 9.274ns (44.897%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.693    18.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.548 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[31]_i_2/O
                         net (fo=1, routed)           1.155    19.703    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_5
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.827 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]_i_1__0/O
                         net (fo=1, routed)           0.000    19.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[31]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[31]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.827    
  -------------------------------------------------------------------
                         slack                                 79.083    

Slack (MET) :             79.177ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 11.407ns (55.357%)  route 9.199ns (44.643%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.482    18.008    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[40]_i_2/O
                         net (fo=1, routed)           1.291    19.629    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_14
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.149    19.778 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]_i_1__0/O
                         net (fo=1, routed)           0.000    19.778    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[40]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.075    98.954    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[40]
  -------------------------------------------------------------------
                         required time                         98.954    
                         arrival time                         -19.778    
  -------------------------------------------------------------------
                         slack                                 79.177    

Slack (MET) :             79.182ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.555ns  (logic 12.228ns (59.490%)  route 8.327ns (40.510%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT1=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[17]
                         net (fo=2, routed)           0.935    11.617    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.124    11.741 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__7/O
                         net (fo=1, routed)           0.000    11.741    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_0[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.319 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[2]
                         net (fo=8, routed)           0.957    13.276    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[2]
    SLICE_X11Y8          LUT1 (Prop_lut1_I0_O)        0.301    13.577 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    13.577    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_4__0_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.124 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.138    15.262    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X15Y8          LUT3 (Prop_lut3_I2_O)        0.302    15.564 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    15.564    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_517
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.962 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.962    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.296 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[1]
                         net (fo=2, routed)           0.816    17.112    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[25]
    SLICE_X15Y10         LUT6 (Prop_lut6_I5_O)        0.303    17.415 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           1.201    18.616    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.124    18.740 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.862    19.602    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124    19.726 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    19.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X29Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.726    
  -------------------------------------------------------------------
                         slack                                 79.182    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.539ns  (logic 11.382ns (55.416%)  route 9.157ns (44.584%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.502    18.028    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[32]_i_2/O
                         net (fo=1, routed)           1.230    19.587    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_6
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.711 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]_i_1__0/O
                         net (fo=1, routed)           0.000    19.711    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[32]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[32]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.711    
  -------------------------------------------------------------------
                         slack                                 79.198    

Slack (MET) :             79.241ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.497ns  (logic 11.382ns (55.529%)  route 9.115ns (44.471%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.455    17.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.310 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           1.234    19.545    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X28Y4          LUT3 (Prop_lut3_I2_O)        0.124    19.669 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    19.669    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y4          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.669    
  -------------------------------------------------------------------
                         slack                                 79.241    

Slack (MET) :             79.315ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 11.382ns (55.729%)  route 9.042ns (44.271%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.460    17.986    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.329    18.315 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[34]_i_2/O
                         net (fo=1, routed)           1.156    19.471    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_8
    SLICE_X28Y6          LUT3 (Prop_lut3_I2_O)        0.124    19.595 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]_i_1__0/O
                         net (fo=1, routed)           0.000    19.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[34]
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y6          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.031    98.910    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[34]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                 79.315    

Slack (MET) :             79.361ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.376ns  (logic 11.382ns (55.860%)  route 8.994ns (44.140%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.173    17.699    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.028 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[35]_i_2/O
                         net (fo=1, routed)           1.395    19.423    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_9
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.547 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]_i_1__0/O
                         net (fo=1, routed)           0.000    19.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[35]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[35]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.547    
  -------------------------------------------------------------------
                         slack                                 79.361    

Slack (MET) :             79.555ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.185ns  (logic 11.382ns (56.388%)  route 8.803ns (43.612%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.341    17.867    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.329    18.196 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[38]_i_2/O
                         net (fo=1, routed)           1.036    19.233    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_12
    SLICE_X28Y5          LUT3 (Prop_lut3_I2_O)        0.124    19.357 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]_i_1__0/O
                         net (fo=1, routed)           0.000    19.357    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[38]
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y5          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.032    98.911    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[38]
  -------------------------------------------------------------------
                         required time                         98.911    
                         arrival time                         -19.357    
  -------------------------------------------------------------------
                         slack                                 79.555    

Slack (MET) :             79.575ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.162ns  (logic 11.382ns (56.454%)  route 8.780ns (43.546%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.638    -0.829    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/Q
                         net (fo=2, routed)           1.062     0.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_31
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.622    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2/O[3]
                         net (fo=1, routed)           0.813     2.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b_ext[15]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.307     3.057 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/a0_i_2/O
                         net (fo=2, routed)           0.538     3.595    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/result_reg[27][15]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     7.446 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.448    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.161 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.163    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    10.681 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[24]
                         net (fo=3, routed)           1.371    12.052    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1_n_81
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2/O
                         net (fo=1, routed)           0.961    13.137    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.124    13.261 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.261    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.513 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry__1/O[0]
                         net (fo=6, routed)           0.675    14.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[8]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.295    14.482 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0/O
                         net (fo=1, routed)           0.000    14.482    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5_i_1__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.730 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__5/O[2]
                         net (fo=5, routed)           1.003    15.733    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[26]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.302    16.035 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.035    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_4[1]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.526 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.662    18.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.329    18.517 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.692    19.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I2_O)        0.124    19.333 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    19.333    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.450    98.499    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X28Y3          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.564    99.062    
                         clock uncertainty           -0.183    98.879    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.029    98.908    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -19.333    
  -------------------------------------------------------------------
                         slack                                 79.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.272    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[13]
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.183    -0.356    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.066    -0.290    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[13]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.598    -0.549    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.309    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_346
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__47/O
                         net (fo=1, routed)           0.000    -0.264    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[3]_1[0]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[0]
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y1           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.183    -0.353    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.317%)  route 0.111ns (30.683%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[14]/Q
                         net (fo=4, routed)           0.111    -0.298    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_332
    SLICE_X2Y4           LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__61/O
                         net (fo=1, routed)           0.000    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[15]_1[2]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.188 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.188    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[14]
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y4           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.183    -0.354    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.134    -0.220    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[14]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.120%)  route 0.112ns (30.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y5           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[18]/Q
                         net (fo=4, routed)           0.112    -0.297    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_328
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__65/O
                         net (fo=1, routed)           0.000    -0.252    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[19]_1[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.187 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.187    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[18]
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.868    -0.787    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y5           FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.183    -0.354    
    SLICE_X2Y5           FDSE (Hold_fdse_C_D)         0.134    -0.220    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.867%)  route 0.160ns (53.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.593    -0.554    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[17]/Q
                         net (fo=4, routed)           0.160    -0.253    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]_0
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]/C
                         clock pessimism              0.253    -0.538    
                         clock uncertainty            0.183    -0.355    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.066    -0.289    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.722%)  route 0.181ns (56.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.566    -0.581    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X39Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.181    -0.259    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[8]
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.836    -0.819    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X40Y2          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.183    -0.362    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.066    -0.296    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.188ns (48.073%)  route 0.203ns (51.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.594    -0.553    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X4Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[25]/Q
                         net (fo=1, routed)           0.203    -0.209    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[25]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.047    -0.162 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[51]
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]/C
                         clock pessimism              0.274    -0.514    
                         clock uncertainty            0.183    -0.331    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.131    -0.200    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[51]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.595    -0.552    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[16]/Q
                         net (fo=1, routed)           0.151    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[16]
    SLICE_X2Y8           LUT3 (Prop_lut3_I2_O)        0.045    -0.192 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[42]
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.867    -0.788    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y8           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.183    -0.352    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121    -0.231    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.359%)  route 0.163ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.596    -0.551    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X1Y9           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.163    -0.247    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.866    -0.789    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y10          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.183    -0.353    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.063    -0.290    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.250ns (66.282%)  route 0.127ns (33.718%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.597    -0.550    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X3Y3           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.282    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_339
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.045    -0.237 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__54/O
                         net (fo=1, routed)           0.000    -0.237    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]_1[3]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.173 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.173    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy0[7]
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.869    -0.786    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X2Y2           FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]/C
                         clock pessimism              0.253    -0.533    
                         clock uncertainty            0.183    -0.350    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.134    -0.216    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           1.857    84.817    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.124    84.941 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.145    86.087    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.124    86.211 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.211    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    98.752    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.752    
                         arrival time                         -86.211    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             13.459ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.161%)  route 2.161ns (78.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           2.161    85.120    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    85.244 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    85.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029    98.702    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.702    
                         arrival time                         -85.244    
  -------------------------------------------------------------------
                         slack                                 13.459    

Slack (MET) :             13.507ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419    82.923 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.972    84.895    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.299    85.194 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.194    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    98.701    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.701    
                         arrival time                         -85.194    
  -------------------------------------------------------------------
                         slack                                 13.507    

Slack (MET) :             13.571ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.678ns  (logic 0.580ns (21.660%)  route 2.098ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           2.098    85.057    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.124    85.181 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    85.181    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.079    98.751    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.751    
                         arrival time                         -85.181    
  -------------------------------------------------------------------
                         slack                                 13.571    

Slack (MET) :             13.717ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.349%)  route 1.904ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.904    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.988 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.988    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.031    98.704    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -84.988    
  -------------------------------------------------------------------
                         slack                                 13.717    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.476ns  (logic 0.718ns (29.001%)  route 1.758ns (70.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.758    84.680    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.299    84.979 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.979    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    98.749    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.749    
                         arrival time                         -84.979    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.411%)  route 1.898ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 82.504 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.637    82.504    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456    82.960 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.898    84.857    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.981 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.981    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -84.981    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.786ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.465ns  (logic 0.715ns (29.006%)  route 1.750ns (70.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           1.750    84.672    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.296    84.968 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000    84.968    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.516    98.565    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.399    98.964    
                         clock uncertainty           -0.292    98.672    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.081    98.753    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         98.753    
                         arrival time                         -84.968    
  -------------------------------------------------------------------
                         slack                                 13.786    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.692%)  route 1.769ns (75.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456    82.959 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           1.769    84.728    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.124    84.852 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    84.852    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077    98.750    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.750    
                         arrival time                         -84.852    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             13.973ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.226ns  (logic 0.716ns (32.158%)  route 1.510ns (67.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 82.503 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    84.822 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.055    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    79.109 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    80.770    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.866 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.636    82.503    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419    82.922 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.510    84.432    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.297    84.729 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    84.729    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    95.376 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.957    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.517    98.566    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.399    98.965    
                         clock uncertainty           -0.292    98.673    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.029    98.702    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.702    
                         arrival time                         -84.729    
  -------------------------------------------------------------------
                         slack                                 13.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.961%)  route 0.661ns (78.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.661     0.249    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.294 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.294    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.292     0.054    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     0.146    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.226ns (25.874%)  route 0.647ns (74.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.647     0.222    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.098     0.320 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.863    -0.792    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y13          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.292     0.054    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     0.145    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.024%)  route 0.743ns (79.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           0.743     0.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000     0.376    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.120     0.175    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.851%)  route 0.751ns (80.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.751     0.340    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.176    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.226ns (23.940%)  route 0.718ns (76.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.718     0.293    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.098     0.391 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.391    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.292     0.053    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121     0.174    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.792     0.380    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.425    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.176    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.253%)  route 0.780ns (80.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.780     0.369    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.414 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.414    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.092     0.147    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.355%)  route 0.827ns (81.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.827     0.416    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.461 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.461    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.864    -0.791    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y11          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.555    -0.237    
                         clock uncertainty            0.292     0.055    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.176    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.227ns (21.500%)  route 0.829ns (78.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.594    -0.553    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y12          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.829     0.404    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.503 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.503    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.292     0.053    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.120     0.173    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.227ns (21.863%)  route 0.811ns (78.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.595    -0.552    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y11          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           0.811     0.387    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.099     0.486 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000     0.486    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.862    -0.793    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y12          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.292     0.053    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     0.144    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.342    





