

================================================================
== Vivado HLS Report for 'GenerationGenerator'
================================================================
* Date:           Wed Dec 19 15:48:43 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     10.59|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  267|    1|  268|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (GenerationGenerator_s) | (GenerationGenerator_1)
2 --> 
* FSM state operations: 

 <State 1>: 10.59ns
ST_1: StgValue_3 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i24* %mutation_probability, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_4 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_5 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_6 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_7 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_8 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i1* %generatingDone, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_9 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i1* %startGenerating, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_10 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i24* %random, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_11 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4081

ST_1: StgValue_12 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4085

ST_1: StgValue_13 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !4089

ST_1: StgValue_14 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !4093

ST_1: StgValue_15 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !4097

ST_1: StgValue_16 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !4101

ST_1: StgValue_17 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !4105

ST_1: StgValue_18 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !4109

ST_1: StgValue_19 (32)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !4113

ST_1: StgValue_20 (33)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !4117

ST_1: StgValue_21 (34)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !4121

ST_1: StgValue_22 (35)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !4125

ST_1: StgValue_23 (36)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !4129

ST_1: StgValue_24 (37)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:31
:21  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @p_str, [20 x i8]* @p_str) nounwind

ST_1: GenerationGenerator_s (38)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:22  %GenerationGenerator_s = load i1* @GenerationGenerator_ssdm_thread_M_consumeRandom, align 1

ST_1: StgValue_26 (39)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:23  br i1 %GenerationGenerator_s, label %1, label %2

ST_1: StgValue_27 (41)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:0  call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [14 x i8]* @p_str14) nounwind

ST_1: StgValue_28 (42)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:33
:1  call void (...)* @_ssdm_op_SpecSensitive([14 x i8]* @p_str14, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_29 (43)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:34
:2  call void (...)* @_ssdm_op_SpecSensitive([14 x i8]* @p_str14, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: GenerationGenerator_1 (44)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:3  %GenerationGenerator_1 = load i1* @GenerationGenerator_ssdm_thread_M_generateGeneration, align 1

ST_1: StgValue_31 (45)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:4  br i1 %GenerationGenerator_1, label %3, label %4

ST_1: StgValue_32 (47)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:0  call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str23) nounwind

ST_1: StgValue_33 (48)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:36
:1  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str23, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_34 (49)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:37
:2  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str23, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: StgValue_35 (50)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:38
:3  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_36 (51)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:39
:4  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_37 (52)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:40
:5  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind

ST_1: StgValue_38 (53)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:41
:6  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind

ST_1: StgValue_39 (54)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:42
:7  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind

ST_1: StgValue_40 (55)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:43
:8  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind

ST_1: StgValue_41 (56)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:44
:9  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind

ST_1: StgValue_42 (57)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:45
:10  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind

ST_1: StgValue_43 (58)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:46
:11  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind

ST_1: StgValue_44 (59)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:47
:12  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind

ST_1: StgValue_45 (60)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:48
:13  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_randomNumberIndex_V, i24 0)

ST_1: StgValue_46 (61)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:49
:14  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 0)

ST_1: StgValue_47 (62)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.h:36
:15  ret void

ST_1: StgValue_48 (64)  [2/2] 10.59ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:0  call void @"GenerationGenerator::generateGeneration"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)

ST_1: StgValue_49 (67)  [2/2] 5.30ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:0  call void @"GenerationGenerator::consumeRandom"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)


 <State 2>: 10.59ns
ST_2: StgValue_50 (64)  [1/2] 10.59ns  loc: ../GenerationGenerator/GenerationGenerator.h:35
:0  call void @"GenerationGenerator::generateGeneration"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)

ST_2: StgValue_51 (65)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_52 (67)  [1/2] 5.30ns  loc: ../GenerationGenerator/GenerationGenerator.h:32
:0  call void @"GenerationGenerator::consumeRandom"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)

ST_2: StgValue_53 (68)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_54 (70)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 10.6ns
The critical path consists of the following:
	'call' operation (../GenerationGenerator/GenerationGenerator.h:35) to 'GenerationGenerator::generateGeneration' [64]  (10.6 ns)

 <State 2>: 10.6ns
The critical path consists of the following:
	'call' operation (../GenerationGenerator/GenerationGenerator.h:35) to 'GenerationGenerator::generateGeneration' [64]  (10.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
