{"path":"sem2a/DDCA/PV/summaries/DDCA-FS14-summary-lmetzler.pdf","text":"8/21/2014 Linus Metzler 1|17 Lecture Summary Contents 1 Organization and Introduction .................................................................................................................................................................. 2 2 Binary Numbers ................................................................................................................................................................................................ 2 3 EE Perspective.................................................................................................................................................................................................... 2 4 Combinational Circuits Theory ................................................................................................................................................................. 3 5 Combinational Circuits Design .................................................................................................................................................................. 4 6 FPGA Systems, Experimental Board ....................................................................................................................................................... 5 7 Verilog Combinational Circuits.................................................................................................................................................................. 5 8 Sequential Circuits Design ........................................................................................................................................................................... 6 9 Verilog Sequential Circuits .......................................................................................................................................................................... 7 10 Sequential Circuits: Timing .................................................................................................................................................................... 7 11 Arithmetic Circuits ..................................................................................................................................................................................... 8 12 Number Systems .......................................................................................................................................................................................... 9 14 Verilog Testbenches .................................................................................................................................................................................10 15 MIPS Assembly ...........................................................................................................................................................................................10 16 Memory Systems .......................................................................................................................................................................................11 17 Microarchitecture: Single Cycle Architecture .............................................................................................................................12 18 MIPS Programming ..................................................................................................................................................................................13 19 Cache Systems .............................................................................................................................................................................................14 20 IO Systems .....................................................................................................................................................................................................15 21 Microarchitecture: Multi-cycle Architecture ...............................................................................................................................15 22 Microarchitecture: Pipelined Architectures ................................................................................................................................16 23 Advanced Processors...............................................................................................................................................................................17 Review ............................................................................................................................................................................................................................17 8/21/2014 Linus Metzler 2|17 1 Organization and Introduction ï€­ The art of managing complexity: abstraction, disciple, hierarchy, modularity, regularity ï€­ Bit = Binary digit 2 Binary Numbers ï€­ While in the decimal system every position ğ‘– in a number (beginning from position 0) is multiplied by 10 ğ‘–, in the binary system every digit is multiplied by 2 ğ‘–. ï€­ Up to 2 15: 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768; 2 10 â‰ˆ 10 3, 2 20 â‰ˆ 10 6, 2 30 â‰ˆ 10 9 ï€­ Convert decimal to binary (roughly): find next larger power of two, set that position to 1 (if your number is â‰¤ than that power, else 0), calculate the difference and repeat ï€­ Convert binary to decimal: multiply every position by 2 ğ‘– ï€­ Hexadecimal numbers have 16 different digits (base 16), ranging from 0 to F and are used express long binary numbers in a shorter format; conversion is done using 16 ğ‘–. ï€­ 1âŸ most significant bit MSB 001011 0âŸ least significant bit LSB , 1001 0110âŸ nibble â byte , CEâŸ most significant byte BF9A D7âŸ least significant byte ï€­ Addition in base 2 works just like in base 10 using carries1 ï€­ Overflow: since digital system operate on affixed number of bits, it can happen the result is too big to fit into the available bits ï€­ Range of a ğ‘ digit number: [0, 10 ğ‘ âˆ’ 1], [0, 2 ğ‘ âˆ’ 1] ï€­ Signed binary numbers: sign/magnitude numbers, oneâ€™s complement numbers, twoâ€™s complement numbers ï€­ Sign/magnitude numbers: 1 sign bit, ğ‘ âˆ’ 1 magnitude bits, the sign bit is the MSB, 0 being positive, 1 being negative; range [âˆ’(2 ğ‘âˆ’1 âˆ’ 1), 2 ğ‘âˆ’1 âˆ’ 1]; problems: addition doesnâ€™t work, two representations of 0 (Â±0) ï€­ Oneâ€™s complement: A negative number is formed by reverse the bits of the positive number (MSB still indi- cates the sign); range [âˆ’(2 (ğ‘âˆ’1) âˆ’ 1), 2 ğ‘âˆ’1 âˆ’ 1]; addition is done using binary addition with end-around carry i.e. if there is a carry at the MSB of the sum, this bit must be added to the LSB ï€­ Twoâ€™s complement (commonly used): addition works, single representation for 0, no end-around carry; a negative number is formed by reversing the bits of the positive number and adding 1 (MSB still indicates the sign); range [âˆ’2 ğ‘âˆ’1, 2 ğ‘âˆ’1 âˆ’ 1]; example: flip the sign of 810 = 110002: invert the bits â†’ 001112, add one â†’ 010002 ï€­ Increasing bit width (assume ğ‘€ > ğ‘) from ğ‘ to ğ‘€: either sign extension or zero extension ï€­ Sign extensions: sign bit copied into most significant bits; number value remains the same, correct result for twoâ€™s complement; 0011âŸ ğ‘=4 â†’ ğŸğŸğŸğŸ0011âŸ ğ‘€=8 ï€­ Zero extension: zeroes are copied into the most significant bits; value will change for negative numbers; âˆ’510 = 10112 â†’ ğŸğŸğŸğŸ10112 = 1110 3 EE Perspective ï€­ The goal of circuit design is to optimize: area, speed/throughput, power/energy, design time ï€­ Frankâ€™s Principles: be lazy, ask why, engineering is not a religion, KISS 1 â€œBehalteâ€, â€œU bertragâ€ 8/21/2014 Linus Metzler 3|17 ï€­ Building blocks for microchips: conductors (ğ´ğ‘™, ğ¶ğ‘¢), insulators (ğ‘†ğ‘–ğ‘‚2, air), semiconductors (ğ‘†ğ‘–, ğºğ‘’)2 ï€­ Semiconductor doping: N-type: extra electrons, negatively charged, e.g. ğ‘ƒ; P-type: missing electrons, positively charged, e.g. ğµ3 ï€­ P and N regions can be combined and can be used to build diodes, tran- sistors, â€¦ ï€­ pMOS is a P type transistor, nMOS an N type transistors; combined they are a CMOS ï€­ aside: explanation of transistors4 ï€­ CMOS: has no input current, has no current when output is at logic levels, current is only needed for switching, electrical properites determined directly gemoetry (double the size, double the current), very simple to manufacture ï€­ CMOS gate structure: the general form used to construct any inverting logic gate (NOT, NAND, NOR): input â†› { pMOS, pull âˆ’ up network nMOS, pull âˆ’ down network} â†’ output, where the network may consist of transistors in series or in parallel ï€­ Common logic gates: ï€­ Multiple-input logic gates and compound gates exist, too ï€­ Logic levels: define a range of voltages to represent 1 and 0 and define different ranges for inputs and outputs and allow for noise in the system (e.g. resistance in a long wire) ï€­ Mooreâ€™s Law: â€œThe number of transistors that can be manufactured doubles roughly every 18 monthsâ€; one was able to keep it by manufacturing smaller structures, developing materials with better properties, opti- mizing manufacturing steps and new technologies ï€­ Power consumption: dynamic and static power consumption; dynamic: power to charge transistor gate ca- pacitances; static: power consumed when no gates are switching 4 Combinational Circuits Theory ï€­ To count the nodes (wires) in a circuit look at the outputs of every circuit element and the inputs of the entire circuit ï€­ Combinational (combinatorial) logic: memory less, outputs determined by current values of inputs ï€­ Sequential logic: has memory, outputs determined by previous and current values of inputs ï€­ Rules of combinational composition: every circuit element is itself combination; every node is either desig- nated as an input or connects to exactly one output terminal of a circuit element; the circuit contains no cyclic paths: every path through the circuits visits each node at most once ï€­ Boolean algebra5: the axioms and theorems are dual i.e. if ANDs and ORs are interchanged and 0s and 1s are interchanged, they stay correct 2 Aluminum, copper, glass, Silicon, Germanium 3 Phosphorus, boron 4 https://www.youtube.com/watch?v=IcrBqCFLHIY 5 Again, this is also part of â€œDiskrete Mathematikâ€ where it is dealt with more in depth 8/21/2014 Linus Metzler 4|17 ï€­ Simplify Boolean expressions: apply axioms and theorems, bubble pushing (and Karnaugh6 maps) ï€­ Bubble pushing: pushing bubble backward (from the output) or forward (from the inputs) changes the body of the gate from AND to OR or vice versa; rules: begin at the output and work toward the inputs, push any bubbles on the final output back towards the inputs, draw each gate in a form so that bubbles cancel 5 Combinational Circuits Design ï€­ Minterm: product (AND) that includes all input variables; maxterm: sum (OR) that includes all input variables ï€­ Sum-of-products form (aka DNF; SOP): each row in truth table has a minterm, a product of literals (AND), and each minterm is true for that (and only that) row; formed by ORing the minterms for which the output is TRUE ï€­ Product-of-sums (aka CNF; POS): each row in truth table has a maxterm, a sum of literals (OR), and each minterm is false for that (and only that) row; formed by ANDing the maxterms for which the output is FALSE ï€­ Karnaugh Maps (K-Maps) minimize Boolean equations graphically; work well for up to four variables; use- ful on logic synthesizers to produce simplified circuits ï€­ K-Map rules: special order for bit combinations â€“ only one bit change from one to next; every 1 in a K-map must be circled at least once; each circle must span a power of 2 squares in each direction; each circle must be as large as possible: a circle may wrap around the edges; a â€œdonâ€™t careâ€ (X) is circled only if it helps mini- mize the equation; after forming all the circles, examine each circle and check which variables donâ€™t change, these variables (with their respective value) form the minterms (-> SOP). ï€­ Circuit schematics: inputs: left (top); outputs: right (bottom); circuits flow from left to right; straight wires are better than wires with multiple corners; wires always connect at a T junction; a dot at an intersection indicates a connection (and the lack of a dot means there is no connection) ï€­ Compress a truth table by using â€œdonâ€™t caresâ€ (X) ï€­ Contention (X)7: when a signal is being driven to 1 and 0 simultaneously; not a real level; usually a problem since two outputs drive one node to opposite values; normally there should be only one direr for every connection ï€­ High-impedance or tri-state or floating (Z): when an output is disconnected, not a real level; e.g. tr-sitate buffer; floating nodes are used in tri-state busses where many diferent 6 See lecture 5 7 WARNING: â€œdonâ€™t careâ€s and contention are both called â€œXâ€, but are NOT the same; Verilog uses â€œXâ€ for both 8/21/2014 Linus Metzler 5|17 dirvers share one common connection but only exactly one dirver is active at any time, the others are disconnected and said to be floating yet more than one onput can listen to the sgared bus wothout problems ï€­ Combinational buildng blocks: combinational logic is often grouped into alrger building blocks to buld more complex systems and hides unnecessary gate-level details to emphasize the function ï€­ Multiplexer (mux): selects between one of the ğ‘ inputs to connect to the output; needs log2 ğ‘-bit contol input; a 4:1 mux can be implementedusing two-level logi, using tri-state buffers, or using a tree of 2:1 muxes; a mux can be programmed perfrom any ğ‘-input loginc using a 2 ğ‘-input mux â€“ itâ€™s a lookup table (!) ï€­ Decoders: ğ‘ inputs, 2 ğ‘ outputs; one-hot outputs: only one output HIGH at once; decoders use minterms for logic Timing ï€­ The propagation delay, ğ‘¡ğ‘ğ‘‘, is the maximum time from when an input changes until the output or outputs reach their final value. ï€­ The contamination delay, ğ‘¡ğ‘ğ‘‘, is the minimum time from when an input changes until any output starts to change its value. ï€­ Delay is caused capacitance rand resistance in a circuit and the limitation of the speed of light8 ï€­ Reasons for ğ‘¡ğ‘ğ‘‘ and ğ‘¡ğ‘ğ‘‘ to be different: different rising and falling delays; multiple inputs and output, some of which are faster than other; circuits slow down when hot and speed up when cold ï€­ Critical (long) and short paths: the critical path should be kept as short as possible ï€­ Glitch: when a single input change causes multiple output changes yet they donâ€™t cause problems because of synchronous design conventions; noticing a glitch: gener- ally speaking, a glitch can occur when a change in a single variable crosses the boundary between two prime implicants in a K-map 6 FPGA Systems, Experimental Board ï€­ FPGA = Field Programmable Gate Array ï€­ The FPGA is/can/has/â€¦: array of configurable logic blocks (CBLs); performs combinational sequential logic; programmable internal connections (CLB-IOB); IOBs (I/O buffers) to connect to the outside world ï€­ CLBs are composed of: LUTs (lookup tables) for combinational logic, flip-flops for sequential functions and multiplexers to connect LUTs and flip-flops 7 Verilog Combinational Circuits Note The goal (in any of the Verilog lectures) is not to provide a syntax reference. ï€­ Verilog is an HDL (hardware description language) just like VHDL, both exist ï€­ An HDL is a convenient way of drawing schematics, itâ€™s standard, itâ€™s not proprietary, itâ€™s machine readable and can be used for simulation and synthesis ï€­ Module: module name (input [[bus width]9] name, â€¦, output [[bus width]] name, â€¦) body endmodule ï€­ Verilog is case-sensitive; names cannot start with numbers; whitespace is ignored; comments work Java/PHP- style (// for single line, /* â€¦ */ for multi-line) ï€­ Use little-endian style for busses, i.e. MSB to LSB ([31:0]) + the usual good practices ï€­ There are two main styles of HDL (which, in practice, are combined): structural: describes how modules are interconnected, each module contains other modules (instances thereof), and it describes a hierarchy; be- havioral: the module body contains a functional description of the circuit, and contains logical and mathe- matical operators 8 Letâ€™s take a minute to remember the lecture where Frank was complaining how slow the speed of light is! :) 9 [range_start : range_end]; you can parameterize modules with â€œ#(parameter name = value)â€ 8/21/2014 Linus Metzler 6|17 ï€­ Module instantiation: module_name instance_name (pin1, pin2, â€¦); alternate style (safer choice, pin order ex- plicitly defined): module_name instance_name(.pin_name(cable_name), â€¦) ï€­ Bitwise operators: AND: a&b, OR: a|b; XOR: a^b; NAND: ~(a&b); NOR: ~(a|b) ï€­ Reduction operator: assign a to y: â€œassign y = &aâ€ ï€­ Conditional assignment (ternary operator): â€œassign y = condition ? then : else;â€; if/else/elseif: use brackets for conditions â€œthenâ€ after if/elseif and if you have multiple lines, every block needs to be wrapped in â€œbegin â€¦ endâ€ ï€­ Numbers are expressed like this: ğ‘â€²ğµğ‘¥ğ‘¥ğ‘¥, where ğ‘ is the number of bits, ğµ the base (b for binary, h for hex- adedecimal, d for decimal and o for octal), and ğ‘¥ğ‘¥ğ‘¥ is the number expressed in that base10, can also contain X and Z, and underscores for readability ï€­ In addition to the operators above and common ones, there are (arithmetic) shifts: <<,>> (<<<,>>>) ï€­ Bit concatenation: use â€œ{â€¦}â€ for concatenation and â€œ[i]â€ to address a single bit (or a range) of a value; you can precede a â€œ{â€¦}â€ block with an integer to have multiples of that value ï€­ Timing relations defined in Verilog can only be used for simulation, not for synthesis 8 Sequential Circuits Design ï€­ The outputs of sequential logic depend on current and prior input values â€“ it has memory ï€­ Definitions: state: all the information about a circuit necessary to explain its future behavior; latches and flop- flops: state element that store one bit of state; synchronous sequential circuits: combinational logic followed by a bank of flip-flops ï€­ Sequential circuits: give sequence to events, have (short-term) memory, and use feedback from output to input to store information ï€­ State elements: the state of a circuit influences its future behavior, the state is stored in state elements; bi stable circuits: SR latch, D latch, D flip-flop ï€­ Bistable circuits can have two distinct state and remain in a state once theyâ€™re in a state; to change the state a switch is sued to break the loop and another switch is used to con- nect the circuit to an input ï€­ D Latch is the basis bistable circuit in modern CMOS wher the clock controls the switches (only one is active at a time); the input is called D (data), the output Q; it can be in either latch mode (where the state is kept) or transparent mode (where the state changes) ï€­ A rising edge triggered D Flip-Flop has two inputs, CLK and D; it samples D on the rising edge of the clock and D passes through to Q, otherwise Q holds its previous value (Q changes only on the rising edge); itâ€™s called an edge-triggered device since it is activate on the clock edge; internal a D flip-flop are two back-to-back latches controlled by com- plementary clocks ï€­ Registers are multiple parallel flip-flops and can store more than one bit ï€­ Enabled flip-flops are controlled by an additional input EN (enable) when new data is stored ï€­ Resettable flip-flops have an additional RESET input which, when activated, forces Q to 0; there are two different types: synchronous (reset at the clock edge only) and asynchronous (resets immediately) ï€­ Settable flip-flops set Q to 1 when SET is activated, otherwise behaves like normal ï€­ Sequential circuits are all circuits that arenâ€™t combinational ï€­ Synchronous sequential logic design: breaks cyclic paths by inserting registers (since their state changes at the clock edge, the system is called synchronized to the clock); every circuit element is either a register or a combinational unit; at least one circuit element is a register; all registers receive the same clock signal; every click path contains at least one register; two common synchronous sequential circuits. FSMs (finite state ma- chines) and pipelines 10 Heads-up: One hex number takes up 4 bits, not 1 (source of a nasty bug), e.g. 1â€™hf is wrong, 4â€™hf is correct 8/21/2014 Linus Metzler 7|17 ï€­ An FSM consists of: state register (sequen- tial circuit) to store current state and load the next state at the clock edge; next state logic (combinational circuit) which deter- mine what the next state will be; output logic (combinational circuit) generates the outputs; name is derived from the fact that a circuit with ğ‘˜ registers can bin in one of a fnite number (2 ğ‘˜) of unique states ï€­ Moore & Mealy FSMs: are two different FSM types and differ in the output logic; while in a Moore FSM the outputs depend only on the current state, the outputs in a Mealy FSM depend on the current state and the inputs11 ï€­ Example: see slides 30 â€“ 47 (traffic light) ï€­ FSM design procedure: prepare: identify inputs and outputs, sketch a state transition diagram, write a state transition table, and select state encoding; for a Moore: rewrite the state transition tale with the selected state encoding, and write the output table; for a Mealy: rewrite the combined state transition and output table with the selected state encodings; for both: write Boolean equations for the next state and output logic and sketch circuit schematic 9 Verilog Sequential Circuits ï€­ Memory blocks (flip-flops, latches, FSMs) need to be defined; sequential logic is triggered by a CLOCK event; new constructs are needed (always, initial) ï€­ always: always @ (sensitivity list) begin â€¦ end ï€­ E.g. flip-flop: always @ (posedge clk) q <= d; ï€­ â€œassignâ€ is not used within an always block, â€œ<=â€ describes a non-blocking assignment; the assigned variables need to be declared as reg ï€­ E.g. D latch: always @ (clk, d) if (clk) q <= d; ï€­ If, in an always block, the stamen define the signal completely, nothing is memorized and the block becomes combinational ï€­ Switch/case: case (variable) val1: begin â€¦ end12; â€¦ default: â€¦ endcase; always use a default clause; casez works with donâ€™t cares ï€­ Non-blocking vs blocking assignments; non-blocking (<=) assignments assign the values at the end of the block, in parallel thus the process flow is not blocked; blocking (=) assignments assign the value immediately, the process waits for the first assignment to complete thus it block progress; rule: use always blocks and non- blocking (<=) for synchronous sequential logic and continuous assignments (assignâ€¦) for simple combina- tional logic; use always blocks and blocking assignments (=) to model more complicated logic; do not make assignments to the same signal in more than one always/assign statement 10 Sequential Circuits: Timing ï€­ If the data D sampled by a flip-flop isnâ€™t stable but changes when it is sampled, metastability can occur 11 Mnemonic help (from the VIS forum): Meeealy = iiiinput 12 As always, beginâ€¦end is only used for non-oneliners 8/21/2014 Linus Metzler 8|17 ï€­ Input timing constraints: setup time ğ‘¡ğ‘ ğ‘’ğ‘¡ğ‘¢ğ‘ is the time before the clock edge that data must be stable; hold time ğ‘¡â„ğ‘œğ‘™ğ‘‘ is the time af- ter the clock edge that data must be stable; aperture time ğ‘¡ğ‘ is the time around the clock edge that data must be stable, ğ‘¡ğ‘ = ğ‘¡ğ‘ ğ‘’ğ‘¡ğ‘¢ğ‘ + ğ‘¡â„ğ‘œğ‘™ğ‘‘ ï€­ Output timing constraints: propagation delay ğ‘¡ğ‘ğ‘ğ‘ is the time after clock edge that the output Q is guaranteed to be stable; contamination delay ğ‘¡ğ‘ğ‘ğ‘ is the time after clock edge that Q might be unstable ï€­ The input to a synchronous sequential circuit must be stable during the aperture time around the clock edge; the delay between register has a minim and maximum delay, dependent on the delay of the circuit elements ï€­ The clock period or cycle time ğ‘‡ğ¶ is the time beween rising edges of the clock signal, its reciprocal ğ‘“ğ‘ = 1/ğ‘‡ğ‘ [ğ»ğ‘§] is the clokc frequency, measured in Hertz or cycles per second; increasing the frequency increases the work that can be accomplished per unit of time ï€­ Setup time constraint: ğ‘‡ğ¶ â‰¥ ğ‘¡ğ‘ğ‘ğ‘ + ğ‘¡ğ‘ğ‘‘ + ğ‘¡ğ‘ ğ‘’ğ‘¡ğ‘¢ğ‘; ğ‘¡ğ‘ğ‘‘ â‰¤ ğ‘‡ğ¶ âˆ’ (ğ‘¡ğ‘ğ‘ğ‘ + ğ‘¡ğ‘ ğ‘’ğ‘¡ğ‘¢ğ‘) ï€­ Hold time constraint: ğ‘¡â„ğ‘œğ‘™ğ‘‘ < ğ‘¡ğ‘ğ‘ğ‘ + ğ‘¡ğ‘; ğ‘¡ğ‘ğ‘‘ > ğ‘¡â„ğ‘œğ‘™ğ‘‘ âˆ’ ğ‘¡ğ‘ğ‘ğ‘ ï€­ Clock skew; the clock doesnâ€™t arrive at all register at the same time; worst case has to be determined to guarantee the dynamic discipline is not violated for any register ï€­ The dynamic disciple can also be violated by asynchronous (user) input ï€­ Any bistable device has two stable states and a metastable state in-between; if a flip-flop lands in the meta- stable state, it could stay there for an undetermined amount of time, yet if you wait long enough it will (most likely ) have resolved to a stable state ï€­ Synchronizers: since asynchronous inputs D are inevitable (UI, etc.) the goal of synchronizers is to reduce the probability of the output Q being metastable; it can be built with two back-to-back flip-flops; the MTBF (mean time between failures) indicates how often a synchronizer fails ï€­ Parallelism: spatial (duplicate hardware) and temporal (split up the task, aka pipelining) parallelism; paral- lelism increases throughput ï€­ Definitions: token: a group of inputs process to produce a group of outputs; latency: tome for one token from start to end; throughput: number of tokens that can be produced per unit time 11 Arithmetic Circuits ï€­ Better arithmetic circuits, better performance ï€­ Different types (from least to most complex): shift/rotate, compare de-/increment, negate, add/subtract, multiply, divide, square root, exponentiation, logarithmic/trigonometric functions; addition being the most important one ï€­ Half-adder is the simplest arithmetic block adding two 1-bit numbers, producing a 2-bit number (sum and carry-bit) ï€­ Full-adder (pictured) is the essential arithmetic block, adding three 1- bit (2 numbers and 1 carry; ğ´, ğµ, ğ¶ğ‘–ğ‘›) numbers, producing a 2-bit number (sum and another carry; ğ‘†, ğ¶ğ‘œğ‘¢ğ‘¡) ï€­ To add multiple digits,, the carry from the right is added to the left; done in a ripple carry adder (RCA; pictured) in carry save adders since multiple fast adders arenâ€™t that efficient; the curse of the carry: the most significant outputs of the adder depends on the least significant inputs 8/21/2014 Linus Metzler 9|17 ï€­ Multipliers (pictured) are the largest common arithmetic block and consists of three parts: partial product generation, carry save tree to reduce partial products and a carry propagate adder to finalize the addition; since performance matters, there are (again) many optimization alternatives ï€­ Several artihmetic operations are based on adders: negators, icnrementer, subtracter, adder subtracter, comparator ï€­ Negating: (2â€™ complement) all bits are inverted, one is added to the result ï€­ Incrementer: ğ¶ğ‘–ğ‘› used as the incrementer input, input B is zero; decrementer is similar ï€­ Subtracter: B input is inverter, ğ¶ğ‘–ğ‘› is used to complement B ï€­ Comparator: based on asubtractor ï€­ Functions not realized using adders: shoft/rotae; binary logic ï€­ Shifters: logical shofters (<<,>>) shitf vlaue to the left/right and fill empty spaces with 0s; artimetic shifters (<<<,>>>) work similar, but on right shift, they fill empty spaces with the old MSB; can be used as multiplies and divieders, logic left shift multiples by 2 ğ‘, arttmatic right shoft divides by 2 ğ‘ ï€­ Rtators rotates buts in a ciurcle ï€­ Division is often implemented by using other hardware iteratively; exp/log/trig is (less common)using dedi- cated hardware or uses numerical approximations or lookup tables (more common= ï€­ ALU (arithmetic logic unit) defines the basic operations a CPU can perform directly; mostly a collection of resources that work in parallel 12 Number Systems 13 ï€­ Fractions can either be represented with fixed-point where the binary point is fixed (e.g. for 4 integer and 3 fraction bits: 0110(. )110 = 2 2 + 2 1 + 2 âˆ’1 + 2âˆ’2 = 6.75)), or floating-point where the binary point floats to the right of the most significant 1 and an exponent is used ï€­ Fixed-point: the binary point is not a part of the representation but implied (and be agreed upon); negative fractions can be expressed either using sing/magnitude or twoâ€™s complement ï€­ Floating-point: similar to decimal scientific notation: general form: Â±ğ‘€ Ã— ğµğ¸, where M is the mantissa, B the base, and E the exponent; e.g. 27310 = 2.73âŸ ğ‘€ Ã— 10âŸ ğµ 2â ğ¸ ï€­ Storing a 32-bit float: 1 bit for the sign, 8 bits for the exponent, and 23 bits for the XXX-part (see below) ï€­ First representation: store everything like it is, naÃ¯ ve; XXX is the mantissa ï€­ Second representation: omit the first bit of the mantissa, since itâ€™s always 1 (by definition); XXX is the fraction ï€­ Third representation (IEEE standard): XXX is the fraction, the exponent becomes a biased exponent; the bi- ased exponent is the bias + the exponent; the bias for 8 bits is 12710; this representation has the following special cases defined (format: sign/exponent/XXX-part): 0: [ğ‘‹|0|0], âˆ: [0|1|0], âˆ’âˆ: [1|1|0], NaN14: [ğ‘‹|1|non âˆ’ zero] ï€­ Precision: single: 32 bits, bias is 127; double: 64 bits, bias is 1023, 1 sign bit, 11 exponent bits, 52 fraction bits ï€­ Rounding: problems: underflow â€“ number is too small, overflow â€“ number is too big; rounding modes: down, up, toward zero, to nearest ï€­ Addition: 1) extract exponent and fraction bits, 2) prepend leading 1 to form mantissa, 3) compare expo- nents, 4) shift smaller mantissa if necessary, 5) add mantissas, 6) normalize mantissa and adjust exponent if necessary, 7) round result, 8) assemble exponent and fraction back into floating-point format15 13 If you want to delve deeper in that subject, http://docs.oracle.com/cd/E19957-01/806-3568/ncg_goldberg.html seems to be a good place to start (what Iâ€™ve heard, havenâ€™t read it myself (yet)). 14 Not a number 15 Example: see slides 27 â€“ 29 8/21/2014 Linus Metzler 10|17 14 Verilog Testbenches ï€­ HDL code to test another HDL module, the device/unit under test (dut/uut) ï€­ Verilog: #time makes the program wait/pause in simulation for that time in nanoseconds ï€­ Verilog: initial has the same syntax like always but is only executed once ï€­ Simple testbench: you write a few tests, apply a series of inputs, observe and compare the out- puts (in a simulator program); the statements have to be blocking ï€­ Self-checking testbench: includes a statement to check the current state, use $display to out- put a message; a lot of work and you make mistakes when writing the test, too ï€­ Testbench with testvectors: most elaborate; uses a high-level model (golden model) to product the correct input and output vectors; the testbench generates the clock for assigning inputs and reading outputs, reads the testvectors into an array, assign inputs, gets the outputs form the DUT, and compares the actual with the expected outputs and reports error ï€­ Verilog: assign a vector to multiple variables: {var1, var2, â€¦} = vector[i] ï€­ Verification needs to happen automatically and is difficult and takes a long time for all possible cases; formal verification methods are needed and critical cases need to be checked 15 MIPS Assembly 16 ï€­ Architecture design principles: simplicity favors regularity; make the common case fast; smaller is faster; good design demands good compromises ï€­ Main types of MIPS instructions: R(egister), I(mmediate), J(ump) ï€­ The Assembly language consists of instructions taken from an instruction set and is human-readable; it is translated into machine language, readable by the computer ï€­ Some examples: ğ‘ = ğ‘ + ğ‘: add a, b, c; ğ‘ = ğ‘ âˆ’ ğ‘: sub a, b, c ï€­ RISC and CISC: reduced instruction set computer: small number of simple instructions (e.g. MIPS); complex instruction set computers: larger number of instruction (e.g. x86) ï€­ Operands: a computer can retrieve operand from either registers, memory or constants (immediates) ï€­ Register: since main memory is slow, most architec- tures have a small set of fast register (MIPS: 32) ï€­ Memory: since thereâ€™s too much data for only 32 registers, more data is stored in (slow) memory while commonly used variables are kept in register; reads are called loads (lw), writes are called stores (sw) ï€­ lw/sw (lb/sb): for the memory address to still fit into a 32-bit instruction, a special method is used to calculate the address; say you have the instruction â€œlw $s3, 1($0)â€ you have the base address â€œ$0â€, the offset â€œ1â€ which together form the address: $0 + 1 = 1; the offset can be decimal (default) or hexadecimal ï€­ Both, byte-addressable and word-addressable memory exists, MIPS uses byte-addressable memory; every 32-bit word has 4 bytes thus the word address increment by 4 ï€­ Big- and little Endian refers to whether byte numbers start at the LSB (little) or MSB (big) ï€­ Constants/immediates: immediates donâ€™t require register for memory access, they are directly available; e.g. addi (add immediate; subi is not necessary) ï€­ R-type: add, sub; I-type: addi, lw, sw; ï€­ Below: overview of the different instruction types17 16 Great. Resource. http://en.wikipedia.org/wiki/MIPS_instruction_set#MIPS_assembly_language 17 http://www.cise.ufl.edu/~mssz/CompOrg/Figure2.7-MIPSinstrFmt.gif Simple testbench self- checking testbench self- checking testbench w/ testvectors 8/21/2014 Linus Metzler 11|17 ï€­ Stored program: 32-bit instruction data stored in memory, a sequence of instructions; no re-wiring required for a new programs â€“ program is fetched (read) from memory in sequence ï€­ Program counter: to keep track of the current instruction; in MPIS it starts at 0x00400000 ï€­ To interpret machine language code, read the opcode (if all 0, itâ€™s an R-type, use function bits) 16 Memory Systems ï€­ Common sequential building blocks: various counters; serial/parallel converters, serial in- se- rial out is a shit register, parallel in â€“ parallel out is normal register ï€­ Counters (aside) are incremented on each clock edge; can be used for digital clock displays and program counters ï€­ Shift register (aside): shifts a new value in on each clock edge, shift a vlaue out on each clock edge; serial-to-parallel converter ğ‘†ğ‘–ğ‘› â†’ ğ‘„0:ğ‘âˆ’1); with parallel load: if load = 1, it acts as a normal N-bit register, when load = 0, it acts as a shoft register; it can now act as a serial-to-parallel ocnverter or a parallel-to-serial converter (ğ·0:ğ‘âˆ’1 â†’ ğ‘†ğ‘œğ‘¢ğ‘¡) ï€­ Memories are large blocks, they are practical tools for system design, and they allow you to store data and work on soterd data ï€­ Different ways to store data: ï€­ Flip-flops are very fast, allow for parallel access but are expensive18 ï€­ SRAM (s for static) are relatively fast and not that expensive but allow for only one data word at a time; stores data by cross couples inverters ï€­ DRAM (d for dynamic) are slower, reading destroy content, they can only read one data word at a time, they need a special process BUT they are even cheaper; sotres data by charging asmall capactor which slowly discharges (i.e. forgets the value) thus needs to be refreshed every now and then; the larger the capcatior, the longer it takes to forget ï€­ Even slower but non-volatile: HDD, SSD, etc. ï€­ Array organzitation of memories (aside) ; efficiently store large amounts of data: memory array to store data, address election logic (to select an array row) and a readout ciruity; an M-bit balue can be r/wâ€™ed at ech nuique N-bit addressed: all values can be access, but only M bits at a time; acces restriciton allows more compact orignaization; the array is 2D with 2 ğ‘ rows and ğ‘€ columns whereas the depth is the number of rows (words) and the width is the number of columns (size of a word) ï€­ Memory types: volatile: loses data on power off, e.g. SRAM, DRM; non-volatile: keeps data even without power, e.g. ROM, flash memory 18 As in numbers of transistors required 8/21/2014 Linus Metzler 12|17 ï€­ ROM (read-only memories): can be made much denser since they are not only non-volatile but thereâ€™s also no need to change the content; used in embedded system, for configuration data, lookup tables, â€¦; re-writable (flash) memories are commonly used and since writing is very slow, theyâ€™re (form an application ï€­ Logic with memory arrays: called lookup table (LUTs) to look up values ï€­ Multi-ported memories: a port is an address/data pair; small multi-ported memories are called register files 17 Microarchitecture: Single Cycle Architecture ï€­ Microarchitecture: how to implement an architecture in hardware ï€­ Processor: data path: functional blocks; control: control signals ï€­ Single-cycle: each instruction executes in a single cycle ï€­ The basic execution of a microprocessor is: read one instruction, decode the instruction, find the operands in memory/registers, perform the operation according to the instruction, (if necessary) write the instruction, go to the next instruction ï€­ The basic components of the MIPS: main: program/instruction memory, registers, data memory, ALU for the core function; auxiliary: program counter (PC), instruction decoder, a mean to manipulate the program counter for branches ï€­ Design recap: register store the current state; combinational logic determines next state: data moves along a data path by control signals which depend on state and input; the clock moves us from one state to another ï€­ The program is stored read-only as 32-bit binary; memory addresses are 32 bits wide and the actual address is stored in the PC ï€­ The PC needs to be incremented by 4 during each cycle (as long as there are no jumps) ï€­ The register file sores 32 register, each being 32-bit19 and since 2 5 = 32 5 bits are needed for addressing; every R-type instruction uses 3 register (read: RS, RT; write: RD); a special memory with 2 read ports (2x address, 2x data out) and 1 write port (address, data in) is needed ï€­ The data memory is used to store the bulk of data, having up to 2 32 bytes (implies requiring address to be 32-bit) ï€­ For I-type instructions to work (lw), too, the following changes to the register file have to be made: RS + sign extended immediate is the address, RS is always read, sometimes RT is read as well, if one register is written, it is RT, not RD, the write data can come from the memory or the ALU, and not all I-types wrote to the register file; and the flowing changes to the ALU: it is now also used to calculate memory addresses, the result is also used as a data memory address, one input is no longer RT, but the immediate; sw additionally needs to be able to write to the memory ï€­ The following control signals are now required: RegWrite: write enable for the register file, RedDst: write to register RD or RT, AluSrc: ALU input RT or immediate, MemWrite: write enable, MemtoReg: register data in from memory or ALU, ALUOp: the ALUâ€™s operation ï€­ BEQ (branch if equal): needs to ALU for comparison: subtracts ğ‘…ğ‘† âˆ’ ğ‘…ğ‘‡, and cheks if ğ‘…ğ‘† == ğ‘…ğ‘‡ and if so, outputs a zero flag; a second adder is needed for the immediate value to be added to PC+4; now the PC can either be PC+4 or the new branch target address (BTA); a new control signal is needed: Branch: determines whether jumping or not ï€­ J-type: doesnâ€™t need the ALU, nor memory or the register file, but adds one more option for the PC; ); a new control signal is needed: Jump: direct jump (yes/no) ï€­ Recap: see slides 47 â€“ 68 19 Verilog: reg [31:0] R_arr [31:0]; 8/21/2014 Linus Metzler 13|17 ï€­ Processor performance: to get the performance of a program, one has to look at the instructions which can take one or more clock cycle, measured in cycles per instruction (CPI); the time on clock cycles takes is determined by: the critical path determines how time on cycles requires, the clock period and the clock frequency ğ‘“ = 1/ğ‘‡ gives you how many cycles can be done each second; 1/1ns = 1 GHz ï€­ General formula for ğ‘ instructions: ğ‘ â‹… ğ¶ğ‘ƒğ¼ â‹… (1/ğ‘“) = ğ‘ â‹… ğ¶ğ‘ƒğ¼ â‹… ğ‘‡ [ğ‘ ] ï€­ To make a program run faster you can: reduce the number of instructions (more CISC, better compilers), use less cycles to perform the instruction (RISC, use multiple units/ALIs/cores in parallel), or increase the clock frequency (better manufacturing technology, redesign time critical components, adopt pipelining) ï€­ In our example, lw is the critical path ğ‘‡ğ¶ 18 MIPS Programming ï€­ Branching: beq (branch if equal), bne (branch not taken), j (jumping; unconditionally) ï€­ Labels: branching statements work with labels which indicate instruction locations and are followed by a colon ï€­ When you transform high-level code to MIPS assembly code, sometimes (e.g. while loop) a beq is easier than a bne; transforming if/else, for, and while should be fairly easy, when using arrays, load the base address into a register and use that as an address base, e.g. 0($t1), 4($t1), â€¦ ï€­ Compute absolute value: # input and output in $t0 sra $t1,$t0,31 xor $t0,$t0,$t1 sub $t0,$t0,$t1 Procedures ï€­ Procedures: (caller: calling the procedure, callee: the called procedure) the caller passes arguments to callee and jumps there; the callee performs the procedure, returns the result to caller, returns to the point of call, and must not overwrite registers or memory need by the caller ï€­ MIPS procedure calling conventions: call procedure: jal (jump and link; jumps and saves PC+4 in $ra); re- turn from procedure: jr (jump register; jumps to $ra); argument values: $a0 â€“ $a3; return value: $v0 ï€­ The Stack: memory used to temporarily save variables; it expands and contracts, thus adapting to memory requirements; it grows down (from higher to lower memory address); $sp (stack pointer) points to top of the stack; allows procedures to ensure they do not have any (unintended) side effects; e.g. sw $t0 8($sp) 8/21/2014 Linus Metzler 14|17 ï€­ Registers: can be either preserved (i.e. saved to the stack on restored afterwards): $s0 â€“ $s7, $ra, $sp, stack above $sp; or non-preserved: $t0 â€“ $t9, $a0 â€“ $a3, $v0 â€“ $v1, stack below $sp Addressing modes ï€­ Operands can be addressed using: register only (operands found in registers), immediate (16-bit immediate used as an operand), base addressing (address of operand is: base address + sign extended immediate), PC-relative (beq), pseudo direct (jal) ï€­ Stored in memory (aside) are: instructions (text), data (global/static: allocated before; dynamic: allocated within); the memory is at most 2 32 =Ì‚ 4GB, address from 0ğ‘¥00000000 to 0ğ‘¥ğ¹ğ¹ğ¹ğ¹ğ¹ğ¹ğ¹ğ¹ ï€­ The MIPS also supports a few pseudo instructions which are like shortcuts; e.g. li, mul, clear, move, nop ï€­ Exceptions can either be caused by hardware (interrupt, e.g. keyboard) or soft- ware (e.g. undefined instruction); if an exception occurs, the processor records the cause, jumps to the exception handler (0x80000180), and returns to the program; exception registers are not part of the register file and record the cause and the exception PC (EPC); coprocessor 0 ï€­ For add, addi, sub, mult, div, stl20, slti, lh, lb unsigned variants (append a â€œuâ€) exist ï€­ Floating-point instructions are executed in coprocessor 1, have 32 32-bit float register ($f0 â€“ $f31); double-precision floats are stored in two registers; thereâ€™s a special F-type instruction format (name:width): op:6, cop:5, ft:5, fs:5, fd: 5, funct: 6 19 Cache Systems ï€­ Until now, we assumed memory (on which performance depends on) could be accessed in 1 clock cycle (wrong) ï€­ The challenge is to have fast, cheap and large memory but only two are possible, thus a hierarchy of memo- ries is used ï€­ Locality can be exploited to make memory access fast; either temporal (used recently, likely to use again soon) where recently accessed data is kept in higher levels of memory hierarchy or spatial (used recently, likely to use nearby soon) where data which is close to the data accessed is brought into higher levels, too. ï€­ Memory performance: hit: found in that level; miss: not found, go to next level; AMAT (average memory access time) ï€­ Cache is a safe place to hide things â€“ it is the higher level in memory hierarchy, fast (around 1 cycle access time); it ideally supplies most of the data to the processor and holds most recently accessed data; design questions: What data is held in the cache? How is data found? What data is replaced? ï€­ Terminology: capacity (ğ¶): the number of data bytes a cahge stores; block size (ğ‘): bytes of data brought into cache at once; number of block (ğµ = ğ¶/ğ‘): the number of blocks in cahce; degree of associativity(ğ‘): the number of blokcs in a set; number of sets (ğ‘† = ğµ/ğ‘): each memory address maps to exactly one cache set ï€­ What data: ideally the cache anticipates data (but prediction of the future is impossible) by using temporal and spatial locality ï€­ Find data: cache is organized into ğ‘† set, each memory address maps to exactly one set; caches are catego- rized by number of blocks in a set: direct mapped: 1 block per set (many conflict misses); n-way set associa- tive: ğ‘ blocks per set (associativity reduces conflict misses); fully associative: all cache blocks are in a single set (no conflict misses, expensive to build) Organization type Number of ways (ğ‘µ) Number of sets (ğ‘º = ğ‘©/ğ‘µ) Direct mapped 1 ğµ N-way set associative 1 < ğ‘ < ğµ ğµ/ğ‘ 20 (ğ´ âˆ’ ğµ)[31] 8/21/2014 Linus Metzler 15|17 Fully associative ğµ 1 ï€­ By increasing block size (spatial locality) compulsory misses are reduced ï€­ Misses: compulsory (first time data is accessed), capacity (cache too small), conflict (data maps to the same location; miss penalty: time it takes to retrieve a block from a lower level ï€­ Replaced data: LRU (least recently used) data is replaced to reduce capacity misses ï€­ (bigger) CPUs use multi-level caches (L1, L2, â€¦) ï€­ Additionally, thereâ€™s virtual memory which gives the illusion of a bigger memory without the high cost DRAM; DRAM acts as a cache for the hard disk; in reality, every program uses virtual addresses and the CPU determines the physical address and each program has its own virtual to physical mapping (memory pro- tection) and thus canâ€™t access data from other programs ï€­ In virtual memory, one talks about pages instead of blocks, whereas the page size is the amount of memory transformed from HDD to DRAM at once and the page table is a lookup table to do address translation ï€­ The challenges are: the page table is large; each load/store requires two main memory accesses(translation, access21); thus a TLB (translation lookaside buffer) is used to make sure page table access have a lot of tem- poral locality; the TLB is small, fully associative, and >99% hit rates are typical 20 IO Systems ï€­ Memory-mapped I/O access I/O devices just like it ac- cess memory with every I/O device being assigned to one or more addresses; a portion of the address space is ded- icated to I/O devices (e.g. 0xFFFF0000 to 0xFFFFFFFF) ï€­ Required hardware: address decoder to determine which memory communicates with the processor; I/O register to hold values written to I/OP devices; ReadData mux to select between memory and I/O 21 Microarchitecture: Multi-cycle Architec- ture ï€­ While a simple-cycle microarchitecture is simple, the cycle time is limited by the longest instruction and it uses two adders/ALUs and two memories ï€­ The benefits of a multi-cycle microarchitecture are higher clock speed, simpler instructions run faster and you can reuse expensive hardware in multiple cycles by the sequencing overhead is paid many time ï€­ The things to optimize: use only one memory instead of two; use only the ALU instead of separate adders; divide all instruction into multiple steps ï€­ See slides 14 â€“ 23 for data paths 21 Unless you use a TLB 8/21/2014 Linus Metzler 16|17 22 Microarchitecture: Pipelined Architectures ï€­ Parallelism: spatial (duplicate hardware) and temporal (split up the task, aka pipelining) parallelism; paral- lelism increases throughput ï€­ Definitions: token: a group of inputs process to produce a group of outputs; latency: tome for one token from start to end; throughput: number of tokens that can be produced per unit time ï€­ A pipelined MIPS processor deices the single-cycle processor into 5 stages: fetch, decode, execute, memory, writeback; it uses temporal parallelism and adds pipeline registers between the stages ï€­ WriteReg must arrive at the same time as Result, thus it is slightly modified ï€­ A pipeline hazard occurs when an instruction depends on result from a previous instruction that hasnâ€™t com- pleted; this can be either a data hazard when the register value hasnâ€™t been written back yet or a control hazard where the next instruction is not yet decided (caused by branches). 8/21/2014 Linus Metzler 17|17 ï€­ Example of data hazards: operations involving the register file have only half a clock cycle to complete; one instruction writes to a register and the next instruction reads from that register ïƒ  RAW (read after write) hazard ï€­ Handling data hazards: NOP (no operations); rearrange code at compile time; forward data at runtime (done by the hazard unit); stall the processor at runtime (hazard unit; add enable (EN) inputs to the fetch & decide pipeline regs and a synchronous CLR to the execute pipeline reg) ï€­ Control hazards: beq: the branch is not determined until the fourth stage of the pipeline thus instruction after the branch are fetched before the branch occurs and thereby might have to be flushed (branch mispre- diction penalty); can be prevented by early branch resolution (consider history of previous branch yes/no; recognize loops) ï€­ FASTEST MIPS 23 Advanced Processors ï€­ Deep pipelining: pipeline all the things, up to 10-20 stages, limited by pipeline hazards, sequencing over- head, power, and cost ï€­ Branch prediction: static branch prediction: check direction (backward/forward); dynamic branch predic- tion: keep history of branches in a buffer; ideal CPI = 1 ï€­ Superscalar: multiple copies of data path; dependencies make it tricks to issue multiple instructions; ideal IPC = 2 ï€­ Out of order: looks ahead multiple instruction to use as many as possible at once as long as there are no dependencies (RAW, WAR, WAR; W = write, A = after, R =read); instruction level parallelism (ILP); has a re- order buffer and a scoreboard table to keep track of what is available/needs to be executed/dependencies ï€­ SIMD ï€­ Multithreading: increase throughput (not ILP) by having multiple copies of the architectural state and mul- tiple threads active at once which enables another thread to run immediately if one stalls and more than one thread can be active to keep all execution units busy Review","libVersion":"0.3.2","langs":""}