# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../OR_test.srcs/sources_1/new/OR_GATE.vhd" \
"../../../../OR_test.srcs/sim_1/new/OR_tb.vhd" \

# Do not sort compile order
nosort
