
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore bcrypt ...

INFO:EDK:1467 - Generic parameter C_BASEADDR/C_HIGHADDR will not be used since
   user does not have any register space ...

----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore bcrypt ...

INFO:EDK:1467 - Generic parameter C_BASEADDR/C_HIGHADDR will not be used since
   user does not have any register space ...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic Verilog template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcr
   ypt_v2_00_a/data/../hdl/verilog/user_logic.v"
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_
v1_00_a/hdl/vhdl/control_state_machine.vhd" in Library axi_slave_burst_v1_00_a.
Entity <control_state_machine> compiled.
Entity <control_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_
v1_00_a/hdl/vhdl/read_data_path.vhd" in Library axi_slave_burst_v1_00_a.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_
v1_00_a/hdl/vhdl/addr_gen.vhd" in Library axi_slave_burst_v1_00_a.
Entity <addr_gen> compiled.
Entity <addr_gen> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_
v1_00_a/hdl/vhdl/address_decode.vhd" in Library axi_slave_burst_v1_00_a.
Entity <address_decode> compiled.
Entity <address_decode> (Architecture <imp>) compiled.
Compiling vhdl file
"/media/C/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_
v1_00_a/hdl/vhdl/axi_slave_burst.vhd" in Library axi_slave_burst_v1_00_a.
Entity <axi_slave_burst> compiled.
Entity <axi_slave_burst> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcrypt
_v2_00_a/data/../hdl/vhdl/bcrypt.vhd" in Library bcrypt_v2_00_a.
Entity <bcrypt> compiled.
Entity <bcrypt> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = bcrypt
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcrypt_
v2_00_a and peripheral software templates under
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/drivers/bcrypt
_v2_00_a respectively.

Peripheral Summary:

  top name       : bcrypt
  version        : 2.00.a
  type           : AXI4 slave
  features       : slave attachment
                   user address ranges

Address Block Summary:

  user memory 0  : C_S_AXI_MEM0_BASEADDR
                 : C_S_AXI_MEM0_HIGHADDR
  user memory 1  : C_S_AXI_MEM1_BASEADDR
                 : C_S_AXI_MEM1_HIGHADDR
  user memory 2  : C_S_AXI_MEM2_BASEADDR
                 : C_S_AXI_MEM2_HIGHADDR

File Summary

  - HDL source -
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcrypt_
v2_00_a/hdl
  top entity     : vhdl/bcrypt.vhd
  user logic     : verilog/user_logic.v

  - XPS interface -
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcrypt_
v2_00_a/data
  mpd            : bcrypt_v2_1_0.mpd
  pao            : bcrypt_v2_1_0.pao

  - ISE project -
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcrypt_
v2_00_a/devl/projnav
  ise project    : bcrypt.xise
  tcl script     : bcrypt.tcl


  - XST synthesis -
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcrypt_
v2_00_a/devl/synthesis
  xst script     : bcrypt_xst.scr
  xst project    : bcrypt_xst.prj

  - Misc file -
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/pcores/bcrypt_
v2_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/drivers/bcrypt
_v2_00_a/src
  makefile       : Makefile
  header         : bcrypt.h
  source         : bcrypt.c
  selftest       : bcrypt_selftest.c

  - Driver interface -
/home/katja/GSoC/ZedBoard/bcrypt/bcrypt.srcs/sources_1/edk/system/drivers/bcrypt
_v2_00_a/data
  mdd            : bcrypt_v2_1_0.mdd
  tcl            : bcrypt_v2_1_0.tcl


