$date
	Wed Sep 17 17:15:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q1_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1"
1!
1%
1$
1#
#10
0"
0$
0#
#15
1"
0!
0%
1$
1#
#20
0"
1!
0#
#25
1"
0!
1%
0$
1#
#30
1"
1$
0#
#35
0"
1!
0%
0$
1#
