<?xml version="1.0" encoding="UTF-8"?>
<module id="VCP2" HW_revision="2" XML_version="1" description="Viterbi Coprocessor 2">
	<register id="VCPIC0" acronym="VCPIC0" offset="0x00" width="32" description="VCP Input Configuration Register 0">
		<bitfield id="POLY3" width="8" begin="31" end="24" resetval="0" description="Polynomial generator G3" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="POLY2" width="8" begin="23" end="16" resetval="0" description="Polynomial generator G2" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="POLY1" width="8" begin="15" end="8" resetval="0" description="Polynomial generator G1" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="POLY0" width="8" begin="7" end="0" resetval="0" description="Polynomial generator G0" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPIC1" acronym="VCPIC1" offset="0x04" width="32" description="VCP Input Configuration Register 1">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="YAMEN" width="1" begin="28" end="28" resetval="0" description="Yamamoto algorithm enable bit" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Yamamoto algorithm is disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Yamamoto algorithm is enabled"/>
		</bitfield>
		<bitfield id="YAMT" width="12" begin="27" end="16" resetval="0" description="Yamamoto threshold value bits" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="16" begin="15" end="0" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPIC2" acronym="VCPIC2" offset="0x08" width="32" description="VCP Input Configuration Register 2">
		<bitfield id="R" width="16" begin="31" end="16" resetval="0" description="Reliability length bits" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="F" width="16" begin="15" end="0" resetval="0" description="Frame length bits" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPIC3" acronym="VCPIC3" offset="0x0C" width="32" description="VCP Input Configuration Register 3">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="OUT_ORDER" width="1" begin="28" end="28" resetval="0" description="The order of VCP output for decoded data" range="" rwaccess="RW">
			<bitenum id="0to31" value="0" token="0to31" description="The order of VCP output for decoded data"/>
			<bitenum id="31to0" value="1" token="31to0" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="27" end="25" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="ITBEN" width="1" begin="24" end="24" resetval="0" description="Traceback state index enable/disable" range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description="Traceback state index enable/disable"/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="ITBI" width="8" begin="23" end="16" resetval="0" description="Traceback state index. The index of the starting state for the traceback unit" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="C" width="16" begin="15" end="0" resetval="0" description="Convergence distance bits" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPIC4" acronym="VCPIC4" offset="0x10" width="32" description="VCP Input Configuration Register 4">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="IMINS" width="13" begin="28" end="16" resetval="0" description="Minimum initial state metric value bits. 13-bits" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="IMAXS" width="13" begin="12" end="0" resetval="0" description="Maximum initial state metric value bits. 13-bits" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPIC5" acronym="VCPIC5" offset="0x14" width="32" description="VCP Input Configuration Register 5">
		<bitfield id="SDHD" width="1" begin="31" end="31" resetval="0" description="Output decision type select bit" range="" rwaccess="RW">
			<bitenum id="HARD" value="0" token="HARD" description="Hard decisions"/>
			<bitenum id="SOFT" value="1" token="SOFT" description="Soft decisions"/>
		</bitfield>
		<bitfield id="OUTF" width="1" begin="30" end="30" resetval="0" description="Output parameters read flag bit" range="" rwaccess="RW">
			<bitenum id="NO" value="0" token="NO" description="VCPREVT generated by VCP for output parameters read"/>
			<bitenum id="YES" value="1" token="YES" description="VCPREVT is not generated by VCP for output parameters read"/>
		</bitfield>
		<bitfield id="TB" width="2" begin="29" end="28" resetval="0" description="Traceback mode select bits" range="" rwaccess="RW">
			<bitenum id="NO" value="0" token="NO" description="Not allowed"/>
			<bitenum id="TAIL" value="1" token="TAIL" description="Tailed f less than or equal to Fmax"/>
			<bitenum id="CONV" value="2" token="CONV" description="Convergent no tail bits"/>
			<bitenum id="MIX" value="3" token="MIX" description="Mixed f greater than or equal to Fmax and tail bits are used"/>
		</bitfield>
		<bitfield id="_RESV" width="3" begin="27" end="25" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SYMR" width="5" begin="24" end="20" resetval="0" description="Output FIFO decision buffer length" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SYMX" width="4" begin="19" end="16" resetval="0" description="Input FIFO branch metrics buffer length" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="IMAXI" width="8" begin="7" end="0" resetval="0" description="Maximum initial state metric value bits" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPEXE" acronym="VCPEXE" offset="0x18" width="32" description="VCP Execution Register">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="COMMAND" width="4" begin="3" end="0" resetval="0" description="VCP command select bits" range="" rwaccess="RW">
			<bitenum id="RESV" value="0" token="RESV" description="Reserved,No instruction"/>
			<bitenum id="START" value="1" token="START" description="Start VCP,Normal mode"/>
			<bitenum id="HALTORPAUSE" value="2" token="HALTORPAUSE" description="Halt or Pause VCP in debug mode"/>
			<bitenum id="RESTART" value="3" token="RESTART" description="Restart VCP and process one SW in debug mode"/>
			<bitenum id="RESTART" value="4" token="RESTART" description="Restart VCP in debug mode"/>
			<bitenum id="STOP" value="5" token="STOP" description="Stop. Soft reset all VCP registers to their initial condition"/>
		</bitfield>
	</register>
	<register id="VCPEND" acronym="VCPEND" offset="0x20" width="32" description="VCP Endian Mode Register">
		<bitfield id="_RESV" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SLPZVSS_EN" width="1" begin="9" end="9" resetval="1" description="sleep mode selection bit" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable sleep mode"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable internal control of slpzvss"/>
		</bitfield>
		<bitfield id="SLPZVDD_EN" width="1" begin="8" end="8" resetval="1" description="sleep mode selection bit" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable sleep mode"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable internal control of slpzvdd"/>
		</bitfield>
		<bitfield id="_RESV" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SD" width="1" begin="1" end="1" resetval="0" description="Soft-decisions memory format select bit" range="" rwaccess="RW">
			<bitenum id="32BIT" value="0" token="32BIT" description="32bit word packed"/>
			<bitenum id="NATIVE" value="1" token="NATIVE" description="Native format 8 bits"/>
		</bitfield>
		<bitfield id="BM" width="1" begin="0" end="0" resetval="0" description="Branch metrics memory format select bit" range="" rwaccess="RW">
			<bitenum id="32BIT" value="0" token="32BIT" description="32bit word packed"/>
			<bitenum id="NATIVE" value="1" token="NATIVE" description="Native format 8 bits"/>
		</bitfield>
	</register>
	<register id="VCPEMU" acronym="VCPEMU" offset="0x60" width="32" description="VCP Emulation Control Register">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="VCP completes a frame of data before halting" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Free run mode" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPOUT0" acronym="VCPOUT0" offset="0x48" width="32" description="VCP Output Register 0">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="FMINS" width="13" begin="28" end="16" resetval="0" description="Minimum initial state metric value for the final trellis stage" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="FMAXS" width="13" begin="12" end="0" resetval="0" description="Maximum state metric value for the final trellis stage" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VCPOUT1" acronym="VCPOUT1" offset="0x4C" width="32" description="VCP Output Register 1">
		<bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="YAM" width="1" begin="16" end="16" resetval="0" description="Yamamoto bit result" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Poor Quality"/>
			<bitenum id="YES" value="1" token="YES" description="Good Quality"/>
		</bitfield>
		<bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="FMAXI" width="8" begin="7" end="0" resetval="0" description="State index for the state with the final maximum state metric" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="VCPSTAT0" acronym="VCPSTAT0" offset="0x40" width="32" description="VCP Status Register 0">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="NSYMPROC" width="17" begin="28" end="12" resetval="0" description="Number of symbols processed bits" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="5" begin="11" end="7" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="EMULHALT" width="1" begin="6" end="6" resetval="0" description="Emulation halt status bit" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Not halt due to emulation"/>
			<bitenum id="YES" value="1" token="YES" description="Halt due to emulation"/>
		</bitfield>
		<bitfield id="OFFUL" width="1" begin="5" end="5" resetval="0" description="Output FIFO buffer full status bit" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Output FIFO buffer is not full"/>
			<bitenum id="YES" value="1" token="YES" description="Output FIFO buffer is full"/>
		</bitfield>
		<bitfield id="IFEMP" width="1" begin="4" end="4" resetval="1" description="Input FIFO buffer empty status bit" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Input FIFO buffer is not empty"/>
			<bitenum id="YES" value="1" token="YES" description="Input FIFO buffer is empty"/>
		</bitfield>
		<bitfield id="WIC" width="1" begin="3" end="3" resetval="0" description="Waiting for input configuration bit" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Not waiting for input configuration words"/>
			<bitenum id="YES" value="1" token="YES" description="Waiting for input configuration words"/>
		</bitfield>
		<bitfield id="ERR" width="1" begin="2" end="2" resetval="0" description="VCP error status bit" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error"/>
			<bitenum id="YES" value="1" token="YES" description="VCP paused due to error"/>
		</bitfield>
		<bitfield id="RUN" width="1" begin="1" end="1" resetval="0" description="VCP running status bit" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="VCP is not running"/>
			<bitenum id="YES" value="1" token="YES" description="VCP is running"/>
		</bitfield>
		<bitfield id="PAUS" width="1" begin="0" end="0" resetval="0" description="VCP pause status bit" range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="VCP is not paused"/>
			<bitenum id="YES" value="1" token="YES" description="VCP is paused"/>
		</bitfield>
	</register>
	<register id="VCPSTAT1" acronym="VCPSTAT1" offset="0x44" width="32" description="VCP Status Register 1">
		<bitfield id="NSYMOF" width="16" begin="31" end="16" resetval="0" description="Number of symbols in the output FIFO buffer" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="NSYMIF" width="16" begin="15" end="0" resetval="0" description="Number of symbols in the branch metric input FIFO buffer" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="VCPERR" acronym="VCPERR" offset="0x50" width="32" description="VCP Error Register">
		<bitfield id="_RESV" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="E_SYMR" width="1" begin="6" end="6" resetval="0" description="Error check bit for SYMR" range="" rwaccess="R">
			<bitenum id="NoError" value="0" token="NoError" description="No error "/>
			<bitenum id="Error" value="1" token="Error" description="Error"/>
		</bitfield>
		<bitfield id="E_SYMX" width="1" begin="5" end="5" resetval="0" description="Error check bit for SYMX" range="" rwaccess="R">
			<bitenum id="NoError" value="0" token="NoError" description="No error "/>
			<bitenum id="Error" value="1" token="Error" description="Error"/>
		</bitfield>
		<bitfield id="MAXMINERR" width="1" begin="4" end="4" resetval="0" description="Error check bit for Maxmin value" range="" rwaccess="R">
			<bitenum id="NoError" value="0" token="NoError" description="No error "/>
			<bitenum id="Error" value="1" token="Error" description="Error"/>
		</bitfield>
		<bitfield id="FCTLERR" width="1" begin="3" end="3" resetval="0" description="Error check bit for (Reliablity length + Convergance distance) " range="" rwaccess="R">
			<bitenum id="NoError" value="0" token="NoError" description="No error "/>
			<bitenum id="Error" value="1" token="Error" description="Error"/>
		</bitfield>
		<bitfield id="FTLERR" width="1" begin="2" end="2" resetval="0" description="Error check bit for frame length" range="" rwaccess="R">
			<bitenum id="NoError" value="0" token="NoError" description="No error "/>
			<bitenum id="Error" value="1" token="Error" description="Error"/>
		</bitfield>
		<bitfield id="TBNAERR" width="1" begin="1" end="1" resetval="0" description="Error check bit for trace back mode" range="" rwaccess="R">
			<bitenum id="NoError" value="0" token="NoError" description="No error "/>
			<bitenum id="Error" value="1" token="Error" description="Error"/>
		</bitfield>
		<bitfield id="ERROR" width="1" begin="0" end="0" resetval="0" description="Error checking for vcp input parameters" range="" rwaccess="R">
			<bitenum id="NoError" value="0" token="NoError" description="No error "/>
			<bitenum id="Error" value="1" token="Error" description="Error"/>
		</bitfield>
	</register>
</module>
