###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =           10   # Number of cycles dual cmds issued
num_reads_done                 =         7278   # Number of read requests issued
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            3   # Number of epochs
num_writes_done                =           56   # Number of read requests issued
tag                            =   6840647680   # Associated Stat Tag
num_cycles                     =      3815918   # Number of DRAM cycles
num_act_cmds                   =         3678   # Number of ACT commands
num_read_cmds                  =         7278   # Number of READ/READP commands
num_read_row_hits              =         3640   # Number of read row buffer hits
num_write_row_hits             =           26   # Number of write row buffer hits
num_pre_cmds                   =         3678   # Number of PRE commands
num_write_cmds                 =           52   # Number of WRITE/WRITEP commands
num_ondemand_pres              =            4   # Number of ondemend PRE commands
num_ref_cmds                   =          978   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =       774999   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =      3040919   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3695   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           27   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           30   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           30   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         3544   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =         6847   # Read request latency (cycles)
read_latency[40-59]            =           42   # Read request latency (cycles)
read_latency[60-79]            =           28   # Read request latency (cycles)
read_latency[80-99]            =           20   # Read request latency (cycles)
read_latency[100-119]          =           31   # Read request latency (cycles)
read_latency[120-139]          =           16   # Read request latency (cycles)
read_latency[140-159]          =           14   # Read request latency (cycles)
read_latency[160-179]          =           19   # Read request latency (cycles)
read_latency[180-199]          =           35   # Read request latency (cycles)
read_latency[200-]             =          222   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           40   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            7   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  5.95015e+07   # Refresh energy
write_energy                   =        55536   # Write energy
act_energy                     =  3.04538e+06   # Activation energy
read_energy                    =  5.85151e+06   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =  2.00701e+08   # Active standby energy rank.0
pre_stb_energy.0               =     3.72e+07   # Precharge standby energy rank.0
average_interarrival           =      504.264   # Average request interarrival latency (cycles)
average_read_latency           =      40.8553   # Average read request latency (cycles)
average_power                  =      80.2833   # Average power (mW)
average_bandwidth              =    0.0615024   # Average bandwidth
total_energy                   =  3.06355e+08   # Total energy (pJ)
