<?xml version="1.0"?>
<RegisterDescription
	xmlns="http://www.genicam.org/GenApi/Version_1_1"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	ModelName="pcie2AxiMaster" VendorName="MatroxElectronicSystemsLtd"
	StandardNameSpace="None" SchemaMajorVersion="1" SchemaMinorVersion="1"
	SchemaSubMinorVersion="0" MajorVersion="1" MinorVersion="0"
	SubMinorVersion="0" ProductGuid="95f81d13-8786-4af2-8c3c-c7634829cb53"
	VersionGuid="68a7c838-21f5-4472-8284-be0c11e1e643">
	<Group Comment="RootCategoryGroup">
		<Category Name="Root">
			<Visibility>Beginner</Visibility>
			<pFeature>SECTION__PCIE2AXIMASTER_INFO</pFeature>
			<pFeature>SECTION__PCIE2AXIMASTER_FPGA</pFeature>
			<pFeature>SECTION__PCIE2AXIMASTER_INTERRUPTS</pFeature>
			<pFeature>SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE</pFeature>
			<pFeature>SECTION__PCIE2AXIMASTER_TLP</pFeature>
			<pFeature>SECTION__PCIE2AXIMASTER_SPI</pFeature>
			<pFeature>SECTION__PCIE2AXIMASTER_AXI_WINDOW</pFeature>
			<pFeature>SECTION__PCIE2AXIMASTER_DEBUG</pFeature>
		</Category>
		<Integer Name="ROOT_ADDRESS">
			<Visibility>Beginner</Visibility>
			<Value>0</Value>
			<Representation>HexNumber</Representation>
		</Integer>
		<Group Comment="GROUP_SECT_INFO">
			<Integer Name="SECTION__PCIE2AXIMASTER_INFO_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<Value>0</Value>
				<Representation>HexNumber</Representation>
			</Integer>
			<Category Name="SECTION__PCIE2AXIMASTER_INFO">
				<Description>PCIe2AxiMaster IP-Core general information</Description>
				<DisplayName>info</DisplayName>
				<Visibility>Beginner</Visibility>
				<pFeature>REGISTER__PCIE2AXIMASTER_INFO_TAG</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INFO_FID</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INFO_VERSION</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INFO_CAPABILITY</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INFO_SCRATCHPAD</pFeature>
			</Category>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INFO_TAG">
				<Integer Name="REGISTER__PCIE2AXIMASTER_INFO_TAG_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INFO_TAG_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INFO_TAG_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_INFO_TAG">
					<ToolTip>Matrox Tag Identifier</ToolTip>
					<Description>This register contains the Matrox tag identifier
						string. Very convenient in debug mode for identifying the IP-Core
						register space.</Description>
					<DisplayName>tag</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INFO_TAG_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INFO_TAG_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_INFO_TAG_VALUE">
					<ToolTip>Tag value</ToolTip>
					<Description>This is a 3 character string. The value is "MTX"</Description>
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INFO_TAG_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg Comment="IREGISTER__PCIE2AXIMASTER_INFO_TAG">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INFO_TAG_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>23</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INFO_FID">
				<Integer Name="REGISTER__PCIE2AXIMASTER_INFO_FID_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>4</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INFO_FID_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INFO_FID_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_INFO_FID">
					<ToolTip>Matrox IP-Core Function ID</ToolTip>
					<DisplayName>fid</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INFO_FID_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INFO_FID_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_INFO_FID_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INFO_FID_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg Comment="IREGISTER__PCIE2AXIMASTER_INFO_FID">
					<Visibility>Invisible</Visibility>
					<Address>4</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INFO_FID_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INFO_VERSION">
				<Integer Name="REGISTER__PCIE2AXIMASTER_INFO_VERSION_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>8</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INFO_VERSION_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INFO_VERSION_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_INFO_VERSION">
					<ToolTip>Register file version</ToolTip>
					<Description>Register file version composed of 3 sub-fields
						Major version
						Minor version
						sub-minor version

						v0.1.0 : First registerfile revision
						v0.2.0 : Added the fpga/board_info register
					</Description>
					<DisplayName>version</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INFO_VERSION_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INFO_VERSION_MAJOR</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INFO_VERSION_MINOR</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INFO_VERSION_SUB_MINOR</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_INFO_VERSION_MAJOR">
					<ToolTip>Major version</ToolTip>
					<Description>Indicates a major register file change that breaks
						software compatibility.</Description>
					<DisplayName>major</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INFO_VERSION_MAJOR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer Name="FIELD__PCIE2AXIMASTER_INFO_VERSION_MINOR">
					<ToolTip>Minor version</ToolTip>
					<Description>Indicates a minor register file change that do not
						break software compatibility.</Description>
					<DisplayName>minor</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INFO_VERSION_MINOR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer Name="FIELD__PCIE2AXIMASTER_INFO_VERSION_SUB_MINOR">
					<ToolTip>Sub minor version</ToolTip>
					<Description>Indicates </Description>
					<DisplayName>sub_minor</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INFO_VERSION_SUB_MINOR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INFO_VERSION">
					<Visibility>Invisible</Visibility>
					<Address>8</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INFO_VERSION_SUB_MINOR">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>7</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INFO_VERSION_MINOR">
						<Visibility>Invisible</Visibility>
						<LSB>8</LSB>
						<MSB>15</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INFO_VERSION_MAJOR">
						<Visibility>Invisible</Visibility>
						<LSB>16</LSB>
						<MSB>23</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INFO_CAPABILITY">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INFO_CAPABILITY_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>12</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INFO_CAPABILITY_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INFO_CAPABILITY_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_INFO_CAPABILITY">
					<ToolTip>Register file version</ToolTip>
					<DisplayName>capability</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INFO_CAPABILITY_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INFO_CAPABILITY_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_INFO_CAPABILITY_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INFO_CAPABILITY_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INFO_CAPABILITY">
					<Visibility>Invisible</Visibility>
					<Address>12</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INFO_CAPABILITY_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>7</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INFO_SCRATCHPAD">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INFO_SCRATCHPAD_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>16</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INFO_SCRATCHPAD_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INFO_SCRATCHPAD_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_INFO_SCRATCHPAD">
					<ToolTip>Scratch pad</ToolTip>
					<Description>R/W software debug register. Writing or reading to
						that register has no effect on the hardware.</Description>
					<DisplayName>scratchpad</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INFO_SCRATCHPAD_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INFO_SCRATCHPAD_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_INFO_SCRATCHPAD_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INFO_SCRATCHPAD_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INFO_SCRATCHPAD">
					<Visibility>Invisible</Visibility>
					<Address>16</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INFO_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INFO_SCRATCHPAD_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
		<Group Comment="GROUP_SECT_FPGA">
			<Integer Name="SECTION__PCIE2AXIMASTER_FPGA_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<Value>32</Value>
				<Representation>HexNumber</Representation>
			</Integer>
			<Category Name="SECTION__PCIE2AXIMASTER_FPGA">
				<Description>FPGA informations</Description>
				<DisplayName>fpga</DisplayName>
				<Visibility>Beginner</Visibility>
				<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_VERSION</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_BUILD_ID</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_DEVICE</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_BOARD_INFO</pFeature>
			</Category>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_FPGA_VERSION">
				<Integer Name="REGISTER__PCIE2AXIMASTER_FPGA_VERSION_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_FPGA_VERSION_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_FPGA_VERSION_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_FPGA_VERSION">
					<ToolTip>Register file version</ToolTip>
					<Description>Register file version composed of 3 sub-fields
						Major version
						Minor version
						sub-minor version</Description>
					<DisplayName>version</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_VERSION_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_FPGA_VERSION_FIRMWARE_TYPE</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_FPGA_VERSION_MAJOR</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_FPGA_VERSION_MINOR</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_FPGA_VERSION_SUB_MINOR</pFeature>
				</Category>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_FPGA_VERSION_FIRMWARE_TYPE">
					<ToolTip>Firmware type</ToolTip>
					<DisplayName>firmware_type</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_FPGA_VERSION_FIRMWARE_TYPE___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>Driver update</Description>
						<DisplayName>Driver update</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_FPGA_VERSION_FIRMWARE_TYPE___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>NPI Golden firmware</Description>
						<DisplayName>NPI Golden firmware</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_FPGA_VERSION_FIRMWARE_TYPE___value_is_2">
						<ToolTip>Value: 2</ToolTip>
						<Description>Engineering firmware</Description>
						<DisplayName>Engineering firmware</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>2</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_FPGA_VERSION_FIRMWARE_TYPE</pValue>
				</Enumeration>
				<Integer Name="FIELD__PCIE2AXIMASTER_FPGA_VERSION_MAJOR">
					<ToolTip>Major version</ToolTip>
					<Description>Indicates a major register file change that breaks
						software compatibility.</Description>
					<DisplayName>major</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_FPGA_VERSION_MAJOR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer Name="FIELD__PCIE2AXIMASTER_FPGA_VERSION_MINOR">
					<ToolTip>Minor version</ToolTip>
					<Description>Indicates a minor register file change that do not
						break software compatibility.</Description>
					<DisplayName>minor</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_FPGA_VERSION_MINOR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer Name="FIELD__PCIE2AXIMASTER_FPGA_VERSION_SUB_MINOR">
					<ToolTip>Sub minor version</ToolTip>
					<Description>Indicates </Description>
					<DisplayName>sub_minor</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_FPGA_VERSION_SUB_MINOR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_FPGA_VERSION">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_FPGA_VERSION_SUB_MINOR">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>7</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_FPGA_VERSION_MINOR">
						<Visibility>Invisible</Visibility>
						<LSB>8</LSB>
						<MSB>15</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_FPGA_VERSION_MAJOR">
						<Visibility>Invisible</Visibility>
						<LSB>16</LSB>
						<MSB>23</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_FPGA_VERSION_FIRMWARE_TYPE">
						<Visibility>Invisible</Visibility>
						<LSB>24</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_FPGA_BUILD_ID">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_FPGA_BUILD_ID_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>4</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_FPGA_BUILD_ID_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_FPGA_BUILD_ID_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_FPGA_BUILD_ID">
					<ToolTip>Firmware build id</ToolTip>
					<Description>The build ID is a unique incrementing 32 bits number
						used to identify an FPGA firmware. This value is simply the Unix
						time stamp (Unix Epoch)

						Unix time (also known as POSIX time or UNIX Epoch time) is a system
						for describing a point in time, defined as an approximation of the
						number of seconds that have elapsed since 00:00:00 Coordinated
						Universal Time (UTC), Thursday, 1 January 1970.

						For more info https://en.wikipedia.org/wiki/Unix_time
					</Description>
					<DisplayName>build_id</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_BUILD_ID_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_FPGA_BUILD_ID_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_FPGA_BUILD_ID_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_FPGA_BUILD_ID_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_FPGA_BUILD_ID">
					<Visibility>Invisible</Visibility>
					<Address>4</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_FPGA_BUILD_ID_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_FPGA_DEVICE">
				<Integer Name="REGISTER__PCIE2AXIMASTER_FPGA_DEVICE_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>8</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_FPGA_DEVICE_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_FPGA_DEVICE_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_FPGA_DEVICE">
					<DisplayName>device</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_DEVICE_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_FPGA_DEVICE_ID</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_FPGA_DEVICE_ID">
					<ToolTip>Manufacturer FPGA device ID</ToolTip>
					<Description>Lookup table providing the FPGA device ID. The value
						is user defined (project specific) and specified outside of this
						document. </Description>
					<DisplayName>id</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_FPGA_DEVICE_ID</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg Comment="IREGISTER__PCIE2AXIMASTER_FPGA_DEVICE">
					<Visibility>Invisible</Visibility>
					<Address>8</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_FPGA_DEVICE_ID">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>7</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_FPGA_BOARD_INFO">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_FPGA_BOARD_INFO_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>12</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_FPGA_BOARD_INFO_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_FPGA_BOARD_INFO_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_FPGA_BOARD_INFO">
					<ToolTip>Board information</ToolTip>
					<Description>This register report board specific information</Description>
					<DisplayName>board_info</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_FPGA_BOARD_INFO_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_FPGA_BOARD_INFO_CAPABILITY</pFeature>
				</Category>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_FPGA_BOARD_INFO_CAPABILITY">
					<ToolTip>Board capability</ToolTip>
					<Description>Report the board capability (Connected to the board
						strapping)</Description>
					<DisplayName>capability</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_FPGA_BOARD_INFO_CAPABILITY___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>2 ToE Ports available</Description>
						<DisplayName>2 ToE Ports available</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_FPGA_BOARD_INFO_CAPABILITY___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>4 ToE ports available</Description>
						<DisplayName>4 ToE ports available</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_FPGA_BOARD_INFO_CAPABILITY</pValue>
				</Enumeration>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_FPGA_BOARD_INFO">
					<Visibility>Invisible</Visibility>
					<Address>12</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_FPGA_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_FPGA_BOARD_INFO_CAPABILITY">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>3</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
		<Group Comment="GROUP_SECT_INTERRUPTS">
			<Integer Name="SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<Value>64</Value>
				<Representation>HexNumber</Representation>
			</Integer>
			<Category Name="SECTION__PCIE2AXIMASTER_INTERRUPTS">
				<DisplayName>interrupts</DisplayName>
				<Visibility>Beginner</Visibility>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPTS_CTRL</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK</pFeature>
			</Category>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPTS_CTRL">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_CTRL_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_CTRL_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPTS_CTRL_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_CTRL">
					<DisplayName>ctrl</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPTS_CTRL_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_NUM_IRQ</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_GLOBAL_MASK</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_NUM_IRQ">
					<ToolTip>Number of IRQ</ToolTip>
					<Description>Indicated the total number of IRQ connected to the
						pcie2AxiMaster</Description>
					<DisplayName>num_irq</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_NUM_IRQ</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_GLOBAL_MASK">
					<ToolTip>Global Mask interrupt </ToolTip>
					<DisplayName>global_mask</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_GLOBAL_MASK___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>Any enabled interrupt will bi signaled to the host</Description>
						<DisplayName>Any enabled interrupt will bi signaled to the host</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_GLOBAL_MASK___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>No active interrrupt is signaled to the host</Description>
						<DisplayName>No active interrrupt is signaled to the host</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_GLOBAL_MASK</pValue>
				</Enumeration>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPTS_CTRL">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_GLOBAL_MASK">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>0</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPTS_CTRL_NUM_IRQ">
						<Visibility>Invisible</Visibility>
						<LSB>1</LSB>
						<MSB>7</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPTS_STATUS">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS_OFFSET">
					<Visibility>Invisible</Visibility>
					<pValue>REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Enumeration
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS">
					<DisplayName>status</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<EnumEntry
						Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS_ENTRY_0">
						<DisplayName>status[0]</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>4</Value>
					</EnumEntry>
					<EnumEntry
						Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS_ENTRY_1">
						<DisplayName>status[1]</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>8</Value>
					</EnumEntry>
					<Value>4</Value>
					<pSelected>REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS_ADDRESS</pSelected>
					<pSelected>FIELD__PCIE2AXIMASTER_INTERRUPTS_STATUS_VALUE</pSelected>
				</Enumeration>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPTS_STATUS_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPTS_STATUS_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS">
					<Visibility>Invisible</Visibility>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pAddress>
					<pAddress>REGISTER__PCIE2AXIMASTER_INTERRUPTS_STATUS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPTS_STATUS_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPTS_ENABLE">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE_OFFSET">
					<Visibility>Invisible</Visibility>
					<pValue>REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Enumeration
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE">
					<DisplayName>enable</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<EnumEntry
						Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE_ENTRY_0">
						<DisplayName>enable[0]</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>12</Value>
					</EnumEntry>
					<EnumEntry
						Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE_ENTRY_1">
						<DisplayName>enable[1]</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>16</Value>
					</EnumEntry>
					<Value>12</Value>
					<pSelected>REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE_ADDRESS</pSelected>
					<pSelected>FIELD__PCIE2AXIMASTER_INTERRUPTS_ENABLE_VALUE</pSelected>
				</Enumeration>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPTS_ENABLE_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPTS_ENABLE_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE">
					<Visibility>Invisible</Visibility>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pAddress>
					<pAddress>REGISTER__PCIE2AXIMASTER_INTERRUPTS_ENABLE</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPTS_ENABLE_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPTS_MASK">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK_OFFSET">
					<Visibility>Invisible</Visibility>
					<pValue>REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Enumeration
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK">
					<DisplayName>mask</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<EnumEntry
						Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK_ENTRY_0">
						<DisplayName>mask[0]</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>20</Value>
					</EnumEntry>
					<EnumEntry
						Name="REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK_ENTRY_1">
						<DisplayName>mask[1]</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>24</Value>
					</EnumEntry>
					<Value>20</Value>
					<pSelected>REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK_ADDRESS</pSelected>
					<pSelected>FIELD__PCIE2AXIMASTER_INTERRUPTS_MASK_VALUE</pSelected>
				</Enumeration>
				<Integer Name="FIELD__PCIE2AXIMASTER_INTERRUPTS_MASK_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPTS_MASK_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK">
					<Visibility>Invisible</Visibility>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPTS_ADDRESS</pAddress>
					<pAddress>REGISTER__PCIE2AXIMASTER_INTERRUPTS_MASK</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPTS_MASK_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
		<Group Comment="GROUP_SECT_INTERRUPT_QUEUE">
			<Integer
				Name="SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<Value>96</Value>
				<Representation>HexNumber</Representation>
			</Integer>
			<Category Name="SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE">
				<DisplayName>interrupt_queue</DisplayName>
				<Visibility>Beginner</Visibility>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH</pFeature>
			</Category>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL">
					<DisplayName>control</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_NB_DW</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_ENABLE</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_NB_DW">
					<ToolTip>Number of DWORDS</ToolTip>
					<Description>This is the number of 32-bit DW used to represent all
						interrupt sources. It is used by the driver to know how to split
						the data of the interrupt queue in interrupt events.

						This number should always be a power of 2 to simply the hardware
						implementation and avoid having a single interrupt event split by
						the wrap-around boundary.
					</Description>
					<DisplayName>nb_dw</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_NB_DW</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_ENABLE">
					<ToolTip>QInterrupt queue enable</ToolTip>
					<Description>This bit is used to enable the interrupt queue. When
						disabled, the interrupt will behave in a legacy way where all
						interrupts are merged into interrupt status register and driver
						has to read the status register to know the interrupt sources.

						To reset the interrupt queue, the driver should disable the queue
						and re-enable it. This will cause the producer index to be reset
						to 0 internally in the hardware. The driver should write the whole
						queue area to 0 to make sure it does not mis-interpret the data in
						the queue as events when the queue is turned back to on.</Description>
					<DisplayName>enable</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_ENABLE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_ENABLE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>0</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONTROL_NB_DW">
						<Visibility>Invisible</Visibility>
						<LSB>24</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>4</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX">
					<ToolTip>Consumer Index</ToolTip>
					<Description>The consumer index indicates up to which element of
						interrupt queue array it can write. Element in the queue between
						CONS_IDX (included) and PROD_IDX (not included) belong to the
						driver and are not written by the hardware. </Description>
					<DisplayName>cons_idx</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_CONS_IDX</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_CONS_IDX">
					<Description>When turning on the interrupt queue, the driver should
						first write this index to value 1023 (0X3FF) to indicate that the
						queue is empty.</Description>
					<DisplayName>cons_idx</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_CONS_IDX</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX">
					<Visibility>Invisible</Visibility>
					<Address>4</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_CONS_IDX_CONS_IDX">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>9</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>8</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW">
					<Description>This is the lower part of the address in host memory
						where the PCIe device writes the interrupt queue. It has to be
						aligned on 4K bytes boundary.</Description>
					<DisplayName>addr_low</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_ADDR</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_ADDR">
					<DisplayName>addr</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_ADDR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW">
					<Visibility>Invisible</Visibility>
					<Address>8</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_LOW_ADDR">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>12</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH">
					<Description>This is the high part of the address in host memory
						where the PCIe device writes the interrupt queue. It must be
						written to 0 if the queue resides in the first 4 GB of memory.</Description>
					<DisplayName>addr_high</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_ADDR</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_ADDR">
					<DisplayName>addr</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_ADDR</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH">
					<Visibility>Invisible</Visibility>
					<Address>12</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_INTERRUPT_QUEUE_ADDR_HIGH_ADDR">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
		<Group Comment="GROUP_SECT_TLP">
			<Integer Name="SECTION__PCIE2AXIMASTER_TLP_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<Value>112</Value>
				<Representation>HexNumber</Representation>
			</Integer>
			<Category Name="SECTION__PCIE2AXIMASTER_TLP">
				<Description>Transaction Layer protocol</Description>
				<DisplayName>tlp</DisplayName>
				<Visibility>Beginner</Visibility>
				<pFeature>REGISTER__PCIE2AXIMASTER_TLP_TIMEOUT</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR</pFeature>
			</Category>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_TLP_TIMEOUT">
				<Integer Name="REGISTER__PCIE2AXIMASTER_TLP_TIMEOUT_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_TLP_TIMEOUT_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_TLP_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_TLP_TIMEOUT_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_TLP_TIMEOUT">
					<ToolTip>TLP transaction timeout value</ToolTip>
					<Description>Set the time out value.

						When a transaction is initiate the counter is incremented at every.
						Each count tick is 16 ns. The reset value is 500 ms</Description>
					<DisplayName>timeout</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_TLP_TIMEOUT_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_TLP_TIMEOUT_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_TLP_TIMEOUT_VALUE">
					<ToolTip>TLP timeout value</ToolTip>
					<Description>Units are in clock tick. 1 Clock tick = 16 ns.</Description>
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_TLP_TIMEOUT_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg Comment="IREGISTER__PCIE2AXIMASTER_TLP_TIMEOUT">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_TLP_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_TLP_TIMEOUT_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>4</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_TLP_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR">
					<ToolTip>TLP transaction abort counter</ToolTip>
					<Description>This register calculate the number of transaction that
						aborted du to a transaction timeout or an internal error. This
						purpose of this counter is mainly for debugging. Transaction abort
						should not occur in normal operation.  </Description>
					<DisplayName>transaction_abort_cntr</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_CLR</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_VALUE</pFeature>
				</Category>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_CLR">
					<ToolTip>Clear transaction abort counter value</ToolTip>
					<Description>This write autoclear field reset the counter value to
						0.</Description>
					<DisplayName>clr</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>WO</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_CLR___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>No effect</Description>
						<DisplayName>No effect</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_CLR___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>clr the counter value to 0</Description>
						<DisplayName>clr the counter value to 0</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_CLR</pValue>
				</Enumeration>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_VALUE">
					<ToolTip>Counter value</ToolTip>
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR">
					<Visibility>Invisible</Visibility>
					<Address>4</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_TLP_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>30</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_TLP_TRANSACTION_ABORT_CNTR_CLR">
						<Visibility>Invisible</Visibility>
						<LSB>31</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
		<Group Comment="GROUP_SECT_SPI">
			<Integer Name="SECTION__PCIE2AXIMASTER_SPI_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<Value>224</Value>
				<Representation>HexNumber</Representation>
			</Integer>
			<Category Name="SECTION__PCIE2AXIMASTER_SPI">
				<DisplayName>spi</DisplayName>
				<Visibility>Beginner</Visibility>
				<pFeature>REGISTER__PCIE2AXIMASTER_SPI_SPIREGIN</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_SPI_SPIREGOUT</pFeature>
			</Category>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_SPI_SPIREGIN">
				<Integer Name="REGISTER__PCIE2AXIMASTER_SPI_SPIREGIN_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_SPI_SPIREGIN_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_SPI_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_SPI_SPIREGIN_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_SPI_SPIREGIN">
					<ToolTip>SPI Register In</ToolTip>
					<DisplayName>SPIREGIN</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_SPI_SPIREGIN_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_OLD_ENABLE</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_ENABLE</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIRW</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPICMDDONE</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPISEL</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPITXST</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIDATAW</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_OLD_ENABLE">
					<Description>This bit is a placeholder for the SPI_ENABLE in older
						version of the code. It is used both to define a field position in
						the .h file generated and to mark the bit as reserved in the
						register file to garantee that the bit will not be re-used in the
						future.</Description>
					<DisplayName>SPI_OLD_ENABLE</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_OLD_ENABLE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_ENABLE">
					<ToolTip>SPI ENABLE</ToolTip>
					<Description>This bit enables the Output enable of the pin of the
						FPGA. This is needed to put the SPI interface in hi-Z when not
						using it.

						Note that this bit has been moved from bit 24 to bit 25 so the
						existing software will not be compatible with new hardware and
						there will be no SPI transaction if old software is run over new
						hardware.</Description>
					<DisplayName>SPI_ENABLE</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_ENABLE___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>The SPI interface is disabled</Description>
						<DisplayName>The SPI interface is disabled</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_ENABLE___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>The SPI interface is enabled</Description>
						<DisplayName>The SPI interface is enabled</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_ENABLE</pValue>
				</Enumeration>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIRW">
					<ToolTip>SPI Read Write</ToolTip>
					<Description>Specify the SPI transfer type (read or write access).</Description>
					<DisplayName>SPIRW</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIRW___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>Write Access</Description>
						<DisplayName>Write Access</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIRW___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>Read Access</Description>
						<DisplayName>Read Access</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIRW</pValue>
				</Enumeration>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPICMDDONE">
					<ToolTip>SPI CoMmaD DONE</ToolTip>
					<Description>Specify the last transaction for an SPI command
						sequence.</Description>
					<DisplayName>SPICMDDONE</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPICMDDONE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPISEL">
					<ToolTip>SPI active channel SELection</ToolTip>
					<Description>Selects the active SPI x channel.</Description>
					<DisplayName>SPISEL</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPISEL</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPITXST">
					<ToolTip>SPI SPITXST Transfer STart</ToolTip>
					<Description>Start an SPI transaction when 1 is written</Description>
					<DisplayName>SPITXST</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>WO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPITXST</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<Integer Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIDATAW">
					<ToolTip>SPI Data byte to write</ToolTip>
					<Description>This is the data byte to be written.</Description>
					<DisplayName>SPIDATAW</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIDATAW</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_SPI_SPIREGIN">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_SPI_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIDATAW">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>7</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPITXST">
						<Visibility>Invisible</Visibility>
						<LSB>16</LSB>
						<MSB>16</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPISEL">
						<Visibility>Invisible</Visibility>
						<LSB>18</LSB>
						<MSB>18</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPICMDDONE">
						<Visibility>Invisible</Visibility>
						<LSB>21</LSB>
						<MSB>21</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPIRW">
						<Visibility>Invisible</Visibility>
						<LSB>22</LSB>
						<MSB>22</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_ENABLE">
						<Visibility>Invisible</Visibility>
						<LSB>24</LSB>
						<MSB>24</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGIN_SPI_OLD_ENABLE">
						<Visibility>Invisible</Visibility>
						<LSB>25</LSB>
						<MSB>25</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_SPI_SPIREGOUT">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_SPI_SPIREGOUT_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>8</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_SPI_SPIREGOUT_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_SPI_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_SPI_SPIREGOUT_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_SPI_SPIREGOUT">
					<ToolTip>SPI Register Out</ToolTip>
					<DisplayName>SPIREGOUT</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_SPI_SPIREGOUT_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPI_WB_CAP</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIWRTD</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIDATARD</pFeature>
				</Category>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPI_WB_CAP">
					<ToolTip>SPI Write Burst CAPable</ToolTip>
					<Description>This register informs if the SPI core is able to write
						burst of 256 bytes to the SPI device (Write page), without
						requireing register polling between command, adress and data bytes
						in the write page command.</Description>
					<DisplayName>SPI_WB_CAP</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPI_WB_CAP___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>This fpga can't do write burst</Description>
						<DisplayName>This fpga can't do write burst</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPI_WB_CAP___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>This fpga is capable of doing write burst</Description>
						<DisplayName>This fpga is capable of doing write burst</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPI_WB_CAP</pValue>
				</Enumeration>
				<Enumeration
					Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIWRTD">
					<ToolTip>SPI Write or Read Transfer Done</ToolTip>
					<Description>Specify if there is a transfer in progress.</Description>
					<DisplayName>SPIWRTD</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIWRTD___value_is_0">
						<ToolTip>Value: 0</ToolTip>
						<Description>Transfer in progress</Description>
						<DisplayName>Transfer in progress</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>0</Value>
					</EnumEntry>
					<EnumEntry
						Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIWRTD___value_is_1">
						<ToolTip>Value: 1</ToolTip>
						<Description>No transfer in progress</Description>
						<DisplayName>No transfer in progress</DisplayName>
						<Visibility>Beginner</Visibility>
						<Value>1</Value>
					</EnumEntry>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIWRTD</pValue>
				</Enumeration>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIDATARD">
					<ToolTip>SPI DATA Read byte OUTput </ToolTip>
					<Description>This is the data read byte from the SPI </Description>
					<DisplayName>SPIDATARD</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIDATARD</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_SPI_SPIREGOUT">
					<Visibility>Invisible</Visibility>
					<Address>8</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_SPI_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIDATARD">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>7</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPIWRTD">
						<Visibility>Invisible</Visibility>
						<LSB>16</LSB>
						<MSB>16</MSB>
					</StructEntry>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_SPI_SPIREGOUT_SPI_WB_CAP">
						<Visibility>Invisible</Visibility>
						<LSB>17</LSB>
						<MSB>17</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
		<Group Comment="GROUP_SECT_AXI_WINDOW">
			<Integer Name="SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<pValue>SECTION__PCIE2AXIMASTER_AXI_WINDOW</pValue>
				<Representation>HexNumber</Representation>
			</Integer>
			<Enumeration Name="SECTION__PCIE2AXIMASTER_AXI_WINDOW">
				<DisplayName>axi_window</DisplayName>
				<Visibility>Beginner</Visibility>
				<ImposedAccessMode>RW</ImposedAccessMode>
				<EnumEntry
					Name="SECTION__PCIE2AXIMASTER_AXI_WINDOW_ENTRY_0">
					<DisplayName>axi_window[0]</DisplayName>
					<Visibility>Beginner</Visibility>
					<Value>256</Value>
				</EnumEntry>
				<EnumEntry
					Name="SECTION__PCIE2AXIMASTER_AXI_WINDOW_ENTRY_1">
					<DisplayName>axi_window[1]</DisplayName>
					<Visibility>Beginner</Visibility>
					<Value>272</Value>
				</EnumEntry>
				<EnumEntry
					Name="SECTION__PCIE2AXIMASTER_AXI_WINDOW_ENTRY_2">
					<DisplayName>axi_window[2]</DisplayName>
					<Visibility>Beginner</Visibility>
					<Value>288</Value>
				</EnumEntry>
				<EnumEntry
					Name="SECTION__PCIE2AXIMASTER_AXI_WINDOW_ENTRY_3">
					<DisplayName>axi_window[3]</DisplayName>
					<Visibility>Beginner</Visibility>
					<Value>304</Value>
				</EnumEntry>
				<Value>256</Value>
				<pSelected>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_CTRL</pSelected>
				<pSelected>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START</pSelected>
				<pSelected>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP</pSelected>
				<pSelected>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION</pSelected>
			</Enumeration>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_AXI_WINDOW_CTRL">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_CTRL_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_CTRL_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_AXI_WINDOW_CTRL_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_CTRL">
					<ToolTip>PCIe Bar 0 start address</ToolTip>
					<DisplayName>ctrl</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_CTRL_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_AXI_WINDOW_CTRL_ENABLE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_AXI_WINDOW_CTRL_ENABLE">
					<DisplayName>enable</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_AXI_WINDOW_CTRL_ENABLE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_AXI_WINDOW_CTRL">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_AXI_WINDOW_CTRL_ENABLE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>0</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>4</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START">
					<ToolTip>PCIe Bar 0 window start offset</ToolTip>
					<DisplayName>pci_bar0_start</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_VALUE</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START">
					<Visibility>Invisible</Visibility>
					<Address>4</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_START_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>25</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>8</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP">
					<ToolTip>PCIe Bar 0 window stop offset</ToolTip>
					<DisplayName>pci_bar0_stop</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_VALUE</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP">
					<Visibility>Invisible</Visibility>
					<Address>8</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_AXI_WINDOW_PCI_BAR0_STOP_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>25</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group
				Comment="GROUP_REG__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION">
				<Integer
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>12</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category
					Name="REGISTER__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION">
					<ToolTip>Axi offset translation</ToolTip>
					<Description>32 bits window offset in the axi space</Description>
					<DisplayName>axi_translation</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_VALUE</pFeature>
				</Category>
				<Integer
					Name="FIELD__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION">
					<Visibility>Invisible</Visibility>
					<Address>12</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_AXI_WINDOW_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_AXI_WINDOW_AXI_TRANSLATION_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
		<Group Comment="GROUP_SECT_DEBUG">
			<Integer Name="SECTION__PCIE2AXIMASTER_DEBUG_ADDRESS">
				<DisplayName>Address:</DisplayName>
				<Visibility>Guru</Visibility>
				<ImposedAccessMode>RO</ImposedAccessMode>
				<Value>512</Value>
				<Representation>HexNumber</Representation>
			</Integer>
			<Category Name="SECTION__PCIE2AXIMASTER_DEBUG">
				<DisplayName>debug</DisplayName>
				<Visibility>Beginner</Visibility>
				<pFeature>REGISTER__PCIE2AXIMASTER_DEBUG_INPUT</pFeature>
				<pFeature>REGISTER__PCIE2AXIMASTER_DEBUG_OUTPUT</pFeature>
			</Category>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_DEBUG_INPUT">
				<Integer Name="REGISTER__PCIE2AXIMASTER_DEBUG_INPUT_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>0</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_DEBUG_INPUT_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_DEBUG_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_DEBUG_INPUT_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_DEBUG_INPUT">
					<ToolTip>debug input signals</ToolTip>
					<DisplayName>input</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_DEBUG_INPUT_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_DEBUG_INPUT_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_DEBUG_INPUT_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_DEBUG_INPUT_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg Comment="IREGISTER__PCIE2AXIMASTER_DEBUG_INPUT">
					<Visibility>Invisible</Visibility>
					<Address>0</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_DEBUG_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_DEBUG_INPUT_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
			<Group Comment="GROUP_REG__PCIE2AXIMASTER_DEBUG_OUTPUT">
				<Integer Name="REGISTER__PCIE2AXIMASTER_DEBUG_OUTPUT_OFFSET">
					<Visibility>Invisible</Visibility>
					<Value>4</Value>
					<Representation>HexNumber</Representation>
				</Integer>
				<IntSwissKnife
					Name="REGISTER__PCIE2AXIMASTER_DEBUG_OUTPUT_ADDRESS">
					<DisplayName>Address:</DisplayName>
					<Visibility>Guru</Visibility>
					<ImposedAccessMode>RO</ImposedAccessMode>
					<pVariable Name="ParentOffset">SECTION__PCIE2AXIMASTER_DEBUG_ADDRESS</pVariable>
					<pVariable Name="RegisterOffset">REGISTER__PCIE2AXIMASTER_DEBUG_OUTPUT_OFFSET</pVariable>
					<Formula>ParentOffset+RegisterOffset</Formula>
					<Representation>HexNumber</Representation>
				</IntSwissKnife>
				<Category Name="REGISTER__PCIE2AXIMASTER_DEBUG_OUTPUT">
					<DisplayName>output</DisplayName>
					<Visibility>Beginner</Visibility>
					<pFeature>REGISTER__PCIE2AXIMASTER_DEBUG_OUTPUT_ADDRESS</pFeature>
					<pFeature>FIELD__PCIE2AXIMASTER_DEBUG_OUTPUT_VALUE</pFeature>
				</Category>
				<Integer Name="FIELD__PCIE2AXIMASTER_DEBUG_OUTPUT_VALUE">
					<DisplayName>value</DisplayName>
					<Visibility>Beginner</Visibility>
					<ImposedAccessMode>RW</ImposedAccessMode>
					<pValue>IFIELD__PCIE2AXIMASTER_DEBUG_OUTPUT_VALUE</pValue>
					<Representation>HexNumber</Representation>
				</Integer>
				<StructReg
					Comment="IREGISTER__PCIE2AXIMASTER_DEBUG_OUTPUT">
					<Visibility>Invisible</Visibility>
					<Address>4</Address>
					<pAddress>SECTION__PCIE2AXIMASTER_DEBUG_ADDRESS</pAddress>
					<Length>4</Length>
					<AccessMode>RW</AccessMode>
					<pPort>Device</pPort>
					<Cachable>NoCache</Cachable>
					<Endianess>LittleEndian</Endianess>
					<StructEntry
						Name="IFIELD__PCIE2AXIMASTER_DEBUG_OUTPUT_VALUE">
						<Visibility>Invisible</Visibility>
						<LSB>0</LSB>
						<MSB>31</MSB>
					</StructEntry>
				</StructReg>
			</Group>
		</Group>
	</Group>
	<Port Name="Device" NameSpace="Standard">
		<Visibility>Invisible</Visibility>
	</Port>
</RegisterDescription>