vendor_name = ModelSim
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Clock.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_bb.v
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/frase.dat
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/TestAlu.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Sumador.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftRight.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftLeft.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Restador.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplicador.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplexor.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Modulador.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Divisor.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Decoder.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaXOR.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaOR.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaAND.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/BinarioV2.dat
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataRom_bb.v
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Bin.dat
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instruction_Memory.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/clk_pc.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/sum_pc.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloInstrucciones.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_suma.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloPC.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/extend.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/muxARM.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/testMUX.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/flopenr.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_UnidadControl.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/regfile.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instuction_Register.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_control_Reg_Inst.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Mov.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataMemory.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_Test.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/cpu.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_cpu.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/pruebaConexionRam.sv
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/datarom.mif
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_cvc1.tdf
source_file = 1, C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/ram.ram0_font_rom_d6022abf.hdl.mif
design_name = control_Reg_Inst
instance = comp, \R[0]~output , R[0]~output, control_Reg_Inst, 1
instance = comp, \R[1]~output , R[1]~output, control_Reg_Inst, 1
instance = comp, \R[2]~output , R[2]~output, control_Reg_Inst, 1
instance = comp, \R[3]~output , R[3]~output, control_Reg_Inst, 1
instance = comp, \R[4]~output , R[4]~output, control_Reg_Inst, 1
instance = comp, \R[5]~output , R[5]~output, control_Reg_Inst, 1
instance = comp, \R[6]~output , R[6]~output, control_Reg_Inst, 1
instance = comp, \R[7]~output , R[7]~output, control_Reg_Inst, 1
instance = comp, \G[0]~output , G[0]~output, control_Reg_Inst, 1
instance = comp, \G[1]~output , G[1]~output, control_Reg_Inst, 1
instance = comp, \G[2]~output , G[2]~output, control_Reg_Inst, 1
instance = comp, \G[3]~output , G[3]~output, control_Reg_Inst, 1
instance = comp, \G[4]~output , G[4]~output, control_Reg_Inst, 1
instance = comp, \G[5]~output , G[5]~output, control_Reg_Inst, 1
instance = comp, \G[6]~output , G[6]~output, control_Reg_Inst, 1
instance = comp, \G[7]~output , G[7]~output, control_Reg_Inst, 1
instance = comp, \B[0]~output , B[0]~output, control_Reg_Inst, 1
instance = comp, \B[1]~output , B[1]~output, control_Reg_Inst, 1
instance = comp, \B[2]~output , B[2]~output, control_Reg_Inst, 1
instance = comp, \B[3]~output , B[3]~output, control_Reg_Inst, 1
instance = comp, \B[4]~output , B[4]~output, control_Reg_Inst, 1
instance = comp, \B[5]~output , B[5]~output, control_Reg_Inst, 1
instance = comp, \B[6]~output , B[6]~output, control_Reg_Inst, 1
instance = comp, \B[7]~output , B[7]~output, control_Reg_Inst, 1
instance = comp, \hsync~output , hsync~output, control_Reg_Inst, 1
instance = comp, \vsync~output , vsync~output, control_Reg_Inst, 1
instance = comp, \vgaclk~output , vgaclk~output, control_Reg_Inst, 1
instance = comp, \clk~input , clk~input, control_Reg_Inst, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[3]~DUPLICATE , VGA_Controller|clock|counter[3]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~21 , VGA_Controller|clock|Add0~21, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[0]~DUPLICATE , VGA_Controller|clock|counter[0]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~25 , VGA_Controller|clock|Add0~25, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[1]~DUPLICATE , VGA_Controller|clock|counter[1]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~17 , VGA_Controller|clock|Add0~17, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[2] , VGA_Controller|clock|counter[2], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~13 , VGA_Controller|clock|Add0~13, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[3] , VGA_Controller|clock|counter[3], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[4] , VGA_Controller|clock|counter[4], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~9 , VGA_Controller|clock|Add0~9, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[4]~DUPLICATE , VGA_Controller|clock|counter[4]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[2]~DUPLICATE , VGA_Controller|clock|counter[2]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[1] , VGA_Controller|clock|counter[1], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~5 , VGA_Controller|clock|Add0~5, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[5] , VGA_Controller|clock|counter[5], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[0] , VGA_Controller|clock|counter[0], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|LessThan1~0 , VGA_Controller|clock|LessThan1~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~109 , VGA_Controller|clock|Add0~109, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[6]~DUPLICATE , VGA_Controller|clock|counter[6]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~105 , VGA_Controller|clock|Add0~105, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[7] , VGA_Controller|clock|counter[7], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~101 , VGA_Controller|clock|Add0~101, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[8]~DUPLICATE , VGA_Controller|clock|counter[8]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~97 , VGA_Controller|clock|Add0~97, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[9] , VGA_Controller|clock|counter[9], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[8] , VGA_Controller|clock|counter[8], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[6] , VGA_Controller|clock|counter[6], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|LessThan1~4 , VGA_Controller|clock|LessThan1~4, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~93 , VGA_Controller|clock|Add0~93, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[10] , VGA_Controller|clock|counter[10], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~89 , VGA_Controller|clock|Add0~89, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[11] , VGA_Controller|clock|counter[11], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~85 , VGA_Controller|clock|Add0~85, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[12] , VGA_Controller|clock|counter[12], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~81 , VGA_Controller|clock|Add0~81, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[13] , VGA_Controller|clock|counter[13], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~77 , VGA_Controller|clock|Add0~77, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[14] , VGA_Controller|clock|counter[14], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~73 , VGA_Controller|clock|Add0~73, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[15]~DUPLICATE , VGA_Controller|clock|counter[15]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~69 , VGA_Controller|clock|Add0~69, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[16] , VGA_Controller|clock|counter[16], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~65 , VGA_Controller|clock|Add0~65, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[17] , VGA_Controller|clock|counter[17], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~61 , VGA_Controller|clock|Add0~61, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[18] , VGA_Controller|clock|counter[18], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~57 , VGA_Controller|clock|Add0~57, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[19] , VGA_Controller|clock|counter[19], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~53 , VGA_Controller|clock|Add0~53, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[20]~DUPLICATE , VGA_Controller|clock|counter[20]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~49 , VGA_Controller|clock|Add0~49, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[21] , VGA_Controller|clock|counter[21], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~1 , VGA_Controller|clock|Add0~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[22] , VGA_Controller|clock|counter[22], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[14]~DUPLICATE , VGA_Controller|clock|counter[14]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[15] , VGA_Controller|clock|counter[15], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[12]~DUPLICATE , VGA_Controller|clock|counter[12]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|LessThan1~3 , VGA_Controller|clock|LessThan1~3, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[21]~DUPLICATE , VGA_Controller|clock|counter[21]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[20] , VGA_Controller|clock|counter[20], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[17]~DUPLICATE , VGA_Controller|clock|counter[17]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|LessThan1~2 , VGA_Controller|clock|LessThan1~2, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~45 , VGA_Controller|clock|Add0~45, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[23] , VGA_Controller|clock|counter[23], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[27]~DUPLICATE , VGA_Controller|clock|counter[27]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~41 , VGA_Controller|clock|Add0~41, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[24] , VGA_Controller|clock|counter[24], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~37 , VGA_Controller|clock|Add0~37, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[25] , VGA_Controller|clock|counter[25], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~33 , VGA_Controller|clock|Add0~33, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[26] , VGA_Controller|clock|counter[26], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|Add0~29 , VGA_Controller|clock|Add0~29, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|counter[27] , VGA_Controller|clock|counter[27], control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|LessThan1~1 , VGA_Controller|clock|LessThan1~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|LessThan1~5 , VGA_Controller|clock|LessThan1~5, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|co~0 , VGA_Controller|clock|co~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|clock|co , VGA_Controller|clock|co, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~13 , VGA_Controller|syncPantalla|Add1~13, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~17 , VGA_Controller|syncPantalla|Add1~17, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~9 , VGA_Controller|syncPantalla|Add1~9, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~37 , VGA_Controller|syncPantalla|Add0~37, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[0] , VGA_Controller|syncPantalla|X0[0], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~29 , VGA_Controller|syncPantalla|Add0~29, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[1] , VGA_Controller|syncPantalla|X0[1], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~33 , VGA_Controller|syncPantalla|Add0~33, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[2]~DUPLICATE , VGA_Controller|syncPantalla|X0[2]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~25 , VGA_Controller|syncPantalla|Add0~25, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[3] , VGA_Controller|syncPantalla|X0[3], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~9 , VGA_Controller|syncPantalla|Add0~9, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[4] , VGA_Controller|syncPantalla|X0[4], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Equal0~3 , VGA_Controller|syncPantalla|Equal0~3, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~21 , VGA_Controller|syncPantalla|Add0~21, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[5] , VGA_Controller|syncPantalla|X0[5], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~17 , VGA_Controller|syncPantalla|Add0~17, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[6] , VGA_Controller|syncPantalla|X0[6], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~13 , VGA_Controller|syncPantalla|Add0~13, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[7] , VGA_Controller|syncPantalla|X0[7], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Equal0~1 , VGA_Controller|syncPantalla|Equal0~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan0~0 , VGA_Controller|syncPantalla|LessThan0~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[9] , VGA_Controller|syncPantalla|X0[9], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~5 , VGA_Controller|syncPantalla|Add0~5, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[8] , VGA_Controller|syncPantalla|X0[8], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add0~1 , VGA_Controller|syncPantalla|Add0~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[9]~DUPLICATE , VGA_Controller|syncPantalla|X0[9]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Equal0~0 , VGA_Controller|syncPantalla|Equal0~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Equal0~4 , VGA_Controller|syncPantalla|Equal0~4, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[2] , VGA_Controller|syncPantalla|Y0[2], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~5 , VGA_Controller|syncPantalla|Add1~5, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[3]~DUPLICATE , VGA_Controller|syncPantalla|Y0[3]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~29 , VGA_Controller|syncPantalla|Add1~29, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE , VGA_Controller|syncPantalla|Y0[4]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~25 , VGA_Controller|syncPantalla|Add1~25, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[5]~DUPLICATE , VGA_Controller|syncPantalla|Y0[5]~DUPLICATE, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~21 , VGA_Controller|syncPantalla|Add1~21, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[6] , VGA_Controller|syncPantalla|Y0[6], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~37 , VGA_Controller|syncPantalla|Add1~37, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[7] , VGA_Controller|syncPantalla|Y0[7], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~33 , VGA_Controller|syncPantalla|Add1~33, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[8] , VGA_Controller|syncPantalla|Y0[8], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Add1~1 , VGA_Controller|syncPantalla|Add1~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[9] , VGA_Controller|syncPantalla|Y0[9], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan1~0 , VGA_Controller|syncPantalla|LessThan1~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan1~1 , VGA_Controller|syncPantalla|LessThan1~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[0] , VGA_Controller|syncPantalla|Y0[0], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[1] , VGA_Controller|syncPantalla|Y0[1], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|out_R~0 , VGA_Controller|syncPantalla|out_R~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|X0[2] , VGA_Controller|syncPantalla|X0[2], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan2~0 , VGA_Controller|syncPantalla|LessThan2~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan10~0 , VGA_Controller|syncPantalla|LessThan10~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan10~1 , VGA_Controller|syncPantalla|LessThan10~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan12~0 , VGA_Controller|syncPantalla|LessThan12~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|LessThan2~0 , VGA_Controller|syncPantalla|t1|LessThan2~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|out_R~1 , VGA_Controller|syncPantalla|out_R~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~1 , VGA_Controller|syncPantalla|always2~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|pixel~0 , VGA_Controller|syncPantalla|t1|pixel~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|pixel~0 , VGA_Controller|syncPantalla|t2|pixel~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[4] , VGA_Controller|syncPantalla|Y0[4], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[4]~_wirecell , VGA_Controller|syncPantalla|Y0[4]~_wirecell, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Add4~0 , VGA_Controller|syncPantalla|t2|Add4~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Add4~1 , VGA_Controller|syncPantalla|t2|Add4~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[5] , VGA_Controller|syncPantalla|Y0[5], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Add4~2 , VGA_Controller|syncPantalla|t2|Add4~2, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Add4~3 , VGA_Controller|syncPantalla|t2|Add4~3, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Add4~4 , VGA_Controller|syncPantalla|t2|Add4~4, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Add4~5 , VGA_Controller|syncPantalla|t2|Add4~5, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 , VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Add8~0 , VGA_Controller|syncPantalla|t2|Add8~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 , VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 , VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 , VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Mux0~4 , VGA_Controller|syncPantalla|t2|Mux0~4, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|Mux0~0 , VGA_Controller|syncPantalla|t2|Mux0~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|pixel~1 , VGA_Controller|syncPantalla|t2|pixel~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t2|pixel , VGA_Controller|syncPantalla|t2|pixel, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Equal0~2 , VGA_Controller|syncPantalla|Equal0~2, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|Mux0~4 , VGA_Controller|syncPantalla|t1|Mux0~4, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|Mux0~0 , VGA_Controller|syncPantalla|t1|Mux0~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|pixel~1 , VGA_Controller|syncPantalla|t1|pixel~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|t1|pixel , VGA_Controller|syncPantalla|t1|pixel, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~0 , VGA_Controller|syncPantalla|always2~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~2 , VGA_Controller|syncPantalla|always2~2, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan5~0 , VGA_Controller|syncPantalla|LessThan5~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|Y0[3] , VGA_Controller|syncPantalla|Y0[3], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan4~1 , VGA_Controller|syncPantalla|LessThan4~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~3 , VGA_Controller|syncPantalla|always2~3, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~9 , VGA_Controller|syncPantalla|always2~9, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~8 , VGA_Controller|syncPantalla|always2~8, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~10 , VGA_Controller|syncPantalla|always2~10, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~4 , VGA_Controller|syncPantalla|always2~4, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~5 , VGA_Controller|syncPantalla|always2~5, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~6 , VGA_Controller|syncPantalla|always2~6, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|always2~7 , VGA_Controller|syncPantalla|always2~7, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_R~0 , VGA_Controller|syncPantalla|color_R~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_R[7] , VGA_Controller|syncPantalla|color_R[7], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|out_R[0]~2 , VGA_Controller|syncPantalla|out_R[0]~2, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_R~1 , VGA_Controller|syncPantalla|color_R~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_R[5] , VGA_Controller|syncPantalla|color_R[5], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|out_R[1]~3 , VGA_Controller|syncPantalla|out_R[1]~3, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_B~0 , VGA_Controller|syncPantalla|color_B~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_B[6] , VGA_Controller|syncPantalla|color_B[6], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|out_B[0]~0 , VGA_Controller|syncPantalla|out_B[0]~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_B~1 , VGA_Controller|syncPantalla|color_B~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|color_B[7] , VGA_Controller|syncPantalla|color_B[7], control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|out_B[1]~1 , VGA_Controller|syncPantalla|out_B[1]~1, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan7~0 , VGA_Controller|syncPantalla|LessThan7~0, control_Reg_Inst, 1
instance = comp, \VGA_Controller|syncPantalla|LessThan4~0 , VGA_Controller|syncPantalla|LessThan4~0, control_Reg_Inst, 1
instance = comp, \reset~input , reset~input, control_Reg_Inst, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, control_Reg_Inst, 1
