0.6
2017.3
Oct  4 2017
20:11:37
F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
F:/programing/Verilog/CPU_RISCV/OpenRISCV.v,1515658528,verilog,,F:/programing/Verilog/CPU_RISCV/ctrl.v,F:/programing/Verilog/CPU_RISCV/defines.v,openriscv,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/ctrl.v,1515605090,verilog,,F:/programing/Verilog/CPU_RISCV/data_cache.v,F:/programing/Verilog/CPU_RISCV/defines.v,ctrl,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/data_cache.v,1515654598,verilog,,F:/programing/Verilog/CPU_RISCV/ex.v,F:/programing/Verilog/CPU_RISCV/defines.v,data_cache,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/data_ram.v,1515629445,verilog,,F:/programing/Verilog/CPU_RISCV/ex.v,F:/programing/Verilog/CPU_RISCV/defines.v,data_ram,,,,,,,,
F:/programing/Verilog/CPU_RISCV/defines.v,1515654630,verilog,,,,,,,,,,,,
F:/programing/Verilog/CPU_RISCV/ex.v,1515637847,verilog,,F:/programing/Verilog/CPU_RISCV/ex_mem.v,F:/programing/Verilog/CPU_RISCV/defines.v,ex,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/ex_mem.v,1513925408,verilog,,F:/programing/Verilog/CPU_RISCV/fifo.v,F:/programing/Verilog/CPU_RISCV/defines.v,ex_mem,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/fifo.v,1515654172,verilog,,F:/programing/Verilog/CPU_RISCV/id.v,,fifo,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/id.v,1515634406,verilog,,F:/programing/Verilog/CPU_RISCV/id_ex.v,F:/programing/Verilog/CPU_RISCV/defines.v,id,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/id_ex.v,1513873442,verilog,,F:/programing/Verilog/CPU_RISCV/if_id.v,F:/programing/Verilog/CPU_RISCV/defines.v,id_ex,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/if_id.v,1515630202,verilog,,F:/programing/Verilog/CPU_RISCV/inst_cache.v,F:/programing/Verilog/CPU_RISCV/defines.v,if_id,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/inst_cache.v,1515657734,verilog,,F:/programing/Verilog/CPU_RISCV/mem.v,F:/programing/Verilog/CPU_RISCV/defines.v,inst_cache,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/inst_rom.v,1515635647,verilog,,F:/programing/Verilog/CPU_RISCV/mem.v,F:/programing/Verilog/CPU_RISCV/defines.v,inst_rom,,,,,,,,
F:/programing/Verilog/CPU_RISCV/mem.v,1515652170,verilog,,F:/programing/Verilog/CPU_RISCV/mem_ctrl.v,F:/programing/Verilog/CPU_RISCV/defines.v,mem,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/mem_ctrl.v,1515657775,verilog,,F:/programing/Verilog/CPU_RISCV/mem_wb.v,F:/programing/Verilog/CPU_RISCV/defines.v,mem_ctrl,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/mem_wb.v,1513758873,verilog,,F:/programing/Verilog/CPU_RISCV/min_sopc.v,F:/programing/Verilog/CPU_RISCV/defines.v,mem_wb,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/min_sopc.v,1515658668,verilog,,F:/programing/Verilog/CPU_RISCV/multchan_comm.v,F:/programing/Verilog/CPU_RISCV/defines.v,min_sopc,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/min_sopc_tb.v,1515658373,verilog,,,F:/programing/Verilog/CPU_RISCV/defines.v,min_sopc_tb,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/multchan_comm.v,1515654042,verilog,,F:/programing/Verilog/CPU_RISCV/pc_reg.v,,multchan_comm,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/pc_reg.v,1515606431,verilog,,F:/programing/Verilog/CPU_RISCV/regfile.v,F:/programing/Verilog/CPU_RISCV/defines.v,pc_reg,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/regfile.v,1515578117,verilog,,F:/programing/Verilog/CPU_RISCV/sim_memory.v,F:/programing/Verilog/CPU_RISCV/defines.v,regfile,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/sim_memory.v,1515658170,verilog,,F:/programing/Verilog/CPU_RISCV/simo_fifo.v,,sim_memory,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/simo_fifo.v,1515658255,verilog,,F:/programing/Verilog/CPU_RISCV/uart_comm.v,,miso_fifo;simo_fifo,,,../../../../,,,,,
F:/programing/Verilog/CPU_RISCV/uart_comm.v,1515653994,verilog,,F:/programing/Verilog/CPU_RISCV/min_sopc_tb.v,,uart_comm,,,../../../../,,,,,
