# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do asip_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage/wb_stage_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:10:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage/wb_stage_test.sv 
# -- Compiling module wb_stage_test
# 
# Top level modules:
# 	wb_stage_test
# End time: 02:10:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage/wb_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:10:38 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage/wb_stage.sv 
# -- Compiling module wb_stage
# 
# Top level modules:
# 	wb_stage
# End time: 02:10:38 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
run 200
# No Design Loaded!
vsim work.wb_stage_test
# vsim work.wb_stage_test 
# Start time: 02:11:12 on Jul 15,2020
# Loading sv_std.std
# Loading work.wb_stage_test
# Loading work.wb_stage
add wave -position end  sim:/wb_stage_test/wd_selector
add wave -position end  sim:/wb_stage_test/read_data
add wave -position end  sim:/wb_stage_test/alu_result
add wave -position end  sim:/wb_stage_test/selected_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: erick  Hostname: DESKTOP-4PN9CM5  ProcessID: 12636
#           Attempting to use alternate WLF file "./wlft6v3s06".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6v3s06
run 200
# wd_select=0, rd=00aabbcc, alu_result=00001122, selected_data=xxxxxxxx
# 
# wd_select=0, rd=00111111, alu_result=00112222, selected_data=00001122
# 
# wd_select=1, rd=00aabbcc, alu_result=00001122, selected_data=00112222
# 
# wd_select=1, rd=00111111, alu_result=00112222, selected_data=00aabbcc
# 
# End time: 02:11:51 on Jul 15,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 2
