git clone --depth 1 --no-tags https://github.com/OozoraCielo/Extending-a-32-bit-CPU-Instruction-Set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626693325
git clone --depth 1 --no-tags https://github.com/Mopplikus/LAP_hls_benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623882330
git clone --depth 1 --no-tags https://github.com/tuna5309/Verification-of-d-flip-flop-with-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623894068
git clone --depth 1 --no-tags https://github.com/BrendanJamesLynskey/RTL_dividers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623866270
git clone --depth 1 --no-tags https://github.com/2AA4-W23/Island_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623736594
git clone --depth 1 --no-tags https://github.com/kankshikomre/32_ALU_Preprocessor-with-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622501705
git clone --depth 1 --no-tags https://github.com/MarkHoreni/SOC-Class-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614949049
git clone --depth 1 --no-tags https://github.com/lleones/OAC-LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617163398
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/WIFI_Malik.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615464851
git clone --depth 1 --no-tags https://github.com/milanlazic97/UART-communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616267121
git clone --depth 1 --no-tags https://github.com/MahmoudHanno/FIFO-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617869589
git clone --depth 1 --no-tags https://github.com/robotmir/UVM-apb-completer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618064544
git clone --depth 1 --no-tags https://github.com/jc123488/icc_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618697090
git clone --depth 1 --no-tags https://github.com/balajikollapdx/SV_prj_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618709386
git clone --depth 1 --no-tags https://github.com/GaryChen886/2023icc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620659720
git clone --depth 1 --no-tags https://github.com/Kenta11/micro-alpha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615642774
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/UVM_Project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615661236
git clone --depth 1 --no-tags https://github.com/Perumaltuty/UVM_PROJECT_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615618731
git clone --depth 1 --no-tags https://github.com/edziem2/slc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606887366
git clone --depth 1 --no-tags https://github.com/ibrahimhamada/Pipelined-ARM-Processor-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604338860
git clone --depth 1 --no-tags https://github.com/baristanunal/CS223_MicroProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609004172
git clone --depth 1 --no-tags https://github.com/zxc6562138/UVM-EXAMPLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609144192
git clone --depth 1 --no-tags https://github.com/GAlexakis/IC-TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613770143
git clone --depth 1 --no-tags https://github.com/Monirul305/Design-and-Verification-of-a-RISC--V-Multicycle-Processor-and-a-Memory-Controller-with-Wishbone-Inte.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614319810
git clone --depth 1 --no-tags https://github.com/Perumaltuty/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604252040
git clone --depth 1 --no-tags https://github.com/VictorAmb112/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604274039
git clone --depth 1 --no-tags https://github.com/SimonDar/TFE4171-Design_of_Digital_Systems_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604197376
git clone --depth 1 --no-tags https://github.com/wprobst1/Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603206929
git clone --depth 1 --no-tags https://github.com/MihaiComanoiu/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604017789
git clone --depth 1 --no-tags https://github.com/thanavignesh/System_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605189075
git clone --depth 1 --no-tags https://github.com/RaduTns/TSC_2022-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604559348
git clone --depth 1 --no-tags https://github.com/abhijeet8prem/ece-571-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607360665
git clone --depth 1 --no-tags https://github.com/dg2300/PULSEDETEC_OVMTB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605915863
git clone --depth 1 --no-tags https://github.com/Yashovardhan15/full_adder_rtl_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606377426
git clone --depth 1 --no-tags https://github.com/kankshikomre/Scripting-and-Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606417983
git clone --depth 1 --no-tags https://github.com/oga-engineering/codma_fyp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607659036
git clone --depth 1 --no-tags https://github.com/vaibhavturaga/ECE270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612650050
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/riscv-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610747589
git clone --depth 1 --no-tags https://github.com/Reammaer/uvm_config_db.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610485448
git clone --depth 1 --no-tags https://github.com/gullahmed1/CV32E40P-Wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611617930
git clone --depth 1 --no-tags https://github.com/gorkemnisanci96/G100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602757324
git clone --depth 1 --no-tags https://github.com/RaviduHM99/RoXXon-RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610600564
git clone --depth 1 --no-tags https://github.com/tiliosys/Vermicel-CPU-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628315920
git clone --depth 1 --no-tags https://github.com/Jlparedes2211/Ibex_led_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616560842
git clone --depth 1 --no-tags https://github.com/guzhirong/Axi_Can_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611523407
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611046553
git clone --depth 1 --no-tags https://github.com/Krishnachaitanya-422/Router-1x3-uvm-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614631046
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617211236
git clone --depth 1 --no-tags https://github.com/1999xyf/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628174843
git clone --depth 1 --no-tags https://github.com/PonakLiu/my_cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627770832
git clone --depth 1 --no-tags https://github.com/nguyen-noah-uet/HeThongVxlProjs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628557075
git clone --depth 1 --no-tags https://github.com/Krishnachaitanya-422/AHB-APB-Bridge-UVM-Verification-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626712488
git clone --depth 1 --no-tags https://github.com/Krupski37/Prosta-jednostka-ALU-z-wykorzystaniem-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622239574
git clone --depth 1 --no-tags https://github.com/u310720/2022-Spring-NCU-VLSI-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625546958
git clone --depth 1 --no-tags https://github.com/GiorgosPelekidis/comp-arch-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612952421
git clone --depth 1 --no-tags https://github.com/Suriya2882002/UVM_PROJECT1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615690170
git clone --depth 1 --no-tags https://github.com/Carlos12001/bin_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615422268
git clone --depth 1 --no-tags https://github.com/Jorge-Padilla/DM_Padilla_Gutierrez_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615495212
git clone --depth 1 --no-tags https://github.com/idane2309/CSE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615868346
git clone --depth 1 --no-tags https://github.com/ewertonsantos/alu_m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615359460
git clone --depth 1 --no-tags https://github.com/luna09666/risc_v-system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620149593
git clone --depth 1 --no-tags https://github.com/samdeutrom/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623877139
git clone --depth 1 --no-tags https://github.com/YuriDants/IdentificadorDeSequencia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622748465
git clone --depth 1 --no-tags https://github.com/EdisonLam-USYD/Multi-Precision-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622828223
git clone --depth 1 --no-tags https://github.com/kutaytire/CS-223-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611417076
git clone --depth 1 --no-tags https://github.com/anconet/verilogExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612316629
git clone --depth 1 --no-tags https://github.com/Gadamsettisivasaisrinivasrao/SVFINALPROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613203873
git clone --depth 1 --no-tags https://github.com/karthdjd/PRACTICE-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612484627
git clone --depth 1 --no-tags https://github.com/jayagollavilli/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612529065
git clone --depth 1 --no-tags https://github.com/bhagi-kiran/uvm-casestudies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610133672
git clone --depth 1 --no-tags https://github.com/abarajithan11/TritonRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627108801
git clone --depth 1 --no-tags https://github.com/DeepSweeter/Implementation-of-AM2940.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628684166
git clone --depth 1 --no-tags https://github.com/padung99/Prac_ITMO_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599674632
git clone --depth 1 --no-tags https://github.com/nbathula16/SV-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604872623
git clone --depth 1 --no-tags https://github.com/SDP-2023/Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604496085
git clone --depth 1 --no-tags https://github.com/Eliott-Henry/Controleur-video-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605173502
git clone --depth 1 --no-tags https://github.com/AbhayPatil/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606254702
git clone --depth 1 --no-tags https://github.com/SonNeyugn/uvm_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606206747
git clone --depth 1 --no-tags https://github.com/rpjayaraman/vlt-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606416070
git clone --depth 1 --no-tags https://github.com/roccomao/share.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608708520
git clone --depth 1 --no-tags https://github.com/kana-lab/cpu_2nd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601329225
git clone --depth 1 --no-tags https://github.com/xiyu-lightmatter/experimental.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602195558
git clone --depth 1 --no-tags https://github.com/Josfemova/ngonzales_jmorales_smoya_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606550064
git clone --depth 1 --no-tags https://github.com/OrsuVenkataKrishnaiah1235/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607605050
git clone --depth 1 --no-tags https://github.com/perit-dincer/8-bit-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607811661
git clone --depth 1 --no-tags https://github.com/xinyew/CMU_courses_18240_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607917730
git clone --depth 1 --no-tags https://github.com/ashleyjr/ICE40HX8K-B-EVN_23K640.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615855793
git clone --depth 1 --no-tags https://github.com/NP95/qs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610340550
git clone --depth 1 --no-tags https://github.com/tuna5309/Verification-of-Adder-with-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623893794
git clone --depth 1 --no-tags https://github.com/tuna5309/Verficiation-of-dual-port-ram-with-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623894498
git clone --depth 1 --no-tags https://github.com/donavan12345/FPGA-UART-ARTY-A7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627673745
git clone --depth 1 --no-tags https://github.com/duydinh1201/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626960362
git clone --depth 1 --no-tags https://github.com/elipcs/loac-ufcg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620365133
git clone --depth 1 --no-tags https://github.com/varshanj/SPI-Controller-Core-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618708389
git clone --depth 1 --no-tags https://github.com/kleiner-fisch/systemverilog-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621513985
git clone --depth 1 --no-tags https://github.com/semiDESIgner/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622281389
git clone --depth 1 --no-tags https://github.com/jhenriqueax/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618813661
git clone --depth 1 --no-tags https://github.com/asmwriter/cmu-18-624-tiny-tapeout-ucpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623071965
git clone --depth 1 --no-tags https://github.com/soukalin96/rra_uvm_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626021406
git clone --depth 1 --no-tags https://github.com/ThayaneBarros/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626087436
