<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1662775977">
  <File Type="BITSTR-BMM" Name="fifo_16_byte_distributed_RAM_bd.bmm"/>
  <File Type="ROUTE-PWR" Name="fifo_16_byte_distributed_RAM_power_routed.rpt"/>
  <File Type="PA-TCL" Name="fifo_16_byte_distributed_RAM.tcl"/>
  <File Type="OPT-DCP" Name="fifo_16_byte_distributed_RAM_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="fifo_16_byte_distributed_RAM_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="fifo_16_byte_distributed_RAM_reports.tcl"/>
  <File Type="OPT-DRC" Name="fifo_16_byte_distributed_RAM_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="fifo_16_byte_distributed_RAM.hwdef"/>
  <File Type="PWROPT-DCP" Name="fifo_16_byte_distributed_RAM_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="fifo_16_byte_distributed_RAM_placed.dcp"/>
  <File Type="PLACE-IO" Name="fifo_16_byte_distributed_RAM_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="fifo_16_byte_distributed_RAM_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="fifo_16_byte_distributed_RAM_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="fifo_16_byte_distributed_RAM_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="fifo_16_byte_distributed_RAM_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="fifo_16_byte_distributed_RAM.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="fifo_16_byte_distributed_RAM_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="fifo_16_byte_distributed_RAM.bin"/>
  <File Type="PHYSOPT-DCP" Name="fifo_16_byte_distributed_RAM_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="fifo_16_byte_distributed_RAM.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="fifo_16_byte_distributed_RAM_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="fifo_16_byte_distributed_RAM_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="fifo_16_byte_distributed_RAM_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="fifo_16_byte_distributed_RAM_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="fifo_16_byte_distributed_RAM_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="fifo_16_byte_distributed_RAM.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="fifo_16_byte_distributed_RAM_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="fifo_16_byte_distributed_RAM.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="fifo_16_byte_distributed_RAM_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="fifo_16_byte_distributed_RAM_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="fifo_16_byte_distributed_RAM.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="fifo_16_byte_distributed_RAM_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="fifo_16_byte_distributed_RAM_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="fifo_16_byte_distributed_RAM_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="fifo_16_byte_distributed_RAM_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="fifo_16_byte_distributed_RAM_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="fifo_16_byte_distributed_RAM_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="fifo_16_byte_distributed_RAM_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="fifo_16_byte_distributed_RAM.vdi"/>
  <File Type="ROUTE-CLK" Name="fifo_16_byte_distributed_RAM_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="fifo_16_byte_distributed_RAM_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="fifo_16_byte_distributed_RAM_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="fifo_16_byte_distributed_RAM_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="fifo_16_byte_distributed_RAM_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="fifo_16_byte_distributed_RAM_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="fifo_16_byte_distributed_RAM.bit"/>
  <File Type="BITSTR-RBT" Name="fifo_16_byte_distributed_RAM.rbt"/>
  <File Type="BITSTR-NKY" Name="fifo_16_byte_distributed_RAM.nky"/>
  <File Type="BG-DRC" Name="fifo_16_byte_distributed_RAM.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/JK_flipflop.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/JK_flipflop.vhd"/>
        <Attr Name="ImportTime" Val="1662750240"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/N_bits_ascending_counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/N_bits_ascending_counter.vhd"/>
        <Attr Name="ImportTime" Val="1662775872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_N_bits_ascending_counter_ptr_read.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_N_bits_ascending_counter_ptr_read.vhd"/>
        <Attr Name="ImportTime" Val="1662775566"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_N_bits_ascending_counter_ptr_write.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_N_bits_ascending_counter_ptr_write.vhd"/>
        <Attr Name="ImportTime" Val="1662775629"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_ctrl_fifo.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_ctrl_fifo.vhd"/>
        <Attr Name="ImportTime" Val="1662768720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/inst_dual_port_distributed_ram_async_read.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/inst_dual_port_distributed_ram_async_read.vhd"/>
        <Attr Name="ImportTime" Val="1662769469"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fifo_16_byte_distributed_RAM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_1/project_1.srcs/sources_1/new/fifo_16_byte_distributed_RAM.vhd"/>
        <Attr Name="ImportTime" Val="1662775803"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fifo_16_byte_distributed_RAM"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
