Release 9.1i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.21 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.21 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: Chefe.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Chefe.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Chefe"
Output Format                      : NGC
Target Device                      : xc2s200-6-pq208

---- Source Options
Top Module Name                    : Chefe
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Chefe.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TwosComplement.v" in library work
Compiling verilog file "Subtraction.v" in library work
Module <TwosComplement> compiled
Compiling verilog file "Soma.v" in library work
Module <Subtraction> compiled
Compiling verilog file "Multiplication.v" in library work
Module <Soma> compiled
Compiling verilog file "Memento.v" in library work
Module <Multiplication> compiled
Compiling verilog file "DivisorFrequencia.v" in library work
Module <Memento> compiled
Compiling verilog file "Division.v" in library work
Module <DivisorFrequencia> compiled
Compiling verilog file "Display.v" in library work
Module <Division> compiled
Compiling verilog file "Chefe.v" in library work
Module <Display> compiled
Module <Chefe> compiled
No errors in compilation
Analysis of file <"Chefe.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Chefe> in library <work>.

Analyzing hierarchy for module <Soma> in library <work>.

Analyzing hierarchy for module <Subtraction> in library <work> with parameters.
	ha1false = "0"
	ha1true = "1"
	state0 = "1111"
	state1 = "0000"
	state10 = "1001"
	state2 = "0001"
	state3 = "0010"
	state4 = "0011"
	state5 = "0100"
	state6 = "0101"
	state7 = "0110"
	state8 = "0111"
	state9 = "1000"

Analyzing hierarchy for module <Multiplication> in library <work> with parameters.
	ha1false = "0"
	ha1true = "1"
	state0 = "11111"
	state1 = "00000"
	state10 = "01001"
	state11 = "01010"
	state12 = "01011"
	state13 = "01100"
	state14 = "01101"
	state15 = "01110"
	state16 = "01111"
	state17 = "10000"
	state18 = "10001"
	state19 = "10010"
	state2 = "00001"
	state20 = "10011"
	state3 = "00010"
	state4 = "00011"
	state5 = "00100"
	state6 = "00101"
	state7 = "00110"
	state8 = "00111"
	state9 = "01000"

Analyzing hierarchy for module <Division> in library <work>.

Analyzing hierarchy for module <TwosComplement> in library <work> with parameters.
	state3 = "0010"
	state2 = "0001"
	state1 = "0000"
	state0 = "1111"
	ha1true = "1"
	ha1false = "0"
	state5 = "0100"
	state4 = "0011"
	state7 = "0110"
	state8 = "0111"
	state9 = "1000"
	state6 = "0101"

Analyzing hierarchy for module <Memento> in library <work>.

Analyzing hierarchy for module <DivisorFrequencia> in library <work>.

Analyzing hierarchy for module <Display> in library <work> with parameters.
	state4 = "11"
	state3 = "10"
	state2 = "01"
	state1 = "00"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Chefe>.
Module <Chefe> is correct for synthesis.
 
Analyzing module <Soma> in library <work>.
Module <Soma> is correct for synthesis.
 
Analyzing module <Subtraction> in library <work>.
	ha1true = 1'b1
	ha1false = 1'b0
	state0 = 4'b1111
	state1 = 4'b0000
	state2 = 4'b0001
	state3 = 4'b0010
	state4 = 4'b0011
	state5 = 4'b0100
	state6 = 4'b0101
	state7 = 4'b0110
	state8 = 4'b0111
	state9 = 4'b1000
	state10 = 4'b1001
Module <Subtraction> is correct for synthesis.
 
Analyzing module <Multiplication> in library <work>.
	ha1true = 1'b1
	ha1false = 1'b0
	state0 = 5'b11111
	state1 = 5'b00000
	state2 = 5'b00001
	state3 = 5'b00010
	state4 = 5'b00011
	state5 = 5'b00100
	state6 = 5'b00101
	state7 = 5'b00110
	state8 = 5'b00111
	state9 = 5'b01000
	state10 = 5'b01001
	state11 = 5'b01010
	state12 = 5'b01011
	state13 = 5'b01100
	state14 = 5'b01101
	state15 = 5'b01110
	state16 = 5'b01111
	state17 = 5'b10000
	state18 = 5'b10001
	state19 = 5'b10010
	state20 = 5'b10011
Module <Multiplication> is correct for synthesis.
 
Analyzing module <Division> in library <work>.
Module <Division> is correct for synthesis.
 
Analyzing module <TwosComplement> in library <work>.
	ha1true = 1'b1
	ha1false = 1'b0
	state0 = 4'b1111
	state1 = 4'b0000
	state2 = 4'b0001
	state3 = 4'b0010
	state4 = 4'b0011
	state5 = 4'b0100
	state6 = 4'b0101
	state7 = 4'b0110
	state8 = 4'b0111
	state9 = 4'b1000
Module <TwosComplement> is correct for synthesis.
 
Analyzing module <Memento> in library <work>.
Module <Memento> is correct for synthesis.
 
Analyzing module <DivisorFrequencia> in library <work>.
Module <DivisorFrequencia> is correct for synthesis.
 
Analyzing module <Display> in library <work>.
	state1 = 2'b00
	state2 = 2'b01
	state3 = 2'b10
	state4 = 2'b11
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Soma>.
    Related source file is "Soma.v".
    Found 9-bit register for signal <resSOM>.
    Found 1-bit xor2 for signal <resSOM_0$xor0000> created at line 33.
    Found 1-bit xor3 for signal <resSOM_1$xor0000> created at line 34.
    Found 1-bit xor3 for signal <resSOM_2$xor0000> created at line 35.
    Found 1-bit xor3 for signal <resSOM_3$xor0000> created at line 36.
    Found 1-bit xor3 for signal <resSOM_4$xor0000> created at line 37.
    Found 1-bit xor3 for signal <resSOM_5$xor0000> created at line 38.
    Found 1-bit xor3 for signal <resSOM_6$xor0000> created at line 39.
    Found 1-bit xor3 for signal <resSOM_7$xor0000> created at line 40.
    Found 1-bit xor3 for signal <resSOM_8$xor0000> created at line 41.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   8 Xor(s).
Unit <Soma> synthesized.


Synthesizing Unit <Subtraction>.
    Related source file is "Subtraction.v".
INFO:Xst:1799 - State 0001 is never reached in FSM <state>.
INFO:Xst:1799 - State 0000 is never reached in FSM <state>.
INFO:Xst:1799 - State 0010 is never reached in FSM <state>.
INFO:Xst:1799 - State 0011 is never reached in FSM <state>.
INFO:Xst:1799 - State 0100 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 0                                              |
    | Outputs            | 0                                              |
    | Clock              | relogio (rising_edge)                          |
    | Power Up State     | 1111                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <resSUB>.
    Found 9-bit register for signal <bneg>.
    Found 1-bit xor2 for signal <bneg_1$xor0000> created at line 79.
    Found 1-bit xor2 for signal <bneg_2$xor0000> created at line 92.
    Found 1-bit xor2 for signal <bneg_3$xor0000> created at line 105.
    Found 1-bit xor2 for signal <bneg_4$xor0000> created at line 118.
    Found 1-bit xor2 for signal <bneg_5$xor0000> created at line 131.
    Found 1-bit xor2 for signal <bneg_6$xor0000> created at line 144.
    Found 1-bit xor2 for signal <bneg_7$xor0000> created at line 157.
    Found 1-bit xor2 for signal <bneg_8$xor0000> created at line 170.
    Found 1-bit register for signal <ha1>.
    Found 1-bit xor2 for signal <resSUB_0$xor0000> created at line 176.
    Found 1-bit xor3 for signal <resSUB_1$xor0000> created at line 177.
    Found 1-bit xor3 for signal <resSUB_2$xor0000> created at line 178.
    Found 1-bit xor3 for signal <resSUB_3$xor0000> created at line 179.
    Found 1-bit xor3 for signal <resSUB_4$xor0000> created at line 180.
    Found 1-bit xor3 for signal <resSUB_5$xor0000> created at line 181.
    Found 1-bit xor3 for signal <resSUB_6$xor0000> created at line 182.
    Found 1-bit xor3 for signal <resSUB_7$xor0000> created at line 183.
    Found 1-bit xor3 for signal <resSUB_8$xor0000> created at line 184.
    Found 11-bit register for signal <state>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  30 D-type flip-flop(s).
	inferred   8 Xor(s).
Unit <Subtraction> synthesized.


Synthesizing Unit <Multiplication>.
    Related source file is "Multiplication.v".
WARNING:Xst:1305 - Output <resMUL> is never assigned. Tied to value 000000000000000000.
WARNING:Xst:646 - Signal <c> is assigned but never used.
WARNING:Xst:646 - Signal <d> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 16                                             |
    | Clock              | relogio (falling_edge)                         |
    | Power Up State     | 1111                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <a>.
    Found 1-bit register for signal <ha1>.
    Found 9-bit register for signal <mu1neg>.
    Found 1-bit xor2 for signal <mu1neg_1$xor0000> created at line 98.
    Found 1-bit xor2 for signal <mu1neg_2$xor0000> created at line 111.
    Found 1-bit xor2 for signal <mu1neg_3$xor0000> created at line 124.
    Found 1-bit xor2 for signal <mu1neg_4$xor0000> created at line 137.
    Found 1-bit xor2 for signal <mu1neg_5$xor0000> created at line 150.
    Found 1-bit xor2 for signal <mu1neg_6$xor0000> created at line 163.
    Found 1-bit xor2 for signal <mu1neg_7$xor0000> created at line 176.
    Found 1-bit xor2 for signal <mu1neg_8$xor0000> created at line 189.
    Found 19-bit register for signal <p>.
    Found 1-bit xor3 for signal <p$xor0000> created at line 216.
    Found 1-bit xor2 for signal <p$xor0001> created at line 215.
    Found 1-bit xor3 for signal <p$xor0002> created at line 243.
    Found 1-bit xor2 for signal <p$xor0003> created at line 242.
    Found 1-bit xor3 for signal <p$xor0004> created at line 244.
    Found 1-bit xor3 for signal <p$xor0005> created at line 245.
    Found 1-bit xor3 for signal <p$xor0006> created at line 246.
    Found 1-bit xor3 for signal <p$xor0007> created at line 247.
    Found 1-bit xor3 for signal <p$xor0008> created at line 248.
    Found 1-bit xor3 for signal <p$xor0009> created at line 249.
    Found 1-bit xor3 for signal <p$xor0010> created at line 250.
    Found 1-bit xor3 for signal <p$xor0011> created at line 251.
    Found 1-bit xor3 for signal <p$xor0012> created at line 252.
    Found 1-bit xor3 for signal <p$xor0013> created at line 253.
    Found 1-bit xor3 for signal <p$xor0014> created at line 254.
    Found 1-bit xor3 for signal <p$xor0015> created at line 255.
    Found 1-bit xor3 for signal <p$xor0016> created at line 256.
    Found 1-bit xor3 for signal <p$xor0017> created at line 257.
    Found 1-bit xor3 for signal <p$xor0018> created at line 258.
    Found 1-bit xor3 for signal <p$xor0019> created at line 259.
    Found 1-bit xor3 for signal <p$xor0020> created at line 260.
    Found 1-bit xor3 for signal <p$xor0021> created at line 217.
    Found 1-bit xor3 for signal <p$xor0022> created at line 218.
    Found 1-bit xor3 for signal <p$xor0023> created at line 219.
    Found 1-bit xor3 for signal <p$xor0024> created at line 220.
    Found 1-bit xor3 for signal <p$xor0025> created at line 221.
    Found 1-bit xor3 for signal <p$xor0026> created at line 222.
    Found 1-bit xor3 for signal <p$xor0027> created at line 223.
    Found 1-bit xor3 for signal <p$xor0028> created at line 224.
    Found 1-bit xor3 for signal <p$xor0029> created at line 225.
    Found 1-bit xor3 for signal <p$xor0030> created at line 226.
    Found 1-bit xor3 for signal <p$xor0031> created at line 227.
    Found 1-bit xor3 for signal <p$xor0032> created at line 228.
    Found 1-bit xor3 for signal <p$xor0033> created at line 229.
    Found 1-bit xor3 for signal <p$xor0034> created at line 230.
    Found 1-bit xor3 for signal <p$xor0035> created at line 231.
    Found 1-bit xor3 for signal <p$xor0036> created at line 232.
    Found 1-bit xor3 for signal <p$xor0037> created at line 233.
    Found 1-bit xor2 for signal <p$xor0038>.
    Found 19-bit register for signal <s>.
    Found 16-bit register for signal <state>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  83 D-type flip-flop(s).
	inferred  36 Xor(s).
Unit <Multiplication> synthesized.


Synthesizing Unit <Division>.
    Related source file is "Division.v".
WARNING:Xst:647 - Input <div1<0>> is never used.
    Found 9-bit register for signal <resDIV>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Division> synthesized.


Synthesizing Unit <TwosComplement>.
    Related source file is "TwosComplement.v".
WARNING:Xst:1780 - Signal <ha1> is never used or assigned.
WARNING:Xst:1780 - Signal <intermedio<8:1>> is never used or assigned.
WARNING:Xst:653 - Signal <intermedio<0>> is used but never assigned. Tied to value 0.
    Register <numero<8>> equivalent to <numero<7>> has been removed
    Found 8-bit register for signal <numero<7:0>>.
    Found 3-bit register for signal <state>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <TwosComplement> synthesized.


Synthesizing Unit <Memento>.
    Related source file is "Memento.v".
    Found 9-bit register for signal <resMEM>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Memento> synthesized.


Synthesizing Unit <DivisorFrequencia>.
    Related source file is "DivisorFrequencia.v".
    Found 1-bit register for signal <clko>.
    Found 25-bit up counter for signal <conta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <DivisorFrequencia> synthesized.


Synthesizing Unit <Display>.
    Related source file is "Display.v".
WARNING:Xst:647 - Input <reset> is never used.
WARNING:Xst:646 - Signal <interpreteDSP<16>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | relogio (rising_edge)                          |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <resDSP>.
    Found 19-bit register for signal <interpreteDSP>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  84 D-type flip-flop(s).
Unit <Display> synthesized.


Synthesizing Unit <Chefe>.
    Related source file is "Chefe.v".
WARNING:Xst:653 - Signal <resMUL> is used but never assigned. Tied to value 000000000000000000.
Unit <Chefe> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 57
 1-bit register                                        : 47
 19-bit register                                       : 7
 8-bit register                                        : 1
 9-bit register                                        : 2
# Xors                                                 : 73
 1-bit xor2                                            : 21
 1-bit xor3                                            : 52

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <dp/state> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ml/state> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0011
 0001  | 0001
 0010  | 0010
 0011  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 0111  | 1100
 1000  | 1101
 1001  | 1111
 1010  | 1110
 1011  | 1010
 1100  | 1011
 1101  | 1001
 1110  | 1000
 1111  | 0000
-------------------
Loading device for application Rf_Device from file 'v200.nph' in environment C:\Xilinx91i.
WARNING:Xst:2404 -  FFs/Latches <resDIV<8:8>> (without init value) have a constant value of 0 in block <Division>.
WARNING:Xst:1710 - FF/Latch  <resSUB_1> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_0> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_8> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_7> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_6> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_5> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_4> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_3> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_1> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_2> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_8> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_7> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_6> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_5> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_4> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_3> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resSUB_2> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ha1> has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bneg_0> (without init value) has a constant value of 0 in block <Subtraction>.
WARNING:Xst:1710 - FF/Latch  <s_9> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_8> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_7> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_6> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_5> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_4> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_3> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_2> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_1> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_0> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_9> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_8> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_7> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_6> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_5> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_4> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_3> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_2> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_1> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_0> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <p_18> (without init value) has a constant value of 0 in block <Multiplication>.
WARNING:Xst:1710 - FF/Latch  <numero_7> (without init value) has a constant value of 0 in block <TwosComplement>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_1_15> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_1_14> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_1_13> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_1_12> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_1_11> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_1_10> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_1_9> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_15> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_14> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_13> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_12> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_111> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_10> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_9> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_ren_2_18> (without init value) has a constant value of 1 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <resDSP_7> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_15> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_14> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_13> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_12> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_11> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_10> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <interpreteDSP_9> (without init value) has a constant value of 0 in block <Display>.
WARNING:Xst:2677 - Node <interpreteDSP_16> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <interpreteDSP_ren_2_16> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <interpreteDSP_ren_16> of sequential type is unconnected in block <Display>.
WARNING:Xst:2677 - Node <interpreteDSP_ren_1_16> of sequential type is unconnected in block <Display>.
INFO:Xst:2261 - The FF/Latch <interpreteDSP_ren_1_17> in Unit <Display> is equivalent to the following FF/Latch, which will be removed : <interpreteDSP_ren_1_18> 
INFO:Xst:2261 - The FF/Latch <interpreteDSP_ren_17> in Unit <Display> is equivalent to the following FF/Latch, which will be removed : <interpreteDSP_ren_18> 
INFO:Xst:2261 - The FF/Latch <interpreteDSP_17> in Unit <Display> is equivalent to the following FF/Latch, which will be removed : <interpreteDSP_18> 
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_10> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_9> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_8> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_7> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_6> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_5> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_4> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_3> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_2> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_1> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_0> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <resMEM_8> (without init value) has a constant value of 0 in block <mm>.
WARNING:Xst:1710 - FF/Latch  <resMEM_7> (without init value) has a constant value of 0 in block <mm>.
WARNING:Xst:1710 - FF/Latch  <resDIV_7> (without init value) has a constant value of 0 in block <dv>.
WARNING:Xst:1710 - FF/Latch  <resDIV_6> (without init value) has a constant value of 0 in block <dv>.
WARNING:Xst:1293 - FF/Latch  <FFd4> has a constant value of 0 in block <state>.
WARNING:Xst:1293 - FF/Latch  <FFd3> has a constant value of 0 in block <state>.
WARNING:Xst:1293 - FF/Latch  <FFd2> has a constant value of 0 in block <state>.
WARNING:Xst:1293 - FF/Latch  <FFd1> has a constant value of 0 in block <state>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_1_17> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_1_8> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_1_7> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_1_6> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_17> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_8> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_7> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_6> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_5> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_4> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_3> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_11> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_0> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_17> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_15> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_14> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_13> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_12> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <interpreteDSP_ren_2_11> (without init value) has a constant value of 0 in block <dp>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_3> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_2> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_1> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_0> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_17> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_16> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_15> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_14> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_13> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_12> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_11> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_10> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_9> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_8> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_7> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_6> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_5> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_4> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_3> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_2> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_1> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <p_0> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1293 - FF/Latch  <ha1> has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_18> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_17> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_16> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_15> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_14> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_13> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_12> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_11> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <a_10> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_8> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_7> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_6> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_5> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1710 - FF/Latch  <mu1neg_4> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_10> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_11> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_18> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_17> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_16> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_15> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_14> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_13> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <s_12> (without init value) has a constant value of 0 in block <ml>.
WARNING:Xst:1290 - Hierarchical block <sb> is unconnected in block <Chefe>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ml> is unconnected in block <Chefe>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 140
 Flip-Flops                                            : 140
# Xors                                                 : 56
 1-bit xor2                                            : 12
 1-bit xor3                                            : 44

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <resDSP<6>>
Sources are: 
   Output signal of FD instance <dp/resDSP_6>
   Signal <dp/resDSP<6>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <resDSP<5>>
Sources are: 
   Output signal of FD instance <dp/resDSP_5>
   Signal <dp/resDSP<5>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <resDSP<4>>
Sources are: 
   Output signal of FD instance <dp/resDSP_4>
   Signal <dp/resDSP<4>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <resDSP<3>>
Sources are: 
   Output signal of FD instance <dp/resDSP_3>
   Signal <dp/resDSP<3>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <resDSP<2>>
Sources are: 
   Output signal of FD instance <dp/resDSP_2>
   Signal <dp/resDSP<2>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <resDSP<1>>
Sources are: 
   Output signal of FD instance <dp/resDSP_1>
   Signal <dp/resDSP<1>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <resDSP<0>>
Sources are: 
   Output signal of FD instance <dp/resDSP_0>
   Signal <dp/resDSP<0>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<17>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_17>
   Output signal of FD instance <dp/interpreteDSP_ren_2_17>
   Output signal of FD instance <dp/interpreteDSP_ren_17>
   Output signal of FD instance <dp/interpreteDSP_ren_1_17>
   Signal <dp/N1> in Unit <Display> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP_ren_2_15>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_ren_2_10>
   Output signal of FD instance <dp/interpreteDSP_ren_2_9>
   Output signal of FD instance <dp/interpreteDSP_ren_2_11>
   Output signal of FD instance <dp/interpreteDSP_ren_2_12>
   Output signal of FD instance <dp/interpreteDSP_ren_2_13>
   Output signal of FD instance <dp/interpreteDSP_ren_2_14>
   Output signal of FD instance <dp/interpreteDSP_ren_2_15>
   Signal <dp/N0> in Unit <Display> is assigned to GND
   Signal <dp/resDSP<7>> in Unit <Display> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<8>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_8>
   Output signal of FD instance <dp/interpreteDSP_ren_2_8>
   Output signal of FD instance <dp/interpreteDSP_ren_8>
   Output signal of FD instance <dp/interpreteDSP_ren_1_8>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<7>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_7>
   Output signal of FD instance <dp/interpreteDSP_ren_2_7>
   Output signal of FD instance <dp/interpreteDSP_ren_7>
   Output signal of FD instance <dp/interpreteDSP_ren_1_7>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<6>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_6>
   Output signal of FD instance <dp/interpreteDSP_ren_2_6>
   Output signal of FD instance <dp/interpreteDSP_ren_6>
   Output signal of FD instance <dp/interpreteDSP_ren_1_6>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<5>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_5>
   Output signal of FD instance <dp/interpreteDSP_ren_2_5>
   Output signal of FD instance <dp/interpreteDSP_ren_5>
   Output signal of FD instance <dp/interpreteDSP_ren_1_5>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<4>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_4>
   Output signal of FD instance <dp/interpreteDSP_ren_2_4>
   Output signal of FD instance <dp/interpreteDSP_ren_4>
   Output signal of FD instance <dp/interpreteDSP_ren_1_4>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<3>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_3>
   Output signal of FD instance <dp/interpreteDSP_ren_2_3>
   Output signal of FD instance <dp/interpreteDSP_ren_3>
   Output signal of FD instance <dp/interpreteDSP_ren_1_3>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<2>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_2>
   Output signal of FD instance <dp/interpreteDSP_ren_2_2>
   Output signal of FD instance <dp/interpreteDSP_ren_2>
   Output signal of FD instance <dp/interpreteDSP_ren_1_2>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<1>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_1>
   Output signal of FD instance <dp/interpreteDSP_ren_2_1>
   Output signal of FD instance <dp/interpreteDSP_ren_11>
   Output signal of FD instance <dp/interpreteDSP_ren_1_1>

ERROR:Xst:528 - Multi-source in Unit <Display> on signal <interpreteDSP<0>>
Sources are: 
   Output signal of FD instance <dp/interpreteDSP_0>
   Output signal of FD instance <dp/interpreteDSP_ren_2_0>
   Output signal of FD instance <dp/interpreteDSP_ren_0>
   Output signal of FD instance <dp/interpreteDSP_ren_1_0>
CPU : 11.21 / 11.58 s | Elapsed : 11.00 / 11.00 s
 
--> 

Total memory usage is 133860 kilobytes

Number of errors   :   18 (   0 filtered)
Number of warnings :  168 (   0 filtered)
Number of infos    :   13 (   0 filtered)

