Verilator Tree Dump (format 0x3900) from <e1786> to <e1934>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561bb940 <e1360> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x5555561bd0f0 <e1787#> {c1ai}  MultiShifter_4Bit -> MultiShifter_4Bit [scopep=0]
    1:2: VAR 0x5555561bbd50 <e1364> {c2al} @dt=0x5555561b1ea0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561bc0f0 <e1369> {c3ar} @dt=0x55555619b070@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561bc490 <e1375> {c4ar} @dt=0x5555561a2bf0@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561c90a0 <e1796#> {c2al} @dt=0x5555561b1ea0@(G/w1)
    1:2:1: VARREF 0x5555561c8f80 <e1793#> {c2al} @dt=0x5555561b1ea0@(G/w1)  clk [RV] <- VAR 0x5555561bbd50 <e1364> {c2al} @dt=0x5555561b1ea0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561c8e60 <e1794#> {c2al} @dt=0x5555561b1ea0@(G/w1)  clk [LV] => VAR 0x5555561c2d70 <e1825#> {c2al} @dt=0x5555561b1ea0@(G/w1)  MultiShifter_4Bit__DOT__clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561c93a0 <e1805#> {c3ar} @dt=0x55555619b070@(G/w3)
    1:2:1: VARREF 0x5555561c9280 <e1802#> {c3ar} @dt=0x55555619b070@(G/w3)  sel [RV] <- VAR 0x5555561bc0f0 <e1369> {c3ar} @dt=0x55555619b070@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561c9160 <e1803#> {c3ar} @dt=0x55555619b070@(G/w3)  sel [LV] => VAR 0x5555561c2ef0 <e655> {c3ar} @dt=0x55555619b070@(G/w3)  MultiShifter_4Bit__DOT__sel [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561c96a0 <e1814#> {c4ar} @dt=0x5555561a2bf0@(G/w4)
    1:2:1: VARREF 0x5555561c9580 <e1811#> {c4ar} @dt=0x5555561a2bf0@(G/w4)  inp [RV] <- VAR 0x5555561bc490 <e1375> {c4ar} @dt=0x5555561a2bf0@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561c9460 <e1812#> {c4ar} @dt=0x5555561a2bf0@(G/w4)  inp [LV] => VAR 0x5555561c3070 <e663> {c4ar} @dt=0x5555561a2bf0@(G/w4)  MultiShifter_4Bit__DOT__inp [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561c99d0 <e1823#> {c5aw} @dt=0x5555561a2bf0@(G/w4)
    1:2:1: VARREF 0x5555561c98b0 <e1820#> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561c9790 <e1821#> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561c31f0 <e1174> {c5aw} @dt=0x5555561a2bf0@(G/w4)  MultiShifter_4Bit__DOT__outp [VSTATIC]  PORT
    1:2: VAR 0x5555561c2d70 <e1825#> {c2al} @dt=0x5555561b1ea0@(G/w1)  MultiShifter_4Bit__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561c2ef0 <e655> {c3ar} @dt=0x55555619b070@(G/w3)  MultiShifter_4Bit__DOT__sel [VSTATIC]  PORT
    1:2: VAR 0x5555561c3070 <e663> {c4ar} @dt=0x5555561a2bf0@(G/w4)  MultiShifter_4Bit__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561c31f0 <e1174> {c5aw} @dt=0x5555561a2bf0@(G/w4)  MultiShifter_4Bit__DOT__outp [VSTATIC]  PORT
    1:2: ALWAYS 0x5555561c3370 <e479> {c7af}
    1:2:1: SENTREE 0x5555561c3430 <e488> {c7am}
    1:2:1:1: SENITEM 0x5555561c34f0 <e98> {c7ao} [POS]
    1:2:1:1:1: VARREF 0x5555561c35b0 <e672> {c7aw} @dt=0x5555561b1ea0@(G/w1)  clk [RV] <- VAR 0x5555561bbd50 <e1364> {c2al} @dt=0x5555561b1ea0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x5555561c36d0 <e1475> {c9aj}
    1:2:2:1: VARREF 0x5555561c37a0 <e673> {c9ao} @dt=0x55555619b070@(G/w3)  sel [RV] <- VAR 0x5555561bc0f0 <e1369> {c3ar} @dt=0x55555619b070@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c38c0 <e120> {c10ap}
    1:2:2:2:1: CONST 0x5555561c3980 <e1175> {c10aj} @dt=0x55555619b070@(G/w3)  3'h0
    1:2:2:2:2: ASSIGNDLY 0x5555561c3ac0 <e1451> {c13as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: CONST 0x5555561c3b80 <e1176> {c13av} @dt=0x5555561a2bf0@(G/w4)  4'h0
    1:2:2:2:2:2: VARREF 0x5555561c3cc0 <e1177> {c13an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c3de0 <e134> {c15ap}
    1:2:2:2:1: CONST 0x5555561c3ea0 <e1179> {c15aj} @dt=0x55555619b070@(G/w3)  3'h1
    1:2:2:2:2: ASSIGNDLY 0x5555561c3fe0 <e1454> {c18as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: VARREF 0x5555561c40a0 <e678> {c18av} @dt=0x5555561a2bf0@(G/w4)  inp [RV] <- VAR 0x5555561bc490 <e1375> {c4ar} @dt=0x5555561a2bf0@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561c41c0 <e1180> {c18an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c42e0 <e184> {c20ap}
    1:2:2:2:1: CONST 0x5555561c43a0 <e1182> {c20aj} @dt=0x55555619b070@(G/w3)  3'h2
    1:2:2:2:2: ASSIGNDLY 0x5555561c44e0 <e1457> {c23as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: EXTEND 0x5555561c45a0 <e1399> {c23ba} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1:1: SEL 0x5555561c4660 <e1390> {c23bg} @dt=0x55555619b070@(G/w3) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0x5555561c4730 <e1184> {c23bc} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0x5555561c4850 <e718> {c23bj} @dt=0x5555561b2350@(G/sw2)  2'h1
    1:2:2:2:2:1:1:3: CONST 0x5555561c4990 <e1193> {c23bh} @dt=0x5555561b9e40@(G/w32)  32'h3
    1:2:2:2:2:2: VARREF 0x5555561c4ad0 <e1198> {c23an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c4bf0 <e237> {c25ap}
    1:2:2:2:1: CONST 0x5555561c4cb0 <e1200> {c25aj} @dt=0x55555619b070@(G/w3)  3'h3
    1:2:2:2:2: ASSIGNDLY 0x5555561c4df0 <e1460> {c28as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: CONCAT 0x5555561c4eb0 <e1405> {c28bf} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1:1: SEL 0x5555561c4f70 <e1212> {c28ba} @dt=0x55555619b070@(G/w3) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0x5555561c5040 <e1201> {c28aw} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0x5555561c5160 <e771> {c28bd} @dt=0x5555561b2350@(G/sw2)  2'h0
    1:2:2:2:2:1:1:3: CONST 0x5555561c52a0 <e1211> {c28bb} @dt=0x5555561b9e40@(G/w32)  32'h3
    1:2:2:2:2:1:2: CONST 0x5555561c53e0 <e1213> {c28bh} @dt=0x5555561b1ea0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5555561c5520 <e1217> {c28an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c5640 <e294> {c30ap}
    1:2:2:2:1: CONST 0x5555561c5700 <e1219> {c30aj} @dt=0x55555619b070@(G/w3)  3'h4
    1:2:2:2:2: ASSIGNDLY 0x5555561c5840 <e1463> {c33as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: CONCAT 0x5555561c5900 <e1411> {c33bd} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1:1: SEL 0x5555561c59c0 <e1231> {c33ba} @dt=0x5555561b1ea0@(G/w1) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0x5555561c5a90 <e1220> {c33aw} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0x5555561c5bb0 <e820> {c33bb} @dt=0x5555561b2350@(G/sw2)  2'h3
    1:2:2:2:2:1:1:3: CONST 0x5555561c5cf0 <e1230> {c33ba} @dt=0x5555561b9e40@(G/w32)  32'h1
    1:2:2:2:2:1:2: SEL 0x5555561c5e30 <e1243> {c33bj} @dt=0x55555619b070@(G/w3) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5555561c5f00 <e1232> {c33bf} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0x5555561c6020 <e861> {c33bm} @dt=0x5555561b2350@(G/sw2)  2'h1
    1:2:2:2:2:1:2:3: CONST 0x5555561c6160 <e1242> {c33bk} @dt=0x5555561b9e40@(G/w32)  32'h3
    1:2:2:2:2:2: VARREF 0x5555561c62a0 <e1247> {c33an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c63c0 <e360> {c35ap}
    1:2:2:2:1: CONST 0x5555561c6480 <e1249> {c35aj} @dt=0x55555619b070@(G/w3)  3'h5
    1:2:2:2:2: ASSIGNDLY 0x5555561c65c0 <e1466> {c38as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: CONCAT 0x5555561c6680 <e1433> {c38bo} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1:1: SEL 0x5555561c6740 <e1427> {c38ba} @dt=0x5555561b1ea0@(G/w1) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0x5555561c6810 <e1250> {c38aw} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0x5555561c6930 <e911> {c38bb} @dt=0x5555561b2350@(G/sw2)  2'h3
    1:2:2:2:2:1:1:3: CONST 0x5555561c6a70 <e1260> {c38ba} @dt=0x5555561b9e40@(G/w32)  32'h1
    1:2:2:2:2:1:2: CONCAT 0x5555561c6bb0 <e1428> {c38bd} @dt=0x55555619b070@(G/w3)
    1:2:2:2:2:1:2:1: SEL 0x5555561c6c70 <e1420> {c38bj} @dt=0x5555561b2570@(G/w2) decl[3:0]]
    1:2:2:2:2:1:2:1:1: VARREF 0x5555561c6d40 <e1262> {c38bf} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:1:2: CONST 0x5555561c6e60 <e952> {c38bm} @dt=0x5555561b2350@(G/sw2)  2'h0
    1:2:2:2:2:1:2:1:3: CONST 0x5555561c6fa0 <e1272> {c38bk} @dt=0x5555561b9e40@(G/w32)  32'h2
    1:2:2:2:2:1:2:2: CONST 0x5555561c70e0 <e1421> {c38bq} @dt=0x5555561b1ea0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5555561c7220 <e1278> {c38an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c7340 <e417> {c40ap}
    1:2:2:2:1: CONST 0x5555561c7400 <e1280> {c40aj} @dt=0x55555619b070@(G/w3)  3'h6
    1:2:2:2:2: ASSIGNDLY 0x5555561c7540 <e1469> {c43as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: CONCAT 0x5555561c7600 <e1439> {c43bd} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1:1: SEL 0x5555561c76c0 <e1292> {c43ba} @dt=0x5555561b1ea0@(G/w1) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0x5555561c7790 <e1281> {c43aw} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0x5555561c78b0 <e1007> {c43bb} @dt=0x5555561b2350@(G/sw2)  2'h0
    1:2:2:2:2:1:1:3: CONST 0x5555561c79f0 <e1291> {c43ba} @dt=0x5555561b9e40@(G/w32)  32'h1
    1:2:2:2:2:1:2: SEL 0x5555561c7b30 <e1304> {c43bj} @dt=0x55555619b070@(G/w3) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5555561c7c00 <e1293> {c43bf} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0x5555561c7d20 <e1048> {c43bm} @dt=0x5555561b2350@(G/sw2)  2'h1
    1:2:2:2:2:1:2:3: CONST 0x5555561c7e60 <e1303> {c43bk} @dt=0x5555561b9e40@(G/w32)  32'h3
    1:2:2:2:2:2: VARREF 0x5555561c7fa0 <e1308> {c43an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x5555561c80c0 <e474> {c45ap}
    1:2:2:2:1: CONST 0x5555561c8180 <e1310> {c45aj} @dt=0x55555619b070@(G/w3)  3'h7
    1:2:2:2:2: ASSIGNDLY 0x5555561c82c0 <e1472> {c48as} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1: CONCAT 0x5555561c8380 <e1445> {c48bf} @dt=0x5555561a2bf0@(G/w4)
    1:2:2:2:2:1:1: SEL 0x5555561c8440 <e1322> {c48ba} @dt=0x55555619b070@(G/w3) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0x5555561c8510 <e1311> {c48aw} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0x5555561c8630 <e1101> {c48bd} @dt=0x5555561b2350@(G/sw2)  2'h0
    1:2:2:2:2:1:1:3: CONST 0x5555561c8770 <e1321> {c48bb} @dt=0x5555561b9e40@(G/w32)  32'h3
    1:2:2:2:2:1:2: SEL 0x5555561c88b0 <e1334> {c48bl} @dt=0x5555561b1ea0@(G/w1) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5555561c8980 <e1323> {c48bh} @dt=0x5555561a2bf0@(G/w4)  outp [RV] <- VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0x5555561c8aa0 <e1139> {c48bm} @dt=0x5555561b2350@(G/sw2)  2'h3
    1:2:2:2:2:1:2:3: CONST 0x5555561c8be0 <e1333> {c48bl} @dt=0x5555561b9e40@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0x5555561c8d20 <e1338> {c48an} @dt=0x5555561a2bf0@(G/w4)  outp [LV] => VAR 0x5555561bc830 <e1381> {c5aw} @dt=0x5555561a2bf0@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x5555561be7b0 <e1505> {c23bg} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561b1ea0 <e646> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561be7b0 <e1505> {c23bg} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561b2570 <e714> {c23bj} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5555561b2350 <e710> {c23bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55555619b070 <e654> {c3al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5555561a2bf0 <e662> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5555561b9e40 <e1188> {c23bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619a830 <e21> {c3am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619abd0 <e26> {c3ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a4be0 <e108> {c10aj} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a53b0 <e115> {c13av} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a6b20 <e146> {c23aw} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a7910 <e171> {c23av} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a7a40 <e178> {c23av} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x55555619a3a0 <e642> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561b1ea0 <e646> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619b070 <e654> {c3al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a2bf0 <e662> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a3ac0 <e670> {c5am} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561b20c0 <e689> {c23bh} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b2350 <e710> {c23bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561b2570 <e714> {c23bj} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561b31e0 <e791> {c33ba} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b9e40 <e1188> {c23bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561be7b0 <e1505> {c23bg} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa} u1=0x1  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
