// Seed: 667260976
module module_0 (
    output id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  always @(id_3 or 1 or id_5 or 1 or id_2, !id_5 or posedge 1 or 1, posedge id_4) begin
    id_3 = id_1;
  end
  assign id_4 = {id_3{1}};
endmodule
