// Seed: 4043705844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  uwire id_6;
  type_13 id_7 (
      .id_0(id_6[{1, 1}]),
      .id_1(id_4 - 1'b0)
  );
  logic id_8 = 1;
  logic id_9;
  assign id_3 = 1;
  logic id_10;
  logic id_11;
  always @(posedge id_4 or 1) id_8 = 1;
  assign id_11 = id_2;
endmodule
