;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <0, 90
	SUB #0, 20
	JMP @0, -204
	SPL 1, 720
	SPL 1, 720
	CMP -205, <-120
	CMP -207, <-120
	SUB 0, 0
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	SUB @0, @2
	SUB 12, @10
	ADD 100, 9
	SPL 0, -202
	CMP 0, 0
	CMP 0, 0
	ADD 100, 409
	SPL 60, -202
	SPL 60, -202
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	ADD 100, 9
	DJN -1, @-20
	SPL 100, 409
	SUB 0, 0
	SUB 600, 0
	CMP @-127, 100
	CMP @-127, 100
	ADD 210, 60
	SPL 0, -202
	SUB @0, @2
	MOV -1, <-20
	SPL 0, -202
	CMP @-127, 100
	ADD 100, 409
	SPL 0, -202
	JMP @12, #200
	SUB -207, <-120
	SPL 0, -202
	SLT #4, -204
	SLT #4, -204
	MOV -1, <-20
	CMP -207, <-120
