`timescale 1ns/1ps
module tb_ttl_74x62;
    logic a1,b1,c1,a2,b2,c2,a3,b3,a4,b4,x,x_n,exp;
    ttl_74x62 dut(.a1(a1),.b1(b1),.c1(c1),.a2(a2),.b2(b2),.c2(c2),.a3(a3),.b3(b3),.a4(a4),.b4(b4),.x(x),.x_n(x_n));
    int errors;
    initial begin
        errors = 0;
        for (int i = 0; i < 1024; i++) begin
            {b4,a4,b3,a3,c2,b2,a2,c1,b1,a1} = i[9:0]; #1;
            exp = (a1&b1&c1) | (a2&b2&c2) | (a3&b3) | (a4&b4);
            if (x !== exp || x_n !== ~exp) errors++;
        end
        if (errors != 0) $fatal(1, "tb_ttl_74x62: %0d mismatches", errors);
        $display("PASS: tb_ttl_74x62 (1024 vectors)");
        $finish;
    end
endmodule
