INFO: [VRFC 10-2263] Analyzing Verilog file "V:/Programacion/RepositoriosGit/Modelado2024/ProyectosVivado/Apartado1/Apartado1.sim/sim_1/impl/timing/xsim/display_controller_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module test_display_controller
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "V:/Programacion/RepositoriosGit/Modelado2024/PracticaLibre/Apartado1/display_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_controller
