Fitter report for traf_walk_vis_r
Fri Jul 16 16:30:46 2004
Version 4.0 Build 190 1/28/2004 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Equations
  6. Floorplan View
  7. Pin-Out File
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. All Package Pins
 12. I/O Standard
 13. Dedicated Inputs I/O
 14. Output Pin Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Control Signals
 17. Global & Other Fast Signals
 18. Non-Global High Fan-Out Signals
 19. Interconnect Usage Summary
 20. LAB External Interconnect
 21. LAB Macrocells
 22. Logic Cell Interconnection
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+---------------------------------------------------------------+
; Fitter Summary                                                ;
+-----------------------+---------------------------------------+
; Fitter Status         ; Successful - Fri Jul 16 16:30:46 2004 ;
; Revision Name         ; traf_walk_vis_r                       ;
; Top-level Entity Name ; traf_walk_vis_r                       ;
; Family                ; MAX7000S                              ;
; Device                ; EPM7128SLC84-7                        ;
; Total macrocells      ; 47 / 128 ( 36 % )                     ;
; Total pins            ; 24 / 68 ( 35 % )                      ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Settings                                                                      ;
+---------------------------------------------------------------------------------------
; Option                                     ; Setting            ; Default Value      ;
+--------------------------------------------+--------------------+--------------------+
; Device                                     ; EPM7128SLC84-7     ;                    ;
; Slow Slew Rate                             ; Off                ; Off                ;
; Fitter Initial Placement Seed              ; 1                  ; 1                  ;
; FIT_ONLY_ONE_ATTEMPT                       ; Off                ; Off                ;
; Optimize IOC Register Placement for Timing ; On                 ; On                 ;
; Optimize Timing                            ; Normal Compilation ; Normal Compilation ;
+--------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+--------------------------------------------------------------------------
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Auto-restart configuration after error       ; Off                      ;
; Release clears before tri-states             ; Off                      ;
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Reserve all unused pins                      ; As output driving ground ;
; Security bit                                 ; Off                      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-------------------+
; Fitter Equations  ;
+-------------------+
The equations can be found in C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.fit.eqn.


+-----------------+
; Floorplan View  ;
+-----------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.


+---------------+
; Pin-Out File  ;
+---------------+
The pin-out file can be found in C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.pin.


+--------------------------------------------------+
; Fitter Resource Usage Summary                    ;
+---------------------------------------------------
; Resource                     ; Usage             ;
+------------------------------+-------------------+
; Logic cells                  ; 47 / 128 ( 36 % ) ;
; Registers                    ; 39 / 128 ( 30 % ) ;
; Number of pterms used        ; 82                ;
; User inserted logic cells    ; 0                 ;
; I/O pins                     ; 24 / 68 ( 35 % )  ;
;     -- Clock pins            ; 0 / 2 ( 0 % )     ;
;     -- Dedicated input pins  ; 0 / 2 ( 0 % )     ;
; Global signals               ; 1                 ;
; Shareable expanders          ; 0 / 128 ( 0 % )   ;
; Parallel expanders           ; 0 / 120 ( 0 % )   ;
; Cells using turbo bit        ; 47 / 128 ( 36 % ) ;
; Maximum fan-out node         ; clk               ;
; Maximum fan-out              ; 22                ;
; Total fan-out                ; 356               ;
; Average fan-out              ; 5.01              ;
+------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------
; Name       ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; clk        ; 83    ; --       ; --  ; 22                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; ew_walk_sw ; 1     ; --       ; --  ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ns_walk_sw ; 11    ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; reset      ; 41    ; --       ; 4   ; 15                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
+------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------
; Name       ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; Turbo Bit ; I/O Standard ; Location assigned by ;
+------------+-------+----------+-----+-----------------+----------------+------------+-----------+--------------+----------------------+
; ew_walk_lt ; 5     ; --       ; 1   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; ewg        ; 4     ; --       ; 1   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; ewr        ; 80    ; --       ; 8   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; ewy        ; 81    ; --       ; 8   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; ns_walk_lt ; 48    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; nsg        ; 46    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; nsr        ; 44    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; nsy        ; 45    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; tick       ; 10    ; --       ; 1   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; unused[1]  ; 49    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; unused[2]  ; 50    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; unused[3]  ; 51    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; unused[4]  ; 52    ; --       ; 5   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; unused[5]  ; 6     ; --       ; 1   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; unused[6]  ; 8     ; --       ; 1   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
; unused[7]  ; 9     ; --       ; 1   ; no              ; no             ; no         ; yes       ; TTL          ; User                 ;
+------------+-------+----------+-----+-----------------+----------------+------------+-----------+--------------+----------------------+


+----------------------------------------------------------------------------+
; All Package Pins                                                           ;
+-----------------------------------------------------------------------------
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; I/O Standard ; Voltage ;
+----------+------------+----------+----------------+--------------+---------+
; 1        ; 0          ; --       ; ew_walk_sw     ; TTL          ;         ;
; 2        ; 1          ; --       ; GND+           ;              ;         ;
; 3        ; 2          ; --       ; VCCINT         ;              ; 5.0V    ;
; 4        ; 3          ; --       ; ewg            ; TTL          ;         ;
; 5        ; 4          ; --       ; ew_walk_lt     ; TTL          ;         ;
; 6        ; 5          ; --       ; unused[5]      ; TTL          ;         ;
; 7        ; 6          ; --       ; GND            ;              ;         ;
; 8        ; 7          ; --       ; unused[6]      ; TTL          ;         ;
; 9        ; 8          ; --       ; unused[7]      ; TTL          ;         ;
; 10       ; 9          ; --       ; tick           ; TTL          ;         ;
; 11       ; 10         ; --       ; ns_walk_sw     ; TTL          ;         ;
; 12       ; 11         ; --       ; GND*           ;              ;         ;
; 13       ; 12         ; --       ; VCCIO          ;              ; 5.0V    ;
; 14       ; 13         ; --       ; +TDI           ; TTL          ;         ;
; 15       ; 14         ; --       ; GND*           ;              ;         ;
; 16       ; 15         ; --       ; GND*           ;              ;         ;
; 17       ; 16         ; --       ; GND*           ;              ;         ;
; 18       ; 17         ; --       ; GND*           ;              ;         ;
; 19       ; 18         ; --       ; GND            ;              ;         ;
; 20       ; 19         ; --       ; GND*           ;              ;         ;
; 21       ; 20         ; --       ; GND*           ;              ;         ;
; 22       ; 21         ; --       ; GND*           ;              ;         ;
; 23       ; 22         ; --       ; +TMS           ; TTL          ;         ;
; 24       ; 23         ; --       ; GND*           ;              ;         ;
; 25       ; 24         ; --       ; GND*           ;              ;         ;
; 26       ; 25         ; --       ; VCCIO          ;              ; 5.0V    ;
; 27       ; 26         ; --       ; GND*           ;              ;         ;
; 28       ; 27         ; --       ; GND*           ;              ;         ;
; 29       ; 28         ; --       ; GND*           ;              ;         ;
; 30       ; 29         ; --       ; GND*           ;              ;         ;
; 31       ; 30         ; --       ; GND*           ;              ;         ;
; 32       ; 31         ; --       ; GND            ;              ;         ;
; 33       ; 32         ; --       ; GND*           ;              ;         ;
; 34       ; 33         ; --       ; GND*           ;              ;         ;
; 35       ; 34         ; --       ; GND*           ;              ;         ;
; 36       ; 35         ; --       ; GND*           ;              ;         ;
; 37       ; 36         ; --       ; GND*           ;              ;         ;
; 38       ; 37         ; --       ; VCCIO          ;              ; 5.0V    ;
; 39       ; 38         ; --       ; GND*           ;              ;         ;
; 40       ; 39         ; --       ; GND*           ;              ;         ;
; 41       ; 40         ; --       ; reset          ; TTL          ;         ;
; 42       ; 41         ; --       ; GND            ;              ;         ;
; 43       ; 42         ; --       ; VCCINT         ;              ; 5.0V    ;
; 44       ; 43         ; --       ; nsr            ; TTL          ;         ;
; 45       ; 44         ; --       ; nsy            ; TTL          ;         ;
; 46       ; 45         ; --       ; nsg            ; TTL          ;         ;
; 47       ; 46         ; --       ; GND            ;              ;         ;
; 48       ; 47         ; --       ; ns_walk_lt     ; TTL          ;         ;
; 49       ; 48         ; --       ; unused[1]      ; TTL          ;         ;
; 50       ; 49         ; --       ; unused[2]      ; TTL          ;         ;
; 51       ; 50         ; --       ; unused[3]      ; TTL          ;         ;
; 52       ; 51         ; --       ; unused[4]      ; TTL          ;         ;
; 53       ; 52         ; --       ; VCCIO          ;              ; 5.0V    ;
; 54       ; 53         ; --       ; GND*           ;              ;         ;
; 55       ; 54         ; --       ; GND*           ;              ;         ;
; 56       ; 55         ; --       ; GND*           ;              ;         ;
; 57       ; 56         ; --       ; GND*           ;              ;         ;
; 58       ; 57         ; --       ; GND*           ;              ;         ;
; 59       ; 58         ; --       ; GND            ;              ;         ;
; 60       ; 59         ; --       ; GND*           ;              ;         ;
; 61       ; 60         ; --       ; GND*           ;              ;         ;
; 62       ; 61         ; --       ; +TCK           ; TTL          ;         ;
; 63       ; 62         ; --       ; GND*           ;              ;         ;
; 64       ; 63         ; --       ; GND*           ;              ;         ;
; 65       ; 64         ; --       ; GND*           ;              ;         ;
; 66       ; 65         ; --       ; VCCIO          ;              ; 5.0V    ;
; 67       ; 66         ; --       ; GND*           ;              ;         ;
; 68       ; 67         ; --       ; GND*           ;              ;         ;
; 69       ; 68         ; --       ; GND*           ;              ;         ;
; 70       ; 69         ; --       ; GND*           ;              ;         ;
; 71       ; 70         ; --       ; *TDO           ; TTL          ;         ;
; 72       ; 71         ; --       ; GND            ;              ;         ;
; 73       ; 72         ; --       ; GND*           ;              ;         ;
; 74       ; 73         ; --       ; GND*           ;              ;         ;
; 75       ; 74         ; --       ; GND*           ;              ;         ;
; 76       ; 75         ; --       ; GND*           ;              ;         ;
; 77       ; 76         ; --       ; GND*           ;              ;         ;
; 78       ; 77         ; --       ; VCCIO          ;              ; 5.0V    ;
; 79       ; 78         ; --       ; GND*           ;              ;         ;
; 80       ; 79         ; --       ; ewr            ; TTL          ;         ;
; 81       ; 80         ; --       ; ewy            ; TTL          ;         ;
; 82       ; 81         ; --       ; GND            ;              ;         ;
; 83       ; 82         ; --       ; clk            ; TTL          ;         ;
; 84       ; 83         ; --       ; GND+           ;              ;         ;
+----------+------------+----------+----------------+--------------+---------+


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+---------------------------------------------------------------------------------------------------
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------------+
; Dedicated Inputs I/O                                                     ;
+---------------------------------------------------------------------------
; Name       ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------------+-------+-------+-------+--------------+------------+---------+
; clk        ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; ew_walk_sw ; 1     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+------------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Load For Reported TCO              ;
+------------------------------------------------
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; LVTTL        ; 10 pF ; Not Available          ;
; LVCMOS       ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------
; Compilation Hierarchy Node             ; Macrocells ; Pins ; Full Hierarchy Name                                                     ;
+----------------------------------------+------------+------+-------------------------------------------------------------------------+
; |traf_walk_vis_r                       ; 47         ; 24   ; |traf_walk_vis_r                                                        ;
;    |clkdiv:clock_divider|              ; 22         ; 0    ; |traf_walk_vis_r|clkdiv:clock_divider                                   ;
;       |lpm_counter:count_rtl_0|        ; 22         ; 0    ; |traf_walk_vis_r|clkdiv:clock_divider|lpm_counter:count_rtl_0           ;
;    |traffic_walk_r:traffic_controller| ; 16         ; 0    ; |traf_walk_vis_r|traffic_walk_r:traffic_controller                      ;
;       |ct_mod5:output_timer|           ; 3          ; 0    ; |traf_walk_vis_r|traffic_walk_r:traffic_controller|ct_mod5:output_timer ;
+----------------------------------------+------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Control Signals                                                                      ;
+---------------------------------------------------------------------------------------
; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+------+----------+---------+-------+--------+----------------------+------------------+
; clk  ; Pin_83   ; 22      ; Clock ; yes    ; On                   ; --               ;
+------+----------+---------+-------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+----------------------------------------------------------------------
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; Pin_83   ; 22      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+---------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                           ;
+----------------------------------------------------------------------------
; Name                                                            ; Fan-Out ;
+-----------------------------------------------------------------+---------+
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]            ; 21      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]            ; 20      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]            ; 19      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]            ; 18      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]            ; 17      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]           ; 16      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]            ; 16      ;
; reset                                                           ; 15      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]            ; 15      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]            ; 14      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]            ; 13      ;
; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2] ; 12      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]            ; 12      ;
; traffic_walk_r:traffic_controller|sequence~21                   ; 11      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10]           ; 11      ;
; traffic_walk_r:traffic_controller|sequence~20                   ; 10      ;
; traffic_walk_r:traffic_controller|sequence~22                   ; 10      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11]           ; 10      ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12]           ; 9       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13]           ; 8       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14]           ; 7       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15]           ; 6       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16]           ; 5       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17]           ; 4       ;
; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0] ; 3       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18]           ; 3       ;
; traffic_walk_r:traffic_controller|outputs[1]                    ; 2       ;
; ew_latch                                                        ; 2       ;
; ns_latch                                                        ; 2       ;
; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[1] ; 2       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19]           ; 2       ;
; ew_walk_sw                                                      ; 1       ;
; ns_walk_sw                                                      ; 1       ;
; ~GND~6                                                          ; 1       ;
; ~GND~5                                                          ; 1       ;
; ~GND~4                                                          ; 1       ;
; ~GND~3                                                          ; 1       ;
; ~GND~2                                                          ; 1       ;
; ~GND~1                                                          ; 1       ;
; ~GND~0                                                          ; 1       ;
; traffic_walk_r:traffic_controller|outputs[1]~1                  ; 1       ;
; traffic_walk_r:traffic_controller|outputs[3]                    ; 1       ;
; traffic_walk_r:traffic_controller|outputs[7]                    ; 1       ;
; traffic_walk_r:traffic_controller|outputs[9]                    ; 1       ;
; traffic_walk_r:traffic_controller|outputs[6]                    ; 1       ;
; traffic_walk_r:traffic_controller|outputs[5]                    ; 1       ;
; traffic_walk_r:traffic_controller|outputs[10]                   ; 1       ;
; traffic_walk_r:traffic_controller|outputs[8]                    ; 1       ;
; traffic_walk_r:traffic_controller|outputs[2]                    ; 1       ;
; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20]           ; 1       ;
+-----------------------------------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+-------------------------------------------------
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 59 / 288 ( 20 % ) ;
; PIAs                       ; 63 / 288 ( 21 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------------+
; LAB External Interconnect                                                  ;
+----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 7.88) ; Number of LABs  (Total = 4) ;
+----------------------------------------------+-----------------------------+
; 0 - 2                                        ; 4                           ;
; 3 - 5                                        ; 0                           ;
; 6 - 8                                        ; 1                           ;
; 9 - 11                                       ; 0                           ;
; 12 - 14                                      ; 1                           ;
; 15 - 17                                      ; 1                           ;
; 18 - 20                                      ; 0                           ;
; 21 - 23                                      ; 0                           ;
; 24 - 26                                      ; 0                           ;
; 27 - 29                                      ; 1                           ;
+----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 5.88) ; Number of LABs  (Total = 4) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 4                           ;
; 1                                      ; 0                           ;
; 2                                      ; 1                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 1                           ;
; 14                                     ; 0                           ;
; 15                                     ; 0                           ;
; 16                                     ; 2                           ;
+----------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC1        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                        ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC3        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                               ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  A  ; LC4        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                      ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC9        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                             ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC10       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                    ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC12       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC15       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC2        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC5        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC7        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC6        ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0] ; tick, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0], traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[1], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|outputs[2], traffic_walk_r:traffic_controller|outputs[8], traffic_walk_r:traffic_controller|outputs[10], traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|outputs[5], traffic_walk_r:traffic_controller|outputs[6], traffic_walk_r:traffic_controller|outputs[9], traffic_walk_r:traffic_controller|outputs[1], traffic_walk_r:traffic_controller|outputs[7], traffic_walk_r:traffic_controller|outputs[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC16       ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|sequence~22, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ewg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC14       ; traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|sequence~20, ew_latch, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; ew_walk_lt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC13       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; unused[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC11       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; unused[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC8        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; unused[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC31       ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[1], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[1], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC30       ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC17       ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[1], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[0], traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|outputs[2], traffic_walk_r:traffic_controller|outputs[8], traffic_walk_r:traffic_controller|outputs[10], traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|outputs[5], traffic_walk_r:traffic_controller|outputs[6], traffic_walk_r:traffic_controller|outputs[9], traffic_walk_r:traffic_controller|outputs[7], traffic_walk_r:traffic_controller|outputs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC29       ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|sequence~22, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ns_latch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC28       ; traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ew_latch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC27       ; clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21] ;
;  B  ; LC26       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                       ;
;  B  ; LC25       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                             ;
;  B  ; LC24       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                   ;
;  B  ; LC23       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                         ;
;  B  ; LC22       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                               ;
;  B  ; LC32       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC18       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  B  ; LC19       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC20       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC21       ; clk, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[20], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC70       ; traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], ns_latch, traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|sequence~21, ew_latch, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|outputs[8], traffic_walk_r:traffic_controller|outputs[10], traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|outputs[6], traffic_walk_r:traffic_controller|outputs[9], traffic_walk_r:traffic_controller|outputs[1], traffic_walk_r:traffic_controller|outputs[7], traffic_walk_r:traffic_controller|outputs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  E  ; LC68       ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|sequence~22, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|outputs[2], traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|outputs[5], traffic_walk_r:traffic_controller|outputs[6], traffic_walk_r:traffic_controller|outputs[9], traffic_walk_r:traffic_controller|outputs[1], traffic_walk_r:traffic_controller|outputs[7], traffic_walk_r:traffic_controller|outputs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  E  ; LC71       ; traffic_walk_r:traffic_controller|outputs[10], ew_walk_sw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|outputs[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC74       ; traffic_walk_r:traffic_controller|outputs[8], ns_walk_sw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|outputs[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC65       ; traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|sequence~22, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; nsr, traffic_walk_r:traffic_controller|outputs[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC72       ; traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|sequence~20, ns_latch, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; ns_walk_lt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  E  ; LC69       ; traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nsg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC73       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; unused[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC75       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; unused[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC77       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; unused[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC80       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; unused[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC76       ; traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|sequence~22, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|outputs[2], traffic_walk_r:traffic_controller|outputs[8], traffic_walk_r:traffic_controller|outputs[10], traffic_walk_r:traffic_controller|sequence~22, traffic_walk_r:traffic_controller|outputs[5], traffic_walk_r:traffic_controller|outputs[6], traffic_walk_r:traffic_controller|outputs[9], traffic_walk_r:traffic_controller|outputs[1], traffic_walk_r:traffic_controller|outputs[7], traffic_walk_r:traffic_controller|outputs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC67       ; traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|sequence~21, clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; nsy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  H  ; LC128      ; traffic_walk_r:traffic_controller|sequence~20, traffic_walk_r:traffic_controller|sequence~21, traffic_walk_r:traffic_controller|ct_mod5:output_timer|count[2], clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ewy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  H  ; LC126      ; traffic_walk_r:traffic_controller|outputs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ewr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------+
; Fitter Messages  ;
+------------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 4.0 Build 190 1/28/2004 SJ Full Version
    Info: Processing started: Fri Jul 16 16:30:45 2004
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off traf_walk_vis_r -c traf_walk_vis_r
Info: Selected device EPM7128SLC84-7 for design traf_walk_vis_r
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Processing ended: Fri Jul 16 16:30:46 2004
    Info: Elapsed time: 00:00:01


