/* Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C20F484) Path("C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/") File("Up-Down-Counter.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
