Analysis & Synthesis report for MIPS
Sun Jul  6 08:44:34 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|altsyncram_rf13:altsyncram1
 16. Source assignments for dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|altsyncram_co23:altsyncram1
 17. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS
 18. Parameter Settings for User Entity Instance: PLL:\G0:MCLK|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: Ifetch:IFE
 20. Parameter Settings for User Entity Instance: Ifetch:IFE|altsyncram:inst_memory
 21. Parameter Settings for User Entity Instance: Idecode:ID
 22. Parameter Settings for User Entity Instance: Execute:EXE
 23. Parameter Settings for User Entity Instance: Execute:EXE|Shifter:Shftr
 24. Parameter Settings for User Entity Instance: dmemory:\G1:MEM
 25. Parameter Settings for User Entity Instance: dmemory:\G1:MEM|altsyncram:data_memory
 26. Parameter Settings for Inferred Entity Instance: Execute:EXE|lpm_mult:Mult0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "Execute:EXE|Shifter:Shftr"
 31. Port Connectivity Checks: "PLL:\G0:MCLK"
 32. In-System Memory Content Editor Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul  6 08:44:34 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; MIPS                                        ;
; Top-level Entity Name              ; MIPS                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,513                                       ;
;     Total combinational functions  ; 2,515                                       ;
;     Dedicated logic registers      ; 1,281                                       ;
; Total registers                    ; 1281                                        ;
; Total pins                         ; 209                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS               ; MIPS               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; DUT/Shifter.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/Shifter.vhd                                                    ;             ;
; DUT/PLL.vhd                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/PLL.vhd                                                        ;             ;
; DUT/MIPS.vhd                                                                       ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd                                                       ;             ;
; DUT/IFETCH.VHD                                                                     ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IFETCH.VHD                                                     ;             ;
; DUT/IDECODE.VHD                                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IDECODE.VHD                                                    ;             ;
; DUT/EXECUTE.VHD                                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/EXECUTE.VHD                                                    ;             ;
; DUT/DMEMORY.VHD                                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/DMEMORY.VHD                                                    ;             ;
; DUT/CONTROL.VHD                                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/CONTROL.VHD                                                    ;             ;
; DUT/const_package.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/const_package.vhd                                              ;             ;
; DUT/cond_comilation_package.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/cond_comilation_package.vhd                                    ;             ;
; DUT/aux_package.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/aux_package.vhd                                                ;             ;
; altpll.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                               ;             ;
; aglobal211.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                           ;             ;
; stratix_pll.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;             ;
; stratixii_pll.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;             ;
; cycloneii_pll.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;             ;
; altsyncram.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_i834.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_i834.tdf                                             ;             ;
; db/altsyncram_rf13.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_rf13.tdf                                             ;             ;
; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/ITCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/ITCM.hex                                              ;             ;
; sld_mod_ram_rom.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_rom_sr.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; db/altsyncram_mb54.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_mb54.tdf                                             ;             ;
; db/altsyncram_co23.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_co23.tdf                                             ;             ;
; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/DTCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/DTCM.hex                                              ;             ;
; sld_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld6ebe421e/alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                 ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; lpm_mult.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;             ;
; lpm_add_sub.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; multcore.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                                             ;             ;
; bypassff.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mult_36t.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/mult_36t.tdf                                                    ;             ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 3,513                                      ;
;                                             ;                                            ;
; Total combinational functions               ; 2515                                       ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 1893                                       ;
;     -- 3 input functions                    ; 450                                        ;
;     -- <=2 input functions                  ; 172                                        ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 2401                                       ;
;     -- arithmetic mode                      ; 114                                        ;
;                                             ;                                            ;
; Total registers                             ; 1281                                       ;
;     -- Dedicated logic registers            ; 1281                                       ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 209                                        ;
; Total memory bits                           ; 16384                                      ;
;                                             ;                                            ;
; Embedded Multiplier 9-bit elements          ; 2                                          ;
;                                             ;                                            ;
; Total PLLs                                  ; 1                                          ;
;     -- PLLs                                 ; 1                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; PLL:\G0:MCLK|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1106                                       ;
; Total fan-out                               ; 16024                                      ;
; Average fan-out                             ; 3.74                                       ;
+---------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MIPS                                                                                                                                   ; 2515 (58)           ; 1281 (16)                 ; 16384       ; 2            ; 0       ; 1         ; 209  ; 0            ; |MIPS                                                                                                                                                                                                                                                                                                                                            ; MIPS                              ; work         ;
;    |Execute:EXE|                                                                                                                        ; 602 (420)           ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MIPS|Execute:EXE                                                                                                                                                                                                                                                                                                                                ; Execute                           ; work         ;
;       |Shifter:Shftr|                                                                                                                   ; 182 (182)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|Shifter:Shftr                                                                                                                                                                                                                                                                                                                  ; Shifter                           ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MIPS|Execute:EXE|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |mult_36t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MIPS|Execute:EXE|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                                                                                                                                                         ; mult_36t                          ; work         ;
;    |Idecode:ID|                                                                                                                         ; 1410 (1410)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Idecode:ID                                                                                                                                                                                                                                                                                                                                 ; Idecode                           ; work         ;
;    |Ifetch:IFE|                                                                                                                         ; 151 (57)            ; 97 (33)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE                                                                                                                                                                                                                                                                                                                                 ; Ifetch                            ; work         ;
;       |altsyncram:inst_memory|                                                                                                          ; 94 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory                                                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;          |altsyncram_i834:auto_generated|                                                                                               ; 94 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated                                                                                                                                                                                                                                                                           ; altsyncram_i834                   ; work         ;
;             |altsyncram_rf13:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|altsyncram_rf13:altsyncram1                                                                                                                                                                                                                                               ; altsyncram_rf13                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 94 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |PLL:\G0:MCLK|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|PLL:\G0:MCLK                                                                                                                                                                                                                                                                                                                               ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|PLL:\G0:MCLK|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;    |control:CTL|                                                                                                                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|control:CTL                                                                                                                                                                                                                                                                                                                                ; control                           ; work         ;
;    |dmemory:\G1:MEM|                                                                                                                    ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM                                                                                                                                                                                                                                                                                                                            ; dmemory                           ; work         ;
;       |altsyncram:data_memory|                                                                                                          ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_mb54:auto_generated|                                                                                               ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_mb54                   ; work         ;
;             |altsyncram_co23:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|altsyncram_co23:altsyncram1                                                                                                                                                                                                                                          ; altsyncram_co23                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 93 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 171 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 170 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 170 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 170 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 169 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 169 (132)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------------------------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                                ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------------------------+
; Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|altsyncram_rf13:altsyncram1|ALTSYNCRAM      ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\SingleCycleMIPS\Memory files\ITCM.hex ;
; dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|altsyncram_co23:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\SingleCycleMIPS\Memory files\DTCM.hex ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; Ifetch:IFE|pc_prev_q[0,1]              ; Stuck at GND due to stuck port data_in      ;
; Idecode:ID|RF_q[0][0]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][31]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][16]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][15]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][17]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][14]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][18]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][13]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][19]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][12]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][20]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][11]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][21]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][10]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][22]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][9]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][23]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][8]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][24]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][7]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][25]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][6]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][26]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][5]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][27]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][4]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][28]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][3]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][29]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][2]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][30]                 ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][1]                  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 34 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1281  ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 1145  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1202  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Shifter:Shftr|mat[5][19]                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |MIPS|Execute:EXE|Mux21                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MIPS|write_data_o                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS|write_data_o                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|write_reg_addr_w[0]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Shifter:Shftr|mat[5][24]                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|write_reg_data_w[31]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|write_reg_data_w[9]                                                                                                                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; No         ; |MIPS|Execute:EXE|alu_res_o[14]                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|alu_res_o[16]                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MIPS|Ifetch:IFE|itcm_addr_w[1]                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Shifter:Shftr|mat[5][29]                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|Mux58                                                                                                                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|Mux24                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|control:CTL|ALUOp_ctrl_o[2]                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|altsyncram_rf13:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|altsyncram_co23:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS ;
+------------------+-------+-------------------------------------------+
; Parameter Name   ; Value ; Type                                      ;
+------------------+-------+-------------------------------------------+
; WORD_GRANULARITY ; true  ; Enumerated                                ;
; MODELSIM         ; 0     ; Signed Integer                            ;
; DATA_BUS_WIDTH   ; 32    ; Signed Integer                            ;
; ITCM_ADDR_WIDTH  ; 8     ; Signed Integer                            ;
; DTCM_ADDR_WIDTH  ; 8     ; Signed Integer                            ;
; PC_WIDTH         ; 10    ; Signed Integer                            ;
; FUNCT_WIDTH      ; 6     ; Signed Integer                            ;
; DATA_WORDS_NUM   ; 256   ; Signed Integer                            ;
; CLK_CNT_WIDTH    ; 16    ; Signed Integer                            ;
; INST_CNT_WIDTH   ; 16    ; Signed Integer                            ;
+------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:\G0:MCLK|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ifetch:IFE ;
+------------------+-------+------------------------------+
; Parameter Name   ; Value ; Type                         ;
+------------------+-------+------------------------------+
; word_granularity ; true  ; Enumerated                   ;
; data_bus_width   ; 32    ; Signed Integer               ;
; pc_width         ; 10    ; Signed Integer               ;
; next_pc_width    ; 8     ; Signed Integer               ;
; itcm_addr_width  ; 8     ; Signed Integer               ;
; words_num        ; 256   ; Signed Integer               ;
; inst_cnt_width   ; 16    ; Signed Integer               ;
+------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ifetch:IFE|altsyncram:inst_memory                                                           ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                              ; Type           ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                                                 ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                  ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                                                  ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                  ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                  ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                  ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; INIT_FILE                          ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\SingleCycleMIPS\Memory files\ITCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                  ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                  ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_i834                                                                    ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Idecode:ID ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_bus_width ; 32    ; Signed Integer                 ;
; pc_width       ; 10    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:EXE ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_bus_width ; 32    ; Signed Integer                  ;
; funct_width    ; 6     ; Signed Integer                  ;
; pc_width       ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:EXE|Shifter:Shftr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
; k              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmemory:\G1:MEM ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; data_bus_width  ; 32    ; Signed Integer                     ;
; dtcm_addr_width ; 8     ; Signed Integer                     ;
; words_num       ; 256   ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmemory:\G1:MEM|altsyncram:data_memory                                                      ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                              ; Type           ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                  ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                                                 ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                  ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                                                  ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                  ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                  ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                  ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; INIT_FILE                          ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\SingleCycleMIPS\Memory files\DTCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                  ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                  ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mb54                                                                    ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:EXE|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:\G0:MCLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 2                                      ;
; Entity Instance                           ; Ifetch:IFE|altsyncram:inst_memory      ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 0                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
; Entity Instance                           ; dmemory:\G1:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 0                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; Execute:EXE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:EXE|Shifter:Shftr"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; x[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:\G0:MCLK"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                    ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 256   ; Read/Write ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated      ;
; 1              ; DTCM        ; 32    ; 256   ; Read/Write ; dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 263                         ;
; cycloneiii_ff         ; 1169                        ;
;     CLR               ; 49                          ;
;     ENA               ; 72                          ;
;     ENA CLR           ; 1021                        ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 2344                        ;
;     arith             ; 106                         ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 41                          ;
;     normal            ; 2238                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 339                         ;
;         4 data inputs ; 1832                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 25.70                       ;
; Average LUT depth     ; 15.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Jul  6 08:44:04 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMIPS -c MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dut/shifter.vhd
    Info (12022): Found design unit 1: Shifter-Shifter File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/Shifter.vhd Line: 14
    Info (12023): Found entity 1: Shifter File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dut/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/PLL.vhd Line: 53
    Info (12023): Found entity 1: PLL File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file dut/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 46
    Info (12023): Found entity 1: MIPS File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file dut/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IFETCH.VHD Line: 42
    Info (12023): Found entity 1: Ifetch File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IFETCH.VHD Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file dut/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IDECODE.VHD Line: 32
    Info (12023): Found entity 1: Idecode File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IDECODE.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file dut/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/EXECUTE.VHD Line: 36
    Info (12023): Found entity 1: Execute File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/EXECUTE.VHD Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file dut/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/DMEMORY.VHD Line: 30
    Info (12023): Found entity 1: dmemory File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/DMEMORY.VHD Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file dut/control.vhd
    Info (12022): Found design unit 1: control-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/CONTROL.VHD Line: 30
    Info (12023): Found entity 1: control File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/CONTROL.VHD Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file dut/const_package.vhd
    Info (12022): Found design unit 1: const_package File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/const_package.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file dut/cond_comilation_package.vhd
    Info (12022): Found design unit 1: cond_comilation_package File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/cond_comilation_package.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file dut/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/aux_package.vhd Line: 10
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:\G0:MCLK" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:\G0:MCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/PLL.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "PLL:\G0:MCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/PLL.vhd Line: 139
Info (12133): Instantiated megafunction "PLL:\G0:MCLK|altpll:altpll_component" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/PLL.vhd Line: 139
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Ifetch" for hierarchy "Ifetch:IFE" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IFETCH.VHD Line: 54
Info (12130): Elaborated megafunction instantiation "Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IFETCH.VHD Line: 54
Info (12133): Instantiated megafunction "Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IFETCH.VHD Line: 54
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\SingleCycleMIPS\Memory files\ITCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i834.tdf
    Info (12023): Found entity 1: altsyncram_i834 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_i834.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i834" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rf13.tdf
    Info (12023): Found entity 1: altsyncram_rf13 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_rf13.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rf13" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|altsyncram_rf13:altsyncram1" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_i834.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "ITCM.hex" was read in the word-addressed format File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/ITCM.hex Line: 1
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (81) in the Memory Initialization File "C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/ITCM.hex" -- setting initial value for remaining addresses to 0 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/IFETCH.VHD Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_i834.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_i834.tdf Line: 36
Info (12133): Instantiated megafunction "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_i834.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_i834:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "Idecode:ID" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 138
Info (12128): Elaborating entity "control" for hierarchy "control:CTL" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 158
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:EXE" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 174
Warning (10036): Verilog HDL or VHDL warning at EXECUTE.VHD(41): object "shifter_cout" assigned a value but never read File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/EXECUTE.VHD Line: 41
Info (12128): Elaborating entity "Shifter" for hierarchy "Execute:EXE|Shifter:Shftr" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/EXECUTE.VHD Line: 66
Info (12128): Elaborating entity "dmemory" for hierarchy "dmemory:\G1:MEM" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 197
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/DMEMORY.VHD Line: 33
Info (12130): Elaborated megafunction instantiation "dmemory:\G1:MEM|altsyncram:data_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/DMEMORY.VHD Line: 33
Info (12133): Instantiated megafunction "dmemory:\G1:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/DMEMORY.VHD Line: 33
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\SingleCycleMIPS\Memory files\DTCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb54.tdf
    Info (12023): Found entity 1: altsyncram_mb54 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_mb54.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mb54" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_co23.tdf
    Info (12023): Found entity 1: altsyncram_co23 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_co23.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_co23" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|altsyncram_co23:altsyncram1" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_mb54.tdf Line: 37
Warning (113007): Byte addressed memory initialization file "DTCM.hex" was read in the word-addressed format File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/DTCM.hex Line: 1
Critical Warning (127004): Memory depth (256) in the design file differs from memory depth (4093) in the Memory Initialization File "C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/Memory files/DTCM.hex" -- truncated remaining initial content value to fit RAM File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/DMEMORY.VHD Line: 33
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_mb54.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_mb54.tdf Line: 38
Info (12133): Instantiated megafunction "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_mb54:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/altsyncram_mb54.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.07.06.08:44:17 Progress: Loading sld6ebe421e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ebe421e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/ip/sld6ebe421e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:EXE|Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12130): Elaborated megafunction instantiation "Execute:EXE|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "Execute:EXE|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/db/mult_36t.tdf Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc_o[0]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 30
    Warning (13410): Pin "pc_o[1]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/SingleCycleMIPS/DUT/MIPS.vhd Line: 30
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3838 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 208 output pins
    Info (21061): Implemented 3557 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Sun Jul  6 08:44:34 2025
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:50


