.. _Control:

Control system modelling in VHDL 2008
#####################################

* From 64-bit floating-point to custom fixed-point.

  * `OSVB: fpconv <https://umarcor.github.io/osvb/notebook/fpconv>`__: data type exploration and visualization in arithmetic algorithms/circuits.

* From a single process to a spatial synthesizable design.

  * Clocking schemes.

* Passing complex generics/parameters through :awesome:`JSON-for-VHDL <json-for-vhdl>`.

* From an isolated core to a software-hardware partitioned design.

  * Introduction to VUnit's AXI `verification components <http://vunit.github.io/verification_components/user_guide.html>`__.

  * Direct cosimulation: VHDL and C/Python.

*TBC*
