

================================================================
== Vitis HLS Report for 'find_region'
================================================================
* Date:           Sun Oct  2 18:57:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.383 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      116|  36.000 ns|  2.088 us|    2|  116|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_37_1  |        0|      114|        55|          4|          4|  0 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 1
  Pipeline-0 : II = 4, D = 55, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 58 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 59 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 60 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%d_read_45 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_66" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 61 'read' 'd_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%d_read_46 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_65" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 62 'read' 'd_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%d_read_47 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_64" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 63 'read' 'd_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%d_read_48 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_63" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 64 'read' 'd_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%d_read_49 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_62" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 65 'read' 'd_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%d_read_50 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_61" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 66 'read' 'd_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%d_read_51 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_60" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 67 'read' 'd_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%d_read_52 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 68 'read' 'd_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 69 'read' 'n_regions_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 70 'read' 'regions_min_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 71 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln58_1 = bitcast i32 %d_read_52" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 72 'bitcast' 'bitcast_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %bitcast_ln58_1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 73 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.44ns)   --->   "%icmp_ln58_3 = icmp_eq  i23 %trunc_ln58, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 74 'icmp' 'icmp_ln58_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln58_3 = bitcast i32 %d_read_51" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 75 'bitcast' 'bitcast_ln58_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %bitcast_ln58_3" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 76 'trunc' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.44ns)   --->   "%icmp_ln58_6 = icmp_eq  i23 %trunc_ln58_1, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 77 'icmp' 'icmp_ln58_6' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln58_5 = bitcast i32 %d_read_50" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 78 'bitcast' 'bitcast_ln58_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %bitcast_ln58_5" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 79 'trunc' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (2.44ns)   --->   "%icmp_ln58_7 = icmp_eq  i23 %trunc_ln58_2, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 80 'icmp' 'icmp_ln58_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln58_7 = bitcast i32 %d_read_49" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 81 'bitcast' 'bitcast_ln58_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = trunc i32 %bitcast_ln58_7" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 82 'trunc' 'trunc_ln58_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.44ns)   --->   "%icmp_ln58_11 = icmp_eq  i23 %trunc_ln58_3, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 83 'icmp' 'icmp_ln58_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln58_9 = bitcast i32 %d_read_48" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 84 'bitcast' 'bitcast_ln58_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln58_4 = trunc i32 %bitcast_ln58_9" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 85 'trunc' 'trunc_ln58_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (2.44ns)   --->   "%icmp_ln58_14 = icmp_eq  i23 %trunc_ln58_4, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 86 'icmp' 'icmp_ln58_14' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln58_11 = bitcast i32 %d_read_47" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 87 'bitcast' 'bitcast_ln58_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln58_5 = trunc i32 %bitcast_ln58_11" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 88 'trunc' 'trunc_ln58_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.44ns)   --->   "%icmp_ln58_15 = icmp_eq  i23 %trunc_ln58_5, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 89 'icmp' 'icmp_ln58_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln58_13 = bitcast i32 %d_read_46" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 90 'bitcast' 'bitcast_ln58_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln58_6 = trunc i32 %bitcast_ln58_13" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 91 'trunc' 'trunc_ln58_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.44ns)   --->   "%icmp_ln58_19 = icmp_eq  i23 %trunc_ln58_6, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 92 'icmp' 'icmp_ln58_19' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln58_15 = bitcast i32 %d_read_45" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 93 'bitcast' 'bitcast_ln58_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln58_7 = trunc i32 %bitcast_ln58_15" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 94 'trunc' 'trunc_ln58_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.44ns)   --->   "%icmp_ln58_22 = icmp_eq  i23 %trunc_ln58_7, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 95 'icmp' 'icmp_ln58_22' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 0, i8 %i" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 96 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 4294967295, i32 %idx" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 97 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 -1, i32 %score" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 98 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body3" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 99 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%i_5 = load i8 %i"   --->   Operation 100 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %i_5, i8 %n_regions_read"   --->   Operation 101 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln37 = add i8 %i_5, i8 1" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 102 'add' 'add_ln37' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln1073, void %for.body3.split_ifconv, void %for.end43.loopexit" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 103 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_5, i32 1, i32 7" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 104 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i7 %lshr_ln" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 105 'zext' 'zext_ln58' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.82ns)   --->   "%add_ln58 = add i9 %tmp_104, i9 %zext_ln58" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 106 'add' 'add_ln58' <Predicate = (!icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln58, i3 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 107 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %tmp_105" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 108 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 109 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln58_3 = or i12 %tmp_105, i12 1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 110 'or' 'or_ln58_3' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i12 %or_ln58_3" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 111 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%regions_min_0_addr_23 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 112 'getelementptr' 'regions_min_0_addr_23' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%regions_min_1_addr18 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 113 'getelementptr' 'regions_min_1_addr18' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 114 'getelementptr' 'regions_min_1_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%regions_max_0_addr35 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_1" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 115 'getelementptr' 'regions_max_0_addr35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 116 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%regions_max_1_addr52 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_1" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 117 'getelementptr' 'regions_max_1_addr52' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 118 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%regions_center_0_addr69 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_1" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 119 'getelementptr' 'regions_center_0_addr69' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 120 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%regions_center_1_addr86 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_1" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 121 'getelementptr' 'regions_center_1_addr86' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 122 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr35" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 123 'load' 'regions_max_0_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 124 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr52" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 124 'load' 'regions_max_1_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 125 [2/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr69" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 125 'load' 'regions_center_0_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 126 [2/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr86" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 126 'load' 'regions_center_1_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 127 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 127 'load' 'regions_min_0_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 128 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr18" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 128 'load' 'regions_min_1_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 129 'partselect' 'tmp_107' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.55ns)   --->   "%icmp_ln58_2 = icmp_ne  i8 %tmp_107, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 130 'icmp' 'icmp_ln58_2' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln58_1 = or i1 %icmp_ln58_3, i1 %icmp_ln58_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 131 'or' 'or_ln58_1' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [2/2] (3.25ns)   --->   "%regions_max_0_load_16 = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 132 'load' 'regions_max_0_load_16' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 133 [2/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 133 'load' 'regions_max_1_load_23' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 134 [2/2] (3.25ns)   --->   "%regions_center_0_load_16 = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 134 'load' 'regions_center_0_load_16' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 135 [2/2] (3.25ns)   --->   "%regions_center_1_load_23 = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 135 'load' 'regions_center_1_load_23' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 136 [2/2] (3.25ns)   --->   "%regions_min_0_load_16 = load i12 %regions_min_0_addr_23" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 136 'load' 'regions_min_0_load_16' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 137 [2/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 137 'load' 'regions_min_1_load_23' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 138 'partselect' 'tmp_112' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln58_10 = icmp_ne  i8 %tmp_112, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 139 'icmp' 'icmp_ln58_10' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.97ns)   --->   "%or_ln58_5 = or i1 %icmp_ln58_6, i1 %icmp_ln58_10" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 140 'or' 'or_ln58_5' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 141 'partselect' 'tmp_117' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.55ns)   --->   "%icmp_ln58_18 = icmp_ne  i8 %tmp_117, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 142 'icmp' 'icmp_ln58_18' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln58_9 = or i1 %icmp_ln58_7, i1 %icmp_ln58_18" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 143 'or' 'or_ln58_9' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 144 'partselect' 'tmp_122' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln58_25 = icmp_ne  i8 %tmp_122, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 145 'icmp' 'icmp_ln58_25' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln58_13 = or i1 %icmp_ln58_11, i1 %icmp_ln58_25" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 146 'or' 'or_ln58_13' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_9, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 147 'partselect' 'tmp_127' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.55ns)   --->   "%icmp_ln58_30 = icmp_ne  i8 %tmp_127, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 148 'icmp' 'icmp_ln58_30' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln58_17 = or i1 %icmp_ln58_14, i1 %icmp_ln58_30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 149 'or' 'or_ln58_17' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_11, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 150 'partselect' 'tmp_132' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.55ns)   --->   "%icmp_ln58_35 = icmp_ne  i8 %tmp_132, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 151 'icmp' 'icmp_ln58_35' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.97ns)   --->   "%or_ln58_21 = or i1 %icmp_ln58_15, i1 %icmp_ln58_35" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 152 'or' 'or_ln58_21' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_13, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 153 'partselect' 'tmp_137' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.55ns)   --->   "%icmp_ln58_40 = icmp_ne  i8 %tmp_137, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 154 'icmp' 'icmp_ln58_40' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.97ns)   --->   "%or_ln58_25 = or i1 %icmp_ln58_19, i1 %icmp_ln58_40" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 155 'or' 'or_ln58_25' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_15, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 156 'partselect' 'tmp_142' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.55ns)   --->   "%icmp_ln58_45 = icmp_ne  i8 %tmp_142, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 157 'icmp' 'icmp_ln58_45' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln58_29 = or i1 %icmp_ln58_22, i1 %icmp_ln58_45" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 158 'or' 'or_ln58_29' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %add_ln37, i8 %i" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 159 'store' 'store_ln37' <Predicate = (!icmp_ln1073)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 10.2>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1073_2 = trunc i8 %i_5"   --->   Operation 160 'trunc' 'trunc_ln1073_2' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln58_7 = or i12 %tmp_105, i12 2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 161 'or' 'or_ln58_7' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i12 %or_ln58_7" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 162 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%regions_min_0_addr_24 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_3" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 163 'getelementptr' 'regions_min_0_addr_24' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln58_11 = or i12 %tmp_105, i12 3" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 164 'or' 'or_ln58_11' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i12 %or_ln58_11" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 165 'zext' 'zext_ln58_4' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%regions_min_0_addr_25 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_4" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 166 'getelementptr' 'regions_min_0_addr_25' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%regions_min_1_addr_31 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_3" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 167 'getelementptr' 'regions_min_1_addr_31' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%regions_min_1_addr_32 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_4" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 168 'getelementptr' 'regions_min_1_addr_32' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%regions_max_0_addr_23 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_3" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 169 'getelementptr' 'regions_max_0_addr_23' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%regions_max_0_addr_24 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_4" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 170 'getelementptr' 'regions_max_0_addr_24' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%regions_max_1_addr_31 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_3" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 171 'getelementptr' 'regions_max_1_addr_31' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%regions_max_1_addr_32 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_4" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 172 'getelementptr' 'regions_max_1_addr_32' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%regions_center_0_addr_23 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_3" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 173 'getelementptr' 'regions_center_0_addr_23' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%regions_center_0_addr_24 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_4" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 174 'getelementptr' 'regions_center_0_addr_24' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%regions_center_1_addr_31 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_3" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 175 'getelementptr' 'regions_center_1_addr_31' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%regions_center_1_addr_32 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_4" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 176 'getelementptr' 'regions_center_1_addr_32' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 177 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr35" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 177 'load' 'regions_max_0_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 178 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr52" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 178 'load' 'regions_max_1_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 179 [1/1] (1.58ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 179 'mux' 'tmp' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr69" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 180 'load' 'regions_center_0_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 181 [1/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr86" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 181 'load' 'regions_center_1_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 182 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load, i32 %regions_center_1_load, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 182 'mux' 'tmp_s' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 183 'load' 'regions_min_0_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 184 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr18" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 184 'load' 'regions_min_1_load' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 185 [1/1] (1.58ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 185 'mux' 'tmp_52' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 186 'bitcast' 'bitcast_ln58' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 187 'partselect' 'tmp_106' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln58_8 = trunc i32 %bitcast_ln58" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 188 'trunc' 'trunc_ln58_8' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (1.55ns)   --->   "%icmp_ln58 = icmp_ne  i8 %tmp_106, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 189 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (2.44ns)   --->   "%icmp_ln58_1 = icmp_eq  i23 %trunc_ln58_8, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 190 'icmp' 'icmp_ln58_1' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [2/2] (5.43ns)   --->   "%tmp_108 = fcmp_ogt  i32 %tmp_52, i32 %d_read_52" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 191 'fcmp' 'tmp_108' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [2/2] (5.43ns)   --->   "%tmp_110 = fcmp_olt  i32 %tmp, i32 %d_read_52" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 192 'fcmp' 'tmp_110' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/2] (3.25ns)   --->   "%regions_max_0_load_16 = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 193 'load' 'regions_max_0_load_16' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 194 [1/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 194 'load' 'regions_max_1_load_23' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 195 [1/1] (1.58ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_16, i32 %regions_max_1_load_23, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 195 'mux' 'tmp_53' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/2] (3.25ns)   --->   "%regions_center_0_load_16 = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 196 'load' 'regions_center_0_load_16' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 197 [1/2] (3.25ns)   --->   "%regions_center_1_load_23 = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 197 'load' 'regions_center_1_load_23' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 198 [1/1] (1.58ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_16, i32 %regions_center_1_load_23, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 198 'mux' 'tmp_54' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/2] (3.25ns)   --->   "%regions_min_0_load_16 = load i12 %regions_min_0_addr_23" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 199 'load' 'regions_min_0_load_16' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 200 [1/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 200 'load' 'regions_min_1_load_23' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 201 [1/1] (1.58ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_16, i32 %regions_min_1_load_23, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 201 'mux' 'tmp_55' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln58_4 = bitcast i32 %tmp_55" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 202 'bitcast' 'bitcast_ln58_4' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 203 'partselect' 'tmp_111' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln58_10 = trunc i32 %bitcast_ln58_4" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 204 'trunc' 'trunc_ln58_10' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln58_8 = icmp_ne  i8 %tmp_111, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 205 'icmp' 'icmp_ln58_8' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (2.44ns)   --->   "%icmp_ln58_9 = icmp_eq  i23 %trunc_ln58_10, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 206 'icmp' 'icmp_ln58_9' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [2/2] (5.43ns)   --->   "%tmp_113 = fcmp_ogt  i32 %tmp_55, i32 %d_read_51" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 207 'fcmp' 'tmp_113' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [2/2] (5.43ns)   --->   "%tmp_115 = fcmp_olt  i32 %tmp_53, i32 %d_read_51" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 208 'fcmp' 'tmp_115' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [2/2] (3.25ns)   --->   "%regions_max_0_load_17 = load i12 %regions_max_0_addr_23" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 209 'load' 'regions_max_0_load_17' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 210 [2/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_31" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 210 'load' 'regions_max_1_load_24' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 211 [2/2] (3.25ns)   --->   "%regions_center_0_load_17 = load i12 %regions_center_0_addr_23" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 211 'load' 'regions_center_0_load_17' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 212 [2/2] (3.25ns)   --->   "%regions_center_1_load_24 = load i12 %regions_center_1_addr_31" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 212 'load' 'regions_center_1_load_24' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 213 [2/2] (3.25ns)   --->   "%regions_min_0_load_17 = load i12 %regions_min_0_addr_24" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 213 'load' 'regions_min_0_load_17' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 214 [2/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_31" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 214 'load' 'regions_min_1_load_24' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 215 [2/2] (3.25ns)   --->   "%regions_max_0_load_18 = load i12 %regions_max_0_addr_24" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 215 'load' 'regions_max_0_load_18' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 216 [2/2] (3.25ns)   --->   "%regions_max_1_load_25 = load i12 %regions_max_1_addr_32" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 216 'load' 'regions_max_1_load_25' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 217 [2/2] (3.25ns)   --->   "%regions_center_0_load_18 = load i12 %regions_center_0_addr_24" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 217 'load' 'regions_center_0_load_18' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 218 [2/2] (3.25ns)   --->   "%regions_center_1_load_25 = load i12 %regions_center_1_addr_32" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 218 'load' 'regions_center_1_load_25' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 219 [2/2] (3.25ns)   --->   "%regions_min_0_load_18 = load i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 219 'load' 'regions_min_0_load_18' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 220 [2/2] (3.25ns)   --->   "%regions_min_1_load_25 = load i12 %regions_min_1_addr_32" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 220 'load' 'regions_min_1_load_25' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 10.5>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln58_15 = or i12 %tmp_105, i12 4" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 221 'or' 'or_ln58_15' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln58_5 = zext i12 %or_ln58_15" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 222 'zext' 'zext_ln58_5' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%regions_min_0_addr_26 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_5" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 223 'getelementptr' 'regions_min_0_addr_26' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%or_ln58_19 = or i12 %tmp_105, i12 5" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 224 'or' 'or_ln58_19' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i12 %or_ln58_19" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 225 'zext' 'zext_ln58_6' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%regions_min_0_addr_27 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_6" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 226 'getelementptr' 'regions_min_0_addr_27' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%regions_min_1_addr_33 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_5" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 227 'getelementptr' 'regions_min_1_addr_33' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%regions_min_1_addr_34 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_6" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 228 'getelementptr' 'regions_min_1_addr_34' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%regions_max_0_addr_25 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_5" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 229 'getelementptr' 'regions_max_0_addr_25' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%regions_max_0_addr_26 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_6" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 230 'getelementptr' 'regions_max_0_addr_26' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%regions_max_1_addr_33 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_5" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 231 'getelementptr' 'regions_max_1_addr_33' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%regions_max_1_addr_34 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_6" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 232 'getelementptr' 'regions_max_1_addr_34' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%regions_center_0_addr_25 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_5" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 233 'getelementptr' 'regions_center_0_addr_25' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%regions_center_0_addr_26 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_6" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 234 'getelementptr' 'regions_center_0_addr_26' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%regions_center_1_addr_33 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_5" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 235 'getelementptr' 'regions_center_1_addr_33' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%regions_center_1_addr_34 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_6" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 236 'getelementptr' 'regions_center_1_addr_34' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 237 [4/4] (10.5ns)   --->   "%hdist = fsub i32 %tmp, i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 237 'fsub' 'hdist' <Predicate = (!icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%or_ln58 = or i1 %icmp_ln58_1, i1 %icmp_ln58" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 238 'or' 'or_ln58' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%and_ln58 = and i1 %or_ln58, i1 %or_ln58_1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 239 'and' 'and_ln58' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/2] (5.43ns)   --->   "%tmp_108 = fcmp_ogt  i32 %tmp_52, i32 %d_read_52" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 240 'fcmp' 'tmp_108' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_1 = and i1 %and_ln58, i1 %tmp_108" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 241 'and' 'and_ln58_1' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln58_2 = bitcast i32 %tmp" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 242 'bitcast' 'bitcast_ln58_2' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 243 'partselect' 'tmp_109' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln58_9 = trunc i32 %bitcast_ln58_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 244 'trunc' 'trunc_ln58_9' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (1.55ns)   --->   "%icmp_ln58_4 = icmp_ne  i8 %tmp_109, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 245 'icmp' 'icmp_ln58_4' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (2.44ns)   --->   "%icmp_ln58_5 = icmp_eq  i23 %trunc_ln58_9, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 246 'icmp' 'icmp_ln58_5' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_3)   --->   "%or_ln58_2 = or i1 %icmp_ln58_5, i1 %icmp_ln58_4" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 247 'or' 'or_ln58_2' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_3)   --->   "%and_ln58_2 = and i1 %or_ln58_2, i1 %or_ln58_1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 248 'and' 'and_ln58_2' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/2] (5.43ns)   --->   "%tmp_110 = fcmp_olt  i32 %tmp, i32 %d_read_52" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 249 'fcmp' 'tmp_110' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_3 = and i1 %and_ln58_2, i1 %tmp_110" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 250 'and' 'and_ln58_3' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [4/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 251 'fsub' 'hdist_1' <Predicate = (!icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_38)   --->   "%or_ln58_4 = or i1 %icmp_ln58_9, i1 %icmp_ln58_8" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 252 'or' 'or_ln58_4' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_38)   --->   "%and_ln58_4 = and i1 %or_ln58_4, i1 %or_ln58_5" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 253 'and' 'and_ln58_4' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/2] (5.43ns)   --->   "%tmp_113 = fcmp_ogt  i32 %tmp_55, i32 %d_read_51" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 254 'fcmp' 'tmp_113' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_38)   --->   "%and_ln58_5 = and i1 %and_ln58_4, i1 %tmp_113" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 255 'and' 'and_ln58_5' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln58_6 = bitcast i32 %tmp_53" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 256 'bitcast' 'bitcast_ln58_6' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 257 'partselect' 'tmp_114' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln58_11 = trunc i32 %bitcast_ln58_6" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 258 'trunc' 'trunc_ln58_11' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (1.55ns)   --->   "%icmp_ln58_12 = icmp_ne  i8 %tmp_114, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 259 'icmp' 'icmp_ln58_12' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (2.44ns)   --->   "%icmp_ln58_13 = icmp_eq  i23 %trunc_ln58_11, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 260 'icmp' 'icmp_ln58_13' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_7)   --->   "%or_ln58_6 = or i1 %icmp_ln58_13, i1 %icmp_ln58_12" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 261 'or' 'or_ln58_6' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_7)   --->   "%and_ln58_6 = and i1 %or_ln58_6, i1 %or_ln58_5" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 262 'and' 'and_ln58_6' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/2] (5.43ns)   --->   "%tmp_115 = fcmp_olt  i32 %tmp_53, i32 %d_read_51" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 263 'fcmp' 'tmp_115' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_7 = and i1 %and_ln58_6, i1 %tmp_115" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 264 'and' 'and_ln58_7' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/2] (3.25ns)   --->   "%regions_max_0_load_17 = load i12 %regions_max_0_addr_23" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 265 'load' 'regions_max_0_load_17' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 266 [1/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_31" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 266 'load' 'regions_max_1_load_24' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 267 [1/1] (1.58ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_17, i32 %regions_max_1_load_24, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 267 'mux' 'tmp_56' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/2] (3.25ns)   --->   "%regions_center_0_load_17 = load i12 %regions_center_0_addr_23" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 268 'load' 'regions_center_0_load_17' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 269 [1/2] (3.25ns)   --->   "%regions_center_1_load_24 = load i12 %regions_center_1_addr_31" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 269 'load' 'regions_center_1_load_24' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 270 [1/1] (1.58ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_17, i32 %regions_center_1_load_24, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 270 'mux' 'tmp_57' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/2] (3.25ns)   --->   "%regions_min_0_load_17 = load i12 %regions_min_0_addr_24" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 271 'load' 'regions_min_0_load_17' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 272 [1/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_31" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 272 'load' 'regions_min_1_load_24' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 273 [1/1] (1.58ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_17, i32 %regions_min_1_load_24, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 273 'mux' 'tmp_58' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln58_8 = bitcast i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 274 'bitcast' 'bitcast_ln58_8' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 275 'partselect' 'tmp_116' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln58_12 = trunc i32 %bitcast_ln58_8" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 276 'trunc' 'trunc_ln58_12' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (1.55ns)   --->   "%icmp_ln58_16 = icmp_ne  i8 %tmp_116, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 277 'icmp' 'icmp_ln58_16' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (2.44ns)   --->   "%icmp_ln58_17 = icmp_eq  i23 %trunc_ln58_12, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 278 'icmp' 'icmp_ln58_17' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [2/2] (5.43ns)   --->   "%tmp_118 = fcmp_ogt  i32 %tmp_58, i32 %d_read_50" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 279 'fcmp' 'tmp_118' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [2/2] (5.43ns)   --->   "%tmp_120 = fcmp_olt  i32 %tmp_56, i32 %d_read_50" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 280 'fcmp' 'tmp_120' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/2] (3.25ns)   --->   "%regions_max_0_load_18 = load i12 %regions_max_0_addr_24" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 281 'load' 'regions_max_0_load_18' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 282 [1/2] (3.25ns)   --->   "%regions_max_1_load_25 = load i12 %regions_max_1_addr_32" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 282 'load' 'regions_max_1_load_25' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 283 [1/1] (1.58ns)   --->   "%tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_18, i32 %regions_max_1_load_25, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 283 'mux' 'tmp_59' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/2] (3.25ns)   --->   "%regions_center_0_load_18 = load i12 %regions_center_0_addr_24" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 284 'load' 'regions_center_0_load_18' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 285 [1/2] (3.25ns)   --->   "%regions_center_1_load_25 = load i12 %regions_center_1_addr_32" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 285 'load' 'regions_center_1_load_25' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 286 [1/1] (1.58ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_18, i32 %regions_center_1_load_25, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 286 'mux' 'tmp_60' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/2] (3.25ns)   --->   "%regions_min_0_load_18 = load i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 287 'load' 'regions_min_0_load_18' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 288 [1/2] (3.25ns)   --->   "%regions_min_1_load_25 = load i12 %regions_min_1_addr_32" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 288 'load' 'regions_min_1_load_25' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 289 [1/1] (1.58ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_18, i32 %regions_min_1_load_25, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 289 'mux' 'tmp_61' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln58_12 = bitcast i32 %tmp_61" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 290 'bitcast' 'bitcast_ln58_12' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 291 'partselect' 'tmp_121' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln58_14 = trunc i32 %bitcast_ln58_12" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 292 'trunc' 'trunc_ln58_14' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (1.55ns)   --->   "%icmp_ln58_23 = icmp_ne  i8 %tmp_121, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 293 'icmp' 'icmp_ln58_23' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (2.44ns)   --->   "%icmp_ln58_24 = icmp_eq  i23 %trunc_ln58_14, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 294 'icmp' 'icmp_ln58_24' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [2/2] (5.43ns)   --->   "%tmp_123 = fcmp_ogt  i32 %tmp_61, i32 %d_read_49" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 295 'fcmp' 'tmp_123' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [2/2] (5.43ns)   --->   "%tmp_125 = fcmp_olt  i32 %tmp_59, i32 %d_read_49" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 296 'fcmp' 'tmp_125' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [2/2] (3.25ns)   --->   "%regions_max_0_load_19 = load i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 297 'load' 'regions_max_0_load_19' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 298 [2/2] (3.25ns)   --->   "%regions_max_1_load_26 = load i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 298 'load' 'regions_max_1_load_26' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 299 [2/2] (3.25ns)   --->   "%regions_center_0_load_19 = load i12 %regions_center_0_addr_25" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 299 'load' 'regions_center_0_load_19' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 300 [2/2] (3.25ns)   --->   "%regions_center_1_load_26 = load i12 %regions_center_1_addr_33" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 300 'load' 'regions_center_1_load_26' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 301 [2/2] (3.25ns)   --->   "%regions_min_0_load_19 = load i12 %regions_min_0_addr_26" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 301 'load' 'regions_min_0_load_19' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 302 [2/2] (3.25ns)   --->   "%regions_min_1_load_26 = load i12 %regions_min_1_addr_33" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 302 'load' 'regions_min_1_load_26' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 303 [2/2] (3.25ns)   --->   "%regions_max_0_load_20 = load i12 %regions_max_0_addr_26" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 303 'load' 'regions_max_0_load_20' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 304 [2/2] (3.25ns)   --->   "%regions_max_1_load_27 = load i12 %regions_max_1_addr_34" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 304 'load' 'regions_max_1_load_27' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 305 [2/2] (3.25ns)   --->   "%regions_center_0_load_20 = load i12 %regions_center_0_addr_26" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 305 'load' 'regions_center_0_load_20' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 306 [2/2] (3.25ns)   --->   "%regions_center_1_load_27 = load i12 %regions_center_1_addr_34" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 306 'load' 'regions_center_1_load_27' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 307 [2/2] (3.25ns)   --->   "%regions_min_0_load_20 = load i12 %regions_min_0_addr_27" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 307 'load' 'regions_min_0_load_20' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 308 [2/2] (3.25ns)   --->   "%regions_min_1_load_27 = load i12 %regions_min_1_addr_34" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 308 'load' 'regions_min_1_load_27' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 309 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_38 = or i1 %and_ln58_5, i1 %and_ln58_1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 309 'or' 'or_ln58_38' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.5>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln58_23 = or i12 %tmp_105, i12 6" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 310 'or' 'or_ln58_23' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln58_7 = zext i12 %or_ln58_23" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 311 'zext' 'zext_ln58_7' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%regions_min_0_addr_28 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_7" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 312 'getelementptr' 'regions_min_0_addr_28' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln58_27 = or i12 %tmp_105, i12 7" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 313 'or' 'or_ln58_27' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln58_8 = zext i12 %or_ln58_27" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 314 'zext' 'zext_ln58_8' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%regions_min_0_addr_29 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln58_8" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 315 'getelementptr' 'regions_min_0_addr_29' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%regions_min_1_addr_35 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_7" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 316 'getelementptr' 'regions_min_1_addr_35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%regions_min_1_addr_36 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln58_8" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 317 'getelementptr' 'regions_min_1_addr_36' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%regions_max_0_addr_27 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_7" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 318 'getelementptr' 'regions_max_0_addr_27' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%regions_max_0_addr_28 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln58_8" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 319 'getelementptr' 'regions_max_0_addr_28' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%regions_max_1_addr_35 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_7" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 320 'getelementptr' 'regions_max_1_addr_35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%regions_max_1_addr_36 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln58_8" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 321 'getelementptr' 'regions_max_1_addr_36' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%regions_center_0_addr_27 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_7" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 322 'getelementptr' 'regions_center_0_addr_27' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%regions_center_0_addr_28 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln58_8" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 323 'getelementptr' 'regions_center_0_addr_28' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%regions_center_1_addr_35 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_7" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 324 'getelementptr' 'regions_center_1_addr_35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%regions_center_1_addr_36 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln58_8" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 325 'getelementptr' 'regions_center_1_addr_36' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 326 [3/4] (10.5ns)   --->   "%hdist = fsub i32 %tmp, i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 326 'fsub' 'hdist' <Predicate = (!icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [3/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 327 'fsub' 'hdist_1' <Predicate = (!icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [4/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %tmp_56, i32 %tmp_57" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 328 'fsub' 'hdist_2' <Predicate = (!icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_40)   --->   "%or_ln58_8 = or i1 %icmp_ln58_17, i1 %icmp_ln58_16" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 329 'or' 'or_ln58_8' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_40)   --->   "%and_ln58_8 = and i1 %or_ln58_8, i1 %or_ln58_9" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 330 'and' 'and_ln58_8' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/2] (5.43ns)   --->   "%tmp_118 = fcmp_ogt  i32 %tmp_58, i32 %d_read_50" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 331 'fcmp' 'tmp_118' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_40)   --->   "%and_ln58_9 = and i1 %and_ln58_8, i1 %tmp_118" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 332 'and' 'and_ln58_9' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln58_10 = bitcast i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 333 'bitcast' 'bitcast_ln58_10' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 334 'partselect' 'tmp_119' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln58_13 = trunc i32 %bitcast_ln58_10" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 335 'trunc' 'trunc_ln58_13' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (1.55ns)   --->   "%icmp_ln58_20 = icmp_ne  i8 %tmp_119, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 336 'icmp' 'icmp_ln58_20' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (2.44ns)   --->   "%icmp_ln58_21 = icmp_eq  i23 %trunc_ln58_13, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 337 'icmp' 'icmp_ln58_21' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_11)   --->   "%or_ln58_10 = or i1 %icmp_ln58_21, i1 %icmp_ln58_20" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 338 'or' 'or_ln58_10' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_11)   --->   "%and_ln58_10 = and i1 %or_ln58_10, i1 %or_ln58_9" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 339 'and' 'and_ln58_10' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/2] (5.43ns)   --->   "%tmp_120 = fcmp_olt  i32 %tmp_56, i32 %d_read_50" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 340 'fcmp' 'tmp_120' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_11 = and i1 %and_ln58_10, i1 %tmp_120" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 341 'and' 'and_ln58_11' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [4/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 342 'fsub' 'hdist_3' <Predicate = (!icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_41)   --->   "%or_ln58_12 = or i1 %icmp_ln58_24, i1 %icmp_ln58_23" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 343 'or' 'or_ln58_12' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_41)   --->   "%and_ln58_12 = and i1 %or_ln58_12, i1 %or_ln58_13" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 344 'and' 'and_ln58_12' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/2] (5.43ns)   --->   "%tmp_123 = fcmp_ogt  i32 %tmp_61, i32 %d_read_49" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 345 'fcmp' 'tmp_123' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_41)   --->   "%and_ln58_13 = and i1 %and_ln58_12, i1 %tmp_123" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 346 'and' 'and_ln58_13' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln58_14 = bitcast i32 %tmp_59" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 347 'bitcast' 'bitcast_ln58_14' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 348 'partselect' 'tmp_124' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln58_15 = trunc i32 %bitcast_ln58_14" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 349 'trunc' 'trunc_ln58_15' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (1.55ns)   --->   "%icmp_ln58_26 = icmp_ne  i8 %tmp_124, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 350 'icmp' 'icmp_ln58_26' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (2.44ns)   --->   "%icmp_ln58_27 = icmp_eq  i23 %trunc_ln58_15, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 351 'icmp' 'icmp_ln58_27' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/2] (5.43ns)   --->   "%tmp_125 = fcmp_olt  i32 %tmp_59, i32 %d_read_49" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 352 'fcmp' 'tmp_125' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/2] (3.25ns)   --->   "%regions_max_0_load_19 = load i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 353 'load' 'regions_max_0_load_19' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 354 [1/2] (3.25ns)   --->   "%regions_max_1_load_26 = load i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 354 'load' 'regions_max_1_load_26' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 355 [1/1] (1.58ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_19, i32 %regions_max_1_load_26, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 355 'mux' 'tmp_62' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/2] (3.25ns)   --->   "%regions_center_0_load_19 = load i12 %regions_center_0_addr_25" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 356 'load' 'regions_center_0_load_19' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 357 [1/2] (3.25ns)   --->   "%regions_center_1_load_26 = load i12 %regions_center_1_addr_33" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 357 'load' 'regions_center_1_load_26' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 358 [1/1] (1.58ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_19, i32 %regions_center_1_load_26, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 358 'mux' 'tmp_63' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/2] (3.25ns)   --->   "%regions_min_0_load_19 = load i12 %regions_min_0_addr_26" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 359 'load' 'regions_min_0_load_19' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 360 [1/2] (3.25ns)   --->   "%regions_min_1_load_26 = load i12 %regions_min_1_addr_33" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 360 'load' 'regions_min_1_load_26' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 361 [1/1] (1.58ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_19, i32 %regions_min_1_load_26, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 361 'mux' 'tmp_64' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln58_16 = bitcast i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 362 'bitcast' 'bitcast_ln58_16' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_16, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 363 'partselect' 'tmp_126' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln58_16 = trunc i32 %bitcast_ln58_16" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 364 'trunc' 'trunc_ln58_16' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (1.55ns)   --->   "%icmp_ln58_28 = icmp_ne  i8 %tmp_126, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 365 'icmp' 'icmp_ln58_28' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (2.44ns)   --->   "%icmp_ln58_29 = icmp_eq  i23 %trunc_ln58_16, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 366 'icmp' 'icmp_ln58_29' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [2/2] (5.43ns)   --->   "%tmp_128 = fcmp_ogt  i32 %tmp_64, i32 %d_read_48" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 367 'fcmp' 'tmp_128' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [2/2] (5.43ns)   --->   "%tmp_130 = fcmp_olt  i32 %tmp_62, i32 %d_read_48" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 368 'fcmp' 'tmp_130' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/2] (3.25ns)   --->   "%regions_max_0_load_20 = load i12 %regions_max_0_addr_26" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 369 'load' 'regions_max_0_load_20' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 370 [1/2] (3.25ns)   --->   "%regions_max_1_load_27 = load i12 %regions_max_1_addr_34" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 370 'load' 'regions_max_1_load_27' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 371 [1/1] (1.58ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_20, i32 %regions_max_1_load_27, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 371 'mux' 'tmp_65' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/2] (3.25ns)   --->   "%regions_center_0_load_20 = load i12 %regions_center_0_addr_26" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 372 'load' 'regions_center_0_load_20' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 373 [1/2] (3.25ns)   --->   "%regions_center_1_load_27 = load i12 %regions_center_1_addr_34" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 373 'load' 'regions_center_1_load_27' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 374 [1/1] (1.58ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_20, i32 %regions_center_1_load_27, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 374 'mux' 'tmp_66' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/2] (3.25ns)   --->   "%regions_min_0_load_20 = load i12 %regions_min_0_addr_27" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 375 'load' 'regions_min_0_load_20' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 376 [1/2] (3.25ns)   --->   "%regions_min_1_load_27 = load i12 %regions_min_1_addr_34" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 376 'load' 'regions_min_1_load_27' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 377 [1/1] (1.58ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_20, i32 %regions_min_1_load_27, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 377 'mux' 'tmp_67' <Predicate = (!icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln58_18 = bitcast i32 %tmp_67" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 378 'bitcast' 'bitcast_ln58_18' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_18, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 379 'partselect' 'tmp_131' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln58_18 = trunc i32 %bitcast_ln58_18" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 380 'trunc' 'trunc_ln58_18' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (1.55ns)   --->   "%icmp_ln58_33 = icmp_ne  i8 %tmp_131, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 381 'icmp' 'icmp_ln58_33' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (2.44ns)   --->   "%icmp_ln58_34 = icmp_eq  i23 %trunc_ln58_18, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 382 'icmp' 'icmp_ln58_34' <Predicate = (!icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [2/2] (5.43ns)   --->   "%tmp_133 = fcmp_ogt  i32 %tmp_67, i32 %d_read_47" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 383 'fcmp' 'tmp_133' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [2/2] (5.43ns)   --->   "%tmp_135 = fcmp_olt  i32 %tmp_65, i32 %d_read_47" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 384 'fcmp' 'tmp_135' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [2/2] (3.25ns)   --->   "%regions_max_0_load_21 = load i12 %regions_max_0_addr_27" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 385 'load' 'regions_max_0_load_21' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 386 [2/2] (3.25ns)   --->   "%regions_max_1_load_28 = load i12 %regions_max_1_addr_35" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 386 'load' 'regions_max_1_load_28' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 387 [2/2] (3.25ns)   --->   "%regions_center_0_load_21 = load i12 %regions_center_0_addr_27" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 387 'load' 'regions_center_0_load_21' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 388 [2/2] (3.25ns)   --->   "%regions_center_1_load_28 = load i12 %regions_center_1_addr_35" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 388 'load' 'regions_center_1_load_28' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 389 [2/2] (3.25ns)   --->   "%regions_min_0_load_21 = load i12 %regions_min_0_addr_28" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 389 'load' 'regions_min_0_load_21' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 390 [2/2] (3.25ns)   --->   "%regions_min_1_load_28 = load i12 %regions_min_1_addr_35" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 390 'load' 'regions_min_1_load_28' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 391 [2/2] (3.25ns)   --->   "%regions_max_0_load_22 = load i12 %regions_max_0_addr_28" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 391 'load' 'regions_max_0_load_22' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 392 [2/2] (3.25ns)   --->   "%regions_max_1_load_29 = load i12 %regions_max_1_addr_36" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 392 'load' 'regions_max_1_load_29' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 393 [2/2] (3.25ns)   --->   "%regions_center_0_load_22 = load i12 %regions_center_0_addr_28" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 393 'load' 'regions_center_0_load_22' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 394 [2/2] (3.25ns)   --->   "%regions_center_1_load_29 = load i12 %regions_center_1_addr_36" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 394 'load' 'regions_center_1_load_29' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 395 [2/2] (3.25ns)   --->   "%regions_min_0_load_22 = load i12 %regions_min_0_addr_29" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 395 'load' 'regions_min_0_load_22' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 396 [2/2] (3.25ns)   --->   "%regions_min_1_load_29 = load i12 %regions_min_1_addr_36" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 396 'load' 'regions_min_1_load_29' <Predicate = (!icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_40)   --->   "%or_ln58_39 = or i1 %and_ln58_9, i1 %and_ln58_7" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 397 'or' 'or_ln58_39' <Predicate = (!icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_40 = or i1 %or_ln58_39, i1 %or_ln58_38" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 398 'or' 'or_ln58_40' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_41 = or i1 %and_ln58_13, i1 %and_ln58_11" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 399 'or' 'or_ln58_41' <Predicate = (!icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 400 [2/4] (10.5ns)   --->   "%hdist = fsub i32 %tmp, i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 400 'fsub' 'hdist' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [2/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 401 'fsub' 'hdist_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [3/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %tmp_56, i32 %tmp_57" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 402 'fsub' 'hdist_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [3/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 403 'fsub' 'hdist_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_34)   --->   "%or_ln58_14 = or i1 %icmp_ln58_27, i1 %icmp_ln58_26" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 404 'or' 'or_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_34)   --->   "%and_ln58_14 = and i1 %or_ln58_14, i1 %or_ln58_13" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 405 'and' 'and_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_34)   --->   "%and_ln58_15 = and i1 %and_ln58_14, i1 %tmp_125" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 406 'and' 'and_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [4/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %tmp_62, i32 %tmp_63" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 407 'fsub' 'hdist_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_36)   --->   "%or_ln58_16 = or i1 %icmp_ln58_29, i1 %icmp_ln58_28" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 408 'or' 'or_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_36)   --->   "%and_ln58_16 = and i1 %or_ln58_16, i1 %or_ln58_17" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 409 'and' 'and_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/2] (5.43ns)   --->   "%tmp_128 = fcmp_ogt  i32 %tmp_64, i32 %d_read_48" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 410 'fcmp' 'tmp_128' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_36)   --->   "%and_ln58_17 = and i1 %and_ln58_16, i1 %tmp_128" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 411 'and' 'and_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln58_17 = bitcast i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 412 'bitcast' 'bitcast_ln58_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_17, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 413 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln58_17 = trunc i32 %bitcast_ln58_17" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 414 'trunc' 'trunc_ln58_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (1.55ns)   --->   "%icmp_ln58_31 = icmp_ne  i8 %tmp_129, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 415 'icmp' 'icmp_ln58_31' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (2.44ns)   --->   "%icmp_ln58_32 = icmp_eq  i23 %trunc_ln58_17, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 416 'icmp' 'icmp_ln58_32' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_19)   --->   "%or_ln58_18 = or i1 %icmp_ln58_32, i1 %icmp_ln58_31" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 417 'or' 'or_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_19)   --->   "%and_ln58_18 = and i1 %or_ln58_18, i1 %or_ln58_17" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 418 'and' 'and_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/2] (5.43ns)   --->   "%tmp_130 = fcmp_olt  i32 %tmp_62, i32 %d_read_48" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 419 'fcmp' 'tmp_130' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_19 = and i1 %and_ln58_18, i1 %tmp_130" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 420 'and' 'and_ln58_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_21)   --->   "%or_ln58_20 = or i1 %icmp_ln58_34, i1 %icmp_ln58_33" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 421 'or' 'or_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_21)   --->   "%and_ln58_20 = and i1 %or_ln58_20, i1 %or_ln58_21" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 422 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/2] (5.43ns)   --->   "%tmp_133 = fcmp_ogt  i32 %tmp_67, i32 %d_read_47" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 423 'fcmp' 'tmp_133' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_21 = and i1 %and_ln58_20, i1 %tmp_133" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 424 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/2] (5.43ns)   --->   "%tmp_135 = fcmp_olt  i32 %tmp_65, i32 %d_read_47" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 425 'fcmp' 'tmp_135' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/2] (3.25ns)   --->   "%regions_max_0_load_21 = load i12 %regions_max_0_addr_27" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 426 'load' 'regions_max_0_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 427 [1/2] (3.25ns)   --->   "%regions_max_1_load_28 = load i12 %regions_max_1_addr_35" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 427 'load' 'regions_max_1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 428 [1/1] (1.58ns)   --->   "%tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_21, i32 %regions_max_1_load_28, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 428 'mux' 'tmp_68' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/2] (3.25ns)   --->   "%regions_center_0_load_21 = load i12 %regions_center_0_addr_27" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 429 'load' 'regions_center_0_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 430 [1/2] (3.25ns)   --->   "%regions_center_1_load_28 = load i12 %regions_center_1_addr_35" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 430 'load' 'regions_center_1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 431 [1/1] (1.58ns)   --->   "%tmp_69 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_21, i32 %regions_center_1_load_28, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 431 'mux' 'tmp_69' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/2] (3.25ns)   --->   "%regions_min_0_load_21 = load i12 %regions_min_0_addr_28" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 432 'load' 'regions_min_0_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 433 [1/2] (3.25ns)   --->   "%regions_min_1_load_28 = load i12 %regions_min_1_addr_35" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 433 'load' 'regions_min_1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 434 [1/1] (1.58ns)   --->   "%tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_21, i32 %regions_min_1_load_28, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 434 'mux' 'tmp_70' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln58_20 = bitcast i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 435 'bitcast' 'bitcast_ln58_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_20, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 436 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln58_20 = trunc i32 %bitcast_ln58_20" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 437 'trunc' 'trunc_ln58_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (1.55ns)   --->   "%icmp_ln58_38 = icmp_ne  i8 %tmp_136, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 438 'icmp' 'icmp_ln58_38' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (2.44ns)   --->   "%icmp_ln58_39 = icmp_eq  i23 %trunc_ln58_20, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 439 'icmp' 'icmp_ln58_39' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [2/2] (5.43ns)   --->   "%tmp_138 = fcmp_ogt  i32 %tmp_70, i32 %d_read_46" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 440 'fcmp' 'tmp_138' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [2/2] (5.43ns)   --->   "%tmp_140 = fcmp_olt  i32 %tmp_68, i32 %d_read_46" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 441 'fcmp' 'tmp_140' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/2] (3.25ns)   --->   "%regions_max_0_load_22 = load i12 %regions_max_0_addr_28" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 442 'load' 'regions_max_0_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 443 [1/2] (3.25ns)   --->   "%regions_max_1_load_29 = load i12 %regions_max_1_addr_36" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 443 'load' 'regions_max_1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 444 [1/1] (1.58ns)   --->   "%tmp_71 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_22, i32 %regions_max_1_load_29, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 444 'mux' 'tmp_71' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/2] (3.25ns)   --->   "%regions_center_0_load_22 = load i12 %regions_center_0_addr_28" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 445 'load' 'regions_center_0_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 446 [1/2] (3.25ns)   --->   "%regions_center_1_load_29 = load i12 %regions_center_1_addr_36" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 446 'load' 'regions_center_1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 447 [1/1] (1.58ns)   --->   "%tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_22, i32 %regions_center_1_load_29, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 447 'mux' 'tmp_72' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/2] (3.25ns)   --->   "%regions_min_0_load_22 = load i12 %regions_min_0_addr_29" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 448 'load' 'regions_min_0_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 449 [1/2] (3.25ns)   --->   "%regions_min_1_load_29 = load i12 %regions_min_1_addr_36" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 449 'load' 'regions_min_1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 450 [1/1] (1.58ns)   --->   "%tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_22, i32 %regions_min_1_load_29, i1 %trunc_ln1073_2" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 450 'mux' 'tmp_73' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln58_22 = bitcast i32 %tmp_73" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 451 'bitcast' 'bitcast_ln58_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_22, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 452 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln58_22 = trunc i32 %bitcast_ln58_22" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 453 'trunc' 'trunc_ln58_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (1.55ns)   --->   "%icmp_ln58_43 = icmp_ne  i8 %tmp_141, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 454 'icmp' 'icmp_ln58_43' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (2.44ns)   --->   "%icmp_ln58_44 = icmp_eq  i23 %trunc_ln58_22, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 455 'icmp' 'icmp_ln58_44' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [2/2] (5.43ns)   --->   "%tmp_143 = fcmp_ogt  i32 %tmp_73, i32 %d_read_45" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 456 'fcmp' 'tmp_143' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [2/2] (5.43ns)   --->   "%tmp_145 = fcmp_olt  i32 %tmp_71, i32 %d_read_45" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 457 'fcmp' 'tmp_145' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_34 = or i1 %and_ln58_15, i1 %and_ln58_19" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 458 'or' 'or_ln58_34' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_36)   --->   "%or_ln58_35 = or i1 %and_ln58_17, i1 %and_ln58_3" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 459 'or' 'or_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_36 = or i1 %or_ln58_35, i1 %or_ln58_34" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 460 'or' 'or_ln58_36' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 461 [1/4] (10.5ns)   --->   "%hdist = fsub i32 %tmp, i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 461 'fsub' 'hdist' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 462 'fsub' 'hdist_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [2/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %tmp_56, i32 %tmp_57" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 463 'fsub' 'hdist_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [2/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 464 'fsub' 'hdist_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [3/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %tmp_62, i32 %tmp_63" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 465 'fsub' 'hdist_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [4/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 466 'fsub' 'hdist_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln58_19 = bitcast i32 %tmp_65" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 467 'bitcast' 'bitcast_ln58_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_19, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 468 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln58_19 = trunc i32 %bitcast_ln58_19" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 469 'trunc' 'trunc_ln58_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (1.55ns)   --->   "%icmp_ln58_36 = icmp_ne  i8 %tmp_134, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 470 'icmp' 'icmp_ln58_36' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (2.44ns)   --->   "%icmp_ln58_37 = icmp_eq  i23 %trunc_ln58_19, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 471 'icmp' 'icmp_ln58_37' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_33)   --->   "%or_ln58_22 = or i1 %icmp_ln58_37, i1 %icmp_ln58_36" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 472 'or' 'or_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_33)   --->   "%and_ln58_22 = and i1 %or_ln58_22, i1 %or_ln58_21" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 473 'and' 'and_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_33)   --->   "%and_ln58_23 = and i1 %and_ln58_22, i1 %tmp_135" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 474 'and' 'and_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [4/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %tmp_68, i32 %tmp_69" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 475 'fsub' 'hdist_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_31)   --->   "%or_ln58_24 = or i1 %icmp_ln58_39, i1 %icmp_ln58_38" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 476 'or' 'or_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_31)   --->   "%and_ln58_24 = and i1 %or_ln58_24, i1 %or_ln58_25" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 477 'and' 'and_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [1/2] (5.43ns)   --->   "%tmp_138 = fcmp_ogt  i32 %tmp_70, i32 %d_read_46" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 478 'fcmp' 'tmp_138' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_31)   --->   "%and_ln58_25 = and i1 %and_ln58_24, i1 %tmp_138" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 479 'and' 'and_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln58_21 = bitcast i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 480 'bitcast' 'bitcast_ln58_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_21, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 481 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln58_21 = trunc i32 %bitcast_ln58_21" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 482 'trunc' 'trunc_ln58_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (1.55ns)   --->   "%icmp_ln58_41 = icmp_ne  i8 %tmp_139, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 483 'icmp' 'icmp_ln58_41' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (2.44ns)   --->   "%icmp_ln58_42 = icmp_eq  i23 %trunc_ln58_21, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 484 'icmp' 'icmp_ln58_42' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_27)   --->   "%or_ln58_26 = or i1 %icmp_ln58_42, i1 %icmp_ln58_41" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 485 'or' 'or_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_27)   --->   "%and_ln58_26 = and i1 %or_ln58_26, i1 %or_ln58_25" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 486 'and' 'and_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/2] (5.43ns)   --->   "%tmp_140 = fcmp_olt  i32 %tmp_68, i32 %d_read_46" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 487 'fcmp' 'tmp_140' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_27 = and i1 %and_ln58_26, i1 %tmp_140" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 488 'and' 'and_ln58_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_43)   --->   "%or_ln58_28 = or i1 %icmp_ln58_44, i1 %icmp_ln58_43" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 489 'or' 'or_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_43)   --->   "%and_ln58_28 = and i1 %or_ln58_28, i1 %or_ln58_29" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 490 'and' 'and_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/2] (5.43ns)   --->   "%tmp_143 = fcmp_ogt  i32 %tmp_73, i32 %d_read_45" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 491 'fcmp' 'tmp_143' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_43)   --->   "%and_ln58_29 = and i1 %and_ln58_28, i1 %tmp_143" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 492 'and' 'and_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln58_23 = bitcast i32 %tmp_71" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 493 'bitcast' 'bitcast_ln58_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_23, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 494 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln58_23 = trunc i32 %bitcast_ln58_23" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 495 'trunc' 'trunc_ln58_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (1.55ns)   --->   "%icmp_ln58_46 = icmp_ne  i8 %tmp_144, i8 255" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 496 'icmp' 'icmp_ln58_46' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (2.44ns)   --->   "%icmp_ln58_47 = icmp_eq  i23 %trunc_ln58_23, i23 0" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 497 'icmp' 'icmp_ln58_47' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_31)   --->   "%or_ln58_30 = or i1 %icmp_ln58_47, i1 %icmp_ln58_46" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 498 'or' 'or_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_31)   --->   "%and_ln58_30 = and i1 %or_ln58_30, i1 %or_ln58_29" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 499 'and' 'and_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/2] (5.43ns)   --->   "%tmp_145 = fcmp_olt  i32 %tmp_71, i32 %d_read_45" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 500 'fcmp' 'tmp_145' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_31 = and i1 %and_ln58_30, i1 %tmp_145" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 501 'and' 'and_ln58_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_31 = or i1 %and_ln58_25, i1 %and_ln58_27" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 502 'or' 'or_ln58_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_33)   --->   "%or_ln58_32 = or i1 %and_ln58_23, i1 %and_ln58_21" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 503 'or' 'or_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_33 = or i1 %or_ln58_32, i1 %or_ln58_31" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 504 'or' 'or_ln58_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_45)   --->   "%or_ln58_37 = or i1 %or_ln58_36, i1 %or_ln58_33" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 505 'or' 'or_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_43)   --->   "%or_ln58_42 = or i1 %and_ln58_29, i1 %and_ln58_31" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 506 'or' 'or_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_43 = or i1 %or_ln58_42, i1 %or_ln58_41" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 507 'or' 'or_ln58_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_45)   --->   "%or_ln58_44 = or i1 %or_ln58_43, i1 %or_ln58_40" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 508 'or' 'or_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln58_45 = or i1 %or_ln58_44, i1 %or_ln58_37" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 509 'or' 'or_ln58_45' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 510 [2/2] (12.3ns)   --->   "%scale = fmul i32 %hdist, i32 %hdist" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 510 'fmul' 'scale' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [2/2] (12.3ns)   --->   "%scale_1 = fmul i32 %hdist_1, i32 %hdist_1" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 511 'fmul' 'scale_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %tmp_56, i32 %tmp_57" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 512 'fsub' 'hdist_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 513 [1/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 513 'fsub' 'hdist_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [2/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %tmp_62, i32 %tmp_63" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 514 'fsub' 'hdist_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [3/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 515 'fsub' 'hdist_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 516 [3/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %tmp_68, i32 %tmp_69" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 516 'fsub' 'hdist_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [4/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 517 'fsub' 'hdist_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 518 [1/2] (12.3ns)   --->   "%scale = fmul i32 %hdist, i32 %hdist" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 518 'fmul' 'scale' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 519 [1/2] (12.3ns)   --->   "%scale_1 = fmul i32 %hdist_1, i32 %hdist_1" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 519 'fmul' 'scale_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 520 [2/2] (12.3ns)   --->   "%scale_2 = fmul i32 %hdist_2, i32 %hdist_2" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 520 'fmul' 'scale_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 521 [2/2] (12.3ns)   --->   "%scale_3 = fmul i32 %hdist_3, i32 %hdist_3" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 521 'fmul' 'scale_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 522 [1/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %tmp_62, i32 %tmp_63" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 522 'fsub' 'hdist_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 523 [2/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 523 'fsub' 'hdist_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 524 [2/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %tmp_68, i32 %tmp_69" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 524 'fsub' 'hdist_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 525 [3/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 525 'fsub' 'hdist_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 526 [4/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 526 'fadd' 'area' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 527 [1/2] (12.3ns)   --->   "%scale_2 = fmul i32 %hdist_2, i32 %hdist_2" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 527 'fmul' 'scale_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 528 [1/2] (12.3ns)   --->   "%scale_3 = fmul i32 %hdist_3, i32 %hdist_3" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 528 'fmul' 'scale_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 529 [2/2] (12.3ns)   --->   "%scale_4 = fmul i32 %hdist_4, i32 %hdist_4" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 529 'fmul' 'scale_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 530 [1/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 530 'fsub' 'hdist_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 531 [1/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %tmp_68, i32 %tmp_69" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 531 'fsub' 'hdist_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [2/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 532 'fsub' 'hdist_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 533 [3/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 533 'fadd' 'area' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 534 [1/2] (12.3ns)   --->   "%scale_4 = fmul i32 %hdist_4, i32 %hdist_4" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 534 'fmul' 'scale_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 535 [2/2] (12.3ns)   --->   "%scale_5 = fmul i32 %hdist_5, i32 %hdist_5" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 535 'fmul' 'scale_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 536 [2/2] (12.3ns)   --->   "%scale_6 = fmul i32 %hdist_6, i32 %hdist_6" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 536 'fmul' 'scale_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [1/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 537 'fsub' 'hdist_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 538 [2/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 538 'fadd' 'area' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 539 [1/2] (12.3ns)   --->   "%scale_5 = fmul i32 %hdist_5, i32 %hdist_5" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 539 'fmul' 'scale_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 540 [1/2] (12.3ns)   --->   "%scale_6 = fmul i32 %hdist_6, i32 %hdist_6" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 540 'fmul' 'scale_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 541 [1/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 541 'fadd' 'area' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 542 [4/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 542 'fadd' 'area_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 543 [2/2] (12.3ns)   --->   "%scale_7 = fmul i32 %hdist_7, i32 %hdist_7" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 543 'fmul' 'scale_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 544 [3/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 544 'fadd' 'area_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 545 [1/2] (12.3ns)   --->   "%scale_7 = fmul i32 %hdist_7, i32 %hdist_7" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 545 'fmul' 'scale_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 546 [2/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 546 'fadd' 'area_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 547 [1/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 547 'fadd' 'area_1' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 548 [4/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 548 'fadd' 'area_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 549 [3/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 549 'fadd' 'area_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 550 [2/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 550 'fadd' 'area_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 551 [1/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 551 'fadd' 'area_2' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 552 [4/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 552 'fadd' 'area_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 553 [3/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 553 'fadd' 'area_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 554 [2/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 554 'fadd' 'area_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 555 [1/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 555 'fadd' 'area_3' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 556 [4/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 556 'fadd' 'area_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 557 [3/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 557 'fadd' 'area_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 558 [2/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 558 'fadd' 'area_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 559 [1/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 559 'fadd' 'area_4' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 560 [4/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 560 'fadd' 'area_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 561 [3/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 561 'fadd' 'area_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 562 [2/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 562 'fadd' 'area_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 563 [1/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 563 'fadd' 'area_5' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 564 [4/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 564 'fadd' 'area_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 565 [3/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 565 'fadd' 'area_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 566 [2/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 566 'fadd' 'area_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 567 [1/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 567 'fadd' 'area_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 568 [4/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 568 'fadd' 'area_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 569 [3/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 569 'fadd' 'area_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 570 [2/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 570 'fadd' 'area_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 571 [1/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 571 'fadd' 'area_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 11.9>
ST_44 : Operation 572 [10/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 572 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 11.9>
ST_45 : Operation 573 [9/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 573 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 11.9>
ST_46 : Operation 574 [8/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 574 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 11.9>
ST_47 : Operation 575 [7/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 575 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 11.9>
ST_48 : Operation 576 [6/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 576 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 11.9>
ST_49 : Operation 577 [5/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 577 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 11.9>
ST_50 : Operation 578 [4/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 578 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 11.9>
ST_51 : Operation 579 [3/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 579 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 615 [1/1] (0.00ns)   --->   "%idx_load_1 = load i32 %idx" [detector_solid/abs_solid_detector.cpp:68]   --->   Operation 615 'load' 'idx_load_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_51 : Operation 616 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %idx_load_1" [detector_solid/abs_solid_detector.cpp:68]   --->   Operation 616 'ret' 'ret_ln68' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 11.9>
ST_52 : Operation 580 [2/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 580 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 11.9>
ST_53 : Operation 581 [1/10] (11.9ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 581 'fdiv' 'tmp_score' <Predicate = true> <Delay = 11.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 11.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.43>
ST_54 : Operation 582 [1/1] (0.00ns)   --->   "%score_load = load i32 %score" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 582 'load' 'score_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 583 [2/2] (5.43ns)   --->   "%tmp_148 = fcmp_ogt  i32 %tmp_score, i32 %score_load" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 583 'fcmp' 'tmp_148' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.73>
ST_55 : Operation 584 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 584 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%trunc_ln1073 = trunc i32 %idx_load"   --->   Operation 585 'trunc' 'trunc_ln1073' <Predicate = (!or_ln58_45)> <Delay = 0.00>
ST_55 : Operation 586 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_5" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 586 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 587 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [detector_solid/abs_solid_detector.cpp:38]   --->   Operation 587 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 588 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 588 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node or_ln63)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %idx_load, i32 31" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 589 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 590 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 590 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln63, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 591 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %bitcast_ln63" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 592 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 593 'bitcast' 'bitcast_ln63_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln63_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 594 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i32 %bitcast_ln63_1" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 595 'trunc' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 596 [1/1] (1.55ns)   --->   "%icmp_ln63 = icmp_ne  i8 %tmp_146, i8 255" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 596 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 597 [1/1] (2.44ns)   --->   "%icmp_ln63_1 = icmp_eq  i23 %trunc_ln63, i23 0" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 597 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln63)   --->   "%or_ln63_1 = or i1 %icmp_ln63_1, i1 %icmp_ln63" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 598 'or' 'or_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 599 [1/1] (1.55ns)   --->   "%icmp_ln63_2 = icmp_ne  i8 %tmp_147, i8 255" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 599 'icmp' 'icmp_ln63_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 600 [1/1] (2.44ns)   --->   "%icmp_ln63_3 = icmp_eq  i23 %trunc_ln63_1, i23 0" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 600 'icmp' 'icmp_ln63_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node or_ln63)   --->   "%or_ln63_2 = or i1 %icmp_ln63_3, i1 %icmp_ln63_2" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 601 'or' 'or_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 602 [1/2] (5.43ns)   --->   "%tmp_148 = fcmp_ogt  i32 %tmp_score, i32 %score_load" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 602 'fcmp' 'tmp_148' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln63)   --->   "%and_ln63 = and i1 %tmp_148, i1 %or_ln63_2" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 603 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln63)   --->   "%and_ln63_1 = and i1 %and_ln63, i1 %or_ln63_1" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 604 'and' 'and_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 605 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln63 = or i1 %tmp_1, i1 %and_ln63_1" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 605 'or' 'or_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node score_4)   --->   "%select_ln63 = select i1 %or_ln63, i32 %tmp_score, i32 %score_load" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 606 'select' 'select_ln63' <Predicate = (!or_ln58_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%zext_ln63 = zext i8 %i_5" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 607 'zext' 'zext_ln63' <Predicate = (!or_ln58_45)> <Delay = 0.00>
ST_55 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%select_ln63_1 = select i1 %or_ln63, i31 %zext_ln63, i31 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 608 'select' 'select_ln63_1' <Predicate = (!or_ln58_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%zext_ln63_1 = zext i31 %select_ln63_1" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 609 'zext' 'zext_ln63_1' <Predicate = (!or_ln58_45)> <Delay = 0.00>
ST_55 : Operation 610 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_4 = select i1 %or_ln58_45, i32 %score_load, i32 %select_ln63" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 610 'select' 'score_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 611 [1/1] (0.73ns) (out node of the LUT)   --->   "%idx_1 = select i1 %or_ln58_45, i32 %idx_load, i32 %zext_ln63_1" [detector_solid/abs_solid_detector.cpp:58]   --->   Operation 611 'select' 'idx_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 612 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %idx_1, i32 %idx" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 612 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_55 : Operation 613 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %score_4, i32 %score" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 613 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_55 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body3" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 614 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0 ns)
	'load' operation ('i') on local variable 'i' [60]  (0 ns)
	'add' operation ('add_ln58', detector_solid/abs_solid_detector.cpp:58) [74]  (1.82 ns)
	'getelementptr' operation ('regions_max_0_addr35', detector_solid/abs_solid_detector.cpp:52) [107]  (0 ns)
	'load' operation ('regions_max_0_load', detector_solid/abs_solid_detector.cpp:52) on array 'regions_max_0' [139]  (3.25 ns)

 <State 2>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:58) on array 'regions_min_0' [148]  (3.25 ns)
	'mux' operation ('tmp_52', detector_solid/abs_solid_detector.cpp:58) [150]  (1.59 ns)
	'fcmp' operation ('tmp_108', detector_solid/abs_solid_detector.cpp:58) [161]  (5.43 ns)

 <State 3>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:52) [145]  (10.5 ns)

 <State 4>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:52) [145]  (10.5 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:52) [145]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:52) [145]  (10.5 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:54) [146]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:54) [146]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:54) [212]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:54) [278]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:54) [311]  (12.4 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [147]  (10.5 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:54) [377]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:54) [377]  (12.4 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [180]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [180]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [213]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [213]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [213]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [213]  (10.5 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [246]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [246]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [246]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [246]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [279]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [279]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [279]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [279]  (10.5 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [312]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [312]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [312]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [312]  (10.5 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [345]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [345]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [345]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [345]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [378]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [378]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [378]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:55) [378]  (10.5 ns)

 <State 44>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 45>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 46>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 47>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 48>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 49>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 50>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 51>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 52>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 53>: 11.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:62) [418]  (11.9 ns)

 <State 54>: 5.43ns
The critical path consists of the following:
	'load' operation ('score_load', detector_solid/abs_solid_detector.cpp:58) on local variable 'score' [65]  (0 ns)
	'fcmp' operation ('tmp_148', detector_solid/abs_solid_detector.cpp:63) [432]  (5.43 ns)

 <State 55>: 8.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_148', detector_solid/abs_solid_detector.cpp:63) [432]  (5.43 ns)
	'and' operation ('and_ln63', detector_solid/abs_solid_detector.cpp:63) [433]  (0 ns)
	'and' operation ('and_ln63_1', detector_solid/abs_solid_detector.cpp:63) [434]  (0 ns)
	'or' operation ('or_ln63', detector_solid/abs_solid_detector.cpp:63) [435]  (0.978 ns)
	'select' operation ('select_ln63_1', detector_solid/abs_solid_detector.cpp:63) [438]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:58) [441]  (0.733 ns)
	'store' operation ('store_ln37', detector_solid/abs_solid_detector.cpp:37) of variable 'idx', detector_solid/abs_solid_detector.cpp:58 on local variable 'idx' [443]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
