/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [5:0] _07_;
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_35z;
  reg [6:0] celloutsig_0_36z;
  wire [10:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_39z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_7z[1] ? celloutsig_0_4z : celloutsig_0_6z;
  assign celloutsig_0_33z = celloutsig_0_24z[2] ? celloutsig_0_7z[2] : celloutsig_0_31z;
  assign celloutsig_0_49z = celloutsig_0_24z[4] ? celloutsig_0_9z : celloutsig_0_39z[0];
  assign celloutsig_0_5z = celloutsig_0_1z[3] ? in_data[86] : in_data[94];
  assign celloutsig_1_3z = celloutsig_1_0z[7] ? celloutsig_1_1z : in_data[145];
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_0z[5] : celloutsig_1_1z;
  assign celloutsig_1_8z = celloutsig_1_2z[3] ? celloutsig_1_5z : celloutsig_1_3z;
  assign celloutsig_0_8z = celloutsig_0_1z[4] ? celloutsig_0_0z : _00_;
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_4z : celloutsig_0_5z;
  assign celloutsig_0_14z = celloutsig_0_2z[0] ? celloutsig_0_12z[5] : celloutsig_0_4z;
  assign celloutsig_0_25z = celloutsig_0_1z[1] ? celloutsig_0_7z[2] : _02_;
  assign celloutsig_0_27z = celloutsig_0_16z ? celloutsig_0_25z : celloutsig_0_16z;
  assign celloutsig_0_28z = _00_ ? celloutsig_0_4z : celloutsig_0_12z[4];
  assign celloutsig_0_0z = in_data[12] | ~(in_data[35]);
  assign celloutsig_0_31z = celloutsig_0_30z | ~(celloutsig_0_9z);
  assign celloutsig_0_4z = celloutsig_0_2z[4] | ~(celloutsig_0_1z[1]);
  assign celloutsig_1_1z = in_data[108] | ~(celloutsig_1_0z[3]);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_5z = celloutsig_1_0z[3] | ~(celloutsig_1_2z[4]);
  assign celloutsig_1_11z = celloutsig_1_3z | ~(celloutsig_1_8z);
  assign celloutsig_1_12z = celloutsig_1_9z[7] | ~(celloutsig_1_11z);
  assign celloutsig_1_14z = celloutsig_1_10z[1] | ~(celloutsig_1_11z);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_2z[2]);
  assign celloutsig_1_15z = celloutsig_1_9z[0] | ~(celloutsig_1_13z[1]);
  assign celloutsig_1_16z = celloutsig_1_9z[6] | ~(celloutsig_1_14z);
  assign celloutsig_1_17z = celloutsig_1_9z[1] | ~(celloutsig_1_2z[3]);
  assign celloutsig_0_9z = _04_ | ~(celloutsig_0_4z);
  assign celloutsig_0_15z = celloutsig_0_9z | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_16z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_0_17z = celloutsig_0_1z[1] | ~(celloutsig_0_8z);
  assign celloutsig_0_22z = celloutsig_0_9z | ~(celloutsig_0_6z);
  assign celloutsig_0_23z = in_data[55] | ~(celloutsig_0_17z);
  assign celloutsig_0_26z = celloutsig_0_10z[2] | ~(_05_);
  reg [3:0] _41_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _41_ <= 4'h0;
    else _41_ <= celloutsig_0_2z[5:2];
  assign { _06_[3], _04_, _00_, _06_[0] } = _41_;
  reg [5:0] _42_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _42_ <= 6'h00;
    else _42_ <= { celloutsig_0_1z[4:2], celloutsig_0_7z };
  assign { _07_[5], _05_, _07_[3:0] } = _42_;
  reg [2:0] _43_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _43_ <= 3'h0;
    else _43_ <= celloutsig_0_18z[6:4];
  assign { _01_, _02_, _03_ } = _43_;
  assign celloutsig_0_35z = { celloutsig_0_18z[8:7], celloutsig_0_26z } | celloutsig_0_7z;
  assign celloutsig_0_37z = { celloutsig_0_35z[1:0], celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_17z } | { in_data[47:38], celloutsig_0_16z };
  assign celloutsig_0_39z = celloutsig_0_10z[2:0] | { celloutsig_0_35z[0], celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_48z = { celloutsig_0_37z[10:2], _01_, _02_, _03_ } | { celloutsig_0_36z[6], celloutsig_0_37z };
  assign celloutsig_1_0z = in_data[125:118] | in_data[124:117];
  assign celloutsig_1_2z = in_data[153:149] | { in_data[168:165], celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[167:166], celloutsig_1_1z } | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[147:140], celloutsig_1_4z, celloutsig_1_8z } | { in_data[154], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_10z = celloutsig_1_7z | { celloutsig_1_0z[1], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_13z = { in_data[186], celloutsig_1_12z, celloutsig_1_5z } | { celloutsig_1_9z[9:8], celloutsig_1_8z };
  assign celloutsig_1_18z = celloutsig_1_2z[3:1] | { celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_1_19z = { celloutsig_1_18z[1:0], celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_15z } | { in_data[165:162], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_1z[3:1] | { _00_, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[5:2], celloutsig_0_0z } | { in_data[44:41], celloutsig_0_0z };
  assign celloutsig_0_18z = { _06_[3], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_2z } | { celloutsig_0_2z[4:3], _06_[3], _04_, _00_, _06_[0], celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } | in_data[44:39];
  assign celloutsig_0_24z = { in_data[63], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_16z } | { in_data[71:66], celloutsig_0_22z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_36z = 7'h00;
    else if (!clkin_data[64]) celloutsig_0_36z = { celloutsig_0_2z[5:2], celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[64]) celloutsig_0_10z = in_data[61:57];
  always_latch
    if (clkin_data[32]) celloutsig_0_12z = 8'h00;
    else if (!clkin_data[64]) celloutsig_0_12z = { celloutsig_0_10z[4:1], _06_[3], _04_, _00_, _06_[0] };
  assign _06_[2:1] = { _04_, _00_ };
  assign _07_[4] = _05_;
  assign { out_data[130:128], out_data[104:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
