Warning (10268): Verilog HDL information at test.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/test.v Line: 13
Warning (10268): Verilog HDL information at PISO.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/SourceCode/PISO.v Line: 13
Warning (10273): Verilog HDL warning at DE1_SoC.sv(9): extended using "x" or "z" File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/DE1_SoC.sv Line: 9
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at lab4cpu_cpu.v(1605): conditional expression evaluates to a constant File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v Line: 1605
Warning (10037): Verilog HDL or VHDL warning at lab4cpu_cpu.v(1607): conditional expression evaluates to a constant File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v Line: 1607
Warning (10037): Verilog HDL or VHDL warning at lab4cpu_cpu.v(1763): conditional expression evaluates to a constant File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v Line: 1763
Warning (10037): Verilog HDL or VHDL warning at lab4cpu_cpu.v(2587): conditional expression evaluates to a constant File: C:/Users/zz85/Desktop/Lab4_Stable_NIOS_transmit_work/Lab4_Stable_NIOS_transmit_work/db/ip/lab4cpu/submodules/lab4cpu_cpu.v Line: 2587
