# compile vhdl design source files
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/new/reg_file.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/new/MEM.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/new/EX.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/new/SSD.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/imports/new/MonoPulseGenerator.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/new/InstrFetch.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/new/Control.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/new/ID.vhd"
vhdl xil_defaultlib  "../../../2.5.1.srcs/sources_1/imports/new/test_env.vhd"

# Do not sort compile order
nosort
