###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:54:28 2021
#  Design:            Subsystem
#  Command:           timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix Subsystem_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin Sum7_out1_reg[13]/C 
Endpoint:   Sum7_out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.458
- Setup                         0.526
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.932
- Arrival Time                 33.959
= Slack Time                   10.973
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   10.973 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   10.973 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.207 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.208 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   24.987 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.008 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.011 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.081 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.021 | 
     | g2468/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.009 |  19.057 |   30.030 | 
     | g2468/Q             |   v   | n_324           | NO2I1HDX1 |  0.675 |  19.733 |   30.705 | 
     | FE_PHC211_n_324/A   |   v   | n_324           | DLY8HDX1  |  0.002 |  19.734 |   30.707 | 
     | FE_PHC211_n_324/Q   |   v   | FE_PHN211_n_324 | DLY8HDX1  | 14.223 |  33.958 |   44.930 | 
     | Sum7_out1_reg[13]/D |   v   | FE_PHN211_n_324 | DFRQHDX1  |  0.001 |  33.959 |   44.932 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -10.973 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -10.970 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -10.890 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -10.884 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.788 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.786 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.667 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.664 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.523 | 
     | Sum7_out1_reg[13]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.008 |   0.458 |  -10.515 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Sum7_out1_reg[11]/C 
Endpoint:   Sum7_out1_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.458
- Setup                         0.522
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.936
- Arrival Time                 33.959
= Slack Time                   10.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   10.977 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   10.977 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.211 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.212 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   24.990 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.012 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.015 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.085 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.025 | 
     | g2480/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.009 |  19.057 |   30.034 | 
     | g2480/Q             |   v   | n_312           | NO2I1HDX1 |  0.747 |  19.805 |   30.781 | 
     | FE_PHC229_n_312/A   |   v   | n_312           | DLY8HDX1  |  0.002 |  19.806 |   30.783 | 
     | FE_PHC229_n_312/Q   |   v   | FE_PHN229_n_312 | DLY8HDX1  | 14.152 |  33.958 |   44.935 | 
     | Sum7_out1_reg[11]/D |   v   | FE_PHN229_n_312 | DFRQHDX1  |  0.001 |  33.959 |   44.936 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -10.977 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -10.973 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -10.894 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -10.888 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.792 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.790 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.670 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.668 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.527 | 
     | Sum7_out1_reg[11]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.008 |   0.458 |  -10.519 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Sum7_out1_reg[14]/C 
Endpoint:   Sum7_out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.521
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.938
- Arrival Time                 33.932
= Slack Time                   11.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.006 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.006 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.240 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.241 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.020 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.041 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.044 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.114 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.054 | 
     | g2707/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.013 |  19.061 |   30.067 | 
     | g2707/Q             |   v   | n_85           | NO2I1HDX1 |  0.697 |  19.759 |   30.764 | 
     | FE_PHC204_n_85/A    |   v   | n_85           | DLY8HDX1  |  0.001 |  19.760 |   30.766 | 
     | FE_PHC204_n_85/Q    |   v   | FE_PHN204_n_85 | DLY8HDX1  | 14.170 |  33.930 |   44.936 | 
     | Sum7_out1_reg[14]/D |   v   | FE_PHN204_n_85 | DFRQHDX1  |  0.001 |  33.932 |   44.938 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.006 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.003 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -10.923 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -10.917 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.821 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.819 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.700 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.697 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.556 | 
     | Sum7_out1_reg[14]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -10.547 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Sum7_out1_reg[12]/C 
Endpoint:   Sum7_out1_reg[12]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.518
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.940
- Arrival Time                 33.887
= Slack Time                   11.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.054 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.054 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.288 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.288 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.067 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.089 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.092 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.162 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.102 | 
     | g2706/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.010 |  19.058 |   30.111 | 
     | g2706/Q             |   v   | n_86           | NO2I1HDX1 |  0.698 |  19.756 |   30.809 | 
     | FE_PHC210_n_86/A    |   v   | n_86           | DLY8HDX1  |  0.001 |  19.757 |   30.811 | 
     | FE_PHC210_n_86/Q    |   v   | FE_PHN210_n_86 | DLY8HDX1  | 14.128 |  33.886 |   44.939 | 
     | Sum7_out1_reg[12]/D |   v   | FE_PHN210_n_86 | DFRQHDX1  |  0.001 |  33.887 |   44.940 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.054 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.050 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -10.971 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -10.965 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.869 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.867 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.747 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.745 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.604 | 
     | Sum7_out1_reg[12]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -10.595 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Sum7_out1_reg[16]/C 
Endpoint:   Sum7_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.942
- Arrival Time                 33.872
= Slack Time                   11.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.071 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.071 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.305 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.306 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.084 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.106 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.109 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.179 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.119 | 
     | g2503/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.014 |  19.062 |   30.132 | 
     | g2503/Q             |   v   | n_289           | NO2I1HDX1 |  0.698 |  19.760 |   30.831 | 
     | FE_PHC205_n_289/A   |   v   | n_289           | DLY8HDX1  |  0.001 |  19.761 |   30.832 | 
     | FE_PHC205_n_289/Q   |   v   | FE_PHN205_n_289 | DLY8HDX1  | 14.109 |  33.870 |   44.941 | 
     | Sum7_out1_reg[16]/D |   v   | FE_PHN205_n_289 | DFRQHDX1  |  0.001 |  33.872 |   44.942 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.071 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.067 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -10.988 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -10.982 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.886 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.884 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.764 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.762 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.621 | 
     | Sum7_out1_reg[16]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -10.612 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Sum7_out1_reg[15]/C 
Endpoint:   Sum7_out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.517
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.942
- Arrival Time                 33.866
= Slack Time                   11.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.076 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.076 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.311 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.311 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.090 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.111 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.114 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.184 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.124 | 
     | g2637/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.013 |  19.061 |   30.137 | 
     | g2637/Q             |   v   | n_155           | NO2I1HDX1 |  0.690 |  19.752 |   30.828 | 
     | FE_PHC196_n_155/A   |   v   | n_155           | DLY8HDX1  |  0.001 |  19.753 |   30.829 | 
     | FE_PHC196_n_155/Q   |   v   | FE_PHN196_n_155 | DLY8HDX1  | 14.111 |  33.864 |   44.940 | 
     | Sum7_out1_reg[15]/D |   v   | FE_PHN196_n_155 | DFRQHDX1  |  0.001 |  33.866 |   44.942 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.076 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.073 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -10.994 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -10.987 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.891 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.889 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.770 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.767 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.626 | 
     | Sum7_out1_reg[15]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -10.617 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Sum7_out1_reg[17]/C 
Endpoint:   Sum7_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.518
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.941
- Arrival Time                 33.854
= Slack Time                   11.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.088 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.088 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.322 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.322 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.101 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.123 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.126 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.196 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.136 | 
     | g2680/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.021 |  19.069 |   30.156 | 
     | g2680/Q             |   v   | n_112           | NO2I1HDX1 |  0.668 |  19.737 |   30.825 | 
     | FE_PHC189_n_112/A   |   v   | n_112           | DLY8HDX1  |  0.001 |  19.738 |   30.826 | 
     | FE_PHC189_n_112/Q   |   v   | FE_PHN189_n_112 | DLY8HDX1  | 14.114 |  33.852 |   44.940 | 
     | Sum7_out1_reg[17]/D |   v   | FE_PHN189_n_112 | DFRQHDX1  |  0.001 |  33.854 |   44.941 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.088 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.084 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.005 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -10.999 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.903 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.901 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.781 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.779 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.638 | 
     | Sum7_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -10.629 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Sum8_out1_reg[18]/C 
Endpoint:   Sum8_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.512
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.947
- Arrival Time                 33.821
= Slack Time                   11.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.126 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.127 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.361 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.361 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.140 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.162 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.165 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.234 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.174 | 
     | g2484/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.022 |  19.070 |   30.197 | 
     | g2484/Q             |   v   | n_308           | NO2I1HDX1 |  0.680 |  19.750 |   30.877 | 
     | FE_PHC148_n_308/A   |   v   | n_308           | DLY8HDX1  |  0.001 |  19.752 |   30.878 | 
     | FE_PHC148_n_308/Q   |   v   | FE_PHN148_n_308 | DLY8HDX1  | 14.068 |  33.820 |   44.946 | 
     | Sum8_out1_reg[18]/D |   v   | FE_PHN148_n_308 | DFRQHDX1  |  0.001 |  33.821 |   44.947 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.126 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.123 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.044 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -11.038 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.942 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.940 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.820 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.817 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.677 | 
     | Sum8_out1_reg[18]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.010 |   0.459 |  -10.667 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Sum8_out1_reg[17]/C 
Endpoint:   Sum8_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.520
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 33.804
= Slack Time                   11.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.134 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.134 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.368 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.369 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.148 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.169 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.172 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.242 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.182 | 
     | g2483/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.014 |  19.062 |   30.196 | 
     | g2483/Q             |   v   | n_309           | NO2I1HDX1 |  0.621 |  19.683 |   30.817 | 
     | FE_PHC146_n_309/A   |   v   | n_309           | DLY8HDX1  |  0.001 |  19.684 |   30.818 | 
     | FE_PHC146_n_309/Q   |   v   | FE_PHN146_n_309 | DLY8HDX1  | 14.118 |  33.803 |   44.936 | 
     | Sum8_out1_reg[17]/D |   v   | FE_PHN146_n_309 | DFRQHDX1  |  0.001 |  33.804 |   44.937 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.134 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.131 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.051 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -11.045 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -10.949 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -10.947 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.828 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.825 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.449 |  -10.684 | 
     | Sum8_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.008 |   0.457 |  -10.676 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Sum9_out1_reg[19]/C 
Endpoint:   Sum9_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.511
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.948
- Arrival Time                 33.753
= Slack Time                   11.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.195 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.195 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.429 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.430 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.209 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.230 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.233 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.303 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.243 | 
     | g2626/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.022 |  19.070 |   30.265 | 
     | g2626/Q             |   v   | n_166           | NO2I1HDX1 |  0.658 |  19.728 |   30.923 | 
     | FE_PHC136_n_166/A   |   v   | n_166           | DLY8HDX1  |  0.001 |  19.730 |   30.924 | 
     | FE_PHC136_n_166/Q   |   v   | FE_PHN136_n_166 | DLY8HDX1  | 14.022 |  33.752 |   44.947 | 
     | Sum9_out1_reg[19]/D |   v   | FE_PHN136_n_166 | DFRQHDX1  |  0.001 |  33.753 |   44.948 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.195 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.192 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.112 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -11.106 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -11.010 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -11.008 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.889 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.886 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.745 | 
     | Sum9_out1_reg[19]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -10.736 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Sum8_out1_reg[20]/C 
Endpoint:   Sum8_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.465
- Setup                         0.511
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.955
- Arrival Time                 33.748
= Slack Time                   11.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.207 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.207 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.441 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.442 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.220 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.242 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.245 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.315 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.255 | 
     | g2725/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.022 |  19.070 |   30.277 | 
     | g2725/Q             |   v   | n_67           | NO2I1HDX1 |  0.571 |  19.641 |   30.847 | 
     | FE_PHC167_n_67/A    |   v   | n_67           | DLY8HDX1  |  0.000 |  19.641 |   30.847 | 
     | FE_PHC167_n_67/Q    |   v   | FE_PHN167_n_67 | DLY8HDX1  | 14.108 |  33.748 |   44.955 | 
     | Sum8_out1_reg[20]/D |   v   | FE_PHN167_n_67 | DFRQHDX1  |  0.000 |  33.748 |   44.955 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.207 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.203 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.124 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.120 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.027 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.024 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -10.901 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -10.895 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.750 | 
     | Sum8_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.465 |  -10.741 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Sum8_out1_reg[19]/C 
Endpoint:   Sum8_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.946
- Arrival Time                 33.737
= Slack Time                   11.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.208 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.208 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.443 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.443 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.222 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.244 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.246 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.316 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.256 | 
     | g2469/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.021 |  19.069 |   30.277 | 
     | g2469/Q             |   v   | n_323           | NO2I1HDX1 |  0.604 |  19.673 |   30.882 | 
     | FE_PHC186_n_323/A   |   v   | n_323           | DLY8HDX1  |  0.000 |  19.673 |   30.882 | 
     | FE_PHC186_n_323/Q   |   v   | FE_PHN186_n_323 | DLY8HDX1  | 14.063 |  33.736 |   44.945 | 
     | Sum8_out1_reg[19]/D |   v   | FE_PHN186_n_323 | DFRQHDX1  |  0.001 |  33.737 |   44.946 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.208 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.205 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.126 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -11.119 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -11.024 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -11.022 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -10.902 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -10.899 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -10.759 | 
     | Sum8_out1_reg[19]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -10.749 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Sum6_out1_reg[15]/C 
Endpoint:   Sum6_out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.512
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.944
- Arrival Time                 33.721
= Slack Time                   11.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.223 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.223 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.457 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.458 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.236 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.258 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.261 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.331 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.271 | 
     | g2635/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.030 |  19.078 |   30.301 | 
     | g2635/Q             |   v   | n_157           | NO2I1HDX1 |  0.530 |  19.608 |   30.831 | 
     | FE_PHC187_n_157/A   |   v   | n_157           | DLY8HDX1  |  0.000 |  19.608 |   30.831 | 
     | FE_PHC187_n_157/Q   |   v   | FE_PHN187_n_157 | DLY8HDX1  | 14.113 |  33.721 |   44.944 | 
     | Sum6_out1_reg[15]/D |   v   | FE_PHN187_n_157 | DFRQHDX1  |  0.000 |  33.721 |   44.944 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.223 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.219 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.140 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.136 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.043 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.040 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -10.917 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -10.911 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.453 |  -10.770 | 
     | Sum6_out1_reg[15]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.456 |  -10.767 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Sum8_out1_reg[22]/C 
Endpoint:   Sum8_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.465
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.960
- Arrival Time                 33.693
= Slack Time                   11.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.267 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.267 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.501 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.502 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.281 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.302 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.305 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.375 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.315 | 
     | g2726/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.027 |  19.075 |   30.342 | 
     | g2726/Q             |   v   | n_66           | NO2I1HDX1 |  0.583 |  19.658 |   30.925 | 
     | FE_PHC212_n_66/A    |   v   | n_66           | DLY8HDX1  |  0.000 |  19.658 |   30.925 | 
     | FE_PHC212_n_66/Q    |   v   | FE_PHN212_n_66 | DLY8HDX1  | 14.035 |  33.693 |   44.960 | 
     | Sum8_out1_reg[22]/D |   v   | FE_PHN212_n_66 | DFRQHDX1  |  0.000 |  33.693 |   44.960 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.267 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.263 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.184 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.180 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.087 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.084 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -10.961 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -10.955 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.810 | 
     | Sum8_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.465 |  -10.801 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Sum9_out1_reg[21]/C 
Endpoint:   Sum9_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.465
- Setup                         0.502
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.964
- Arrival Time                 33.678
= Slack Time                   11.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.286 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.286 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.521 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.521 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.300 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.321 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.324 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.394 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.334 | 
     | g2732/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.028 |  19.076 |   30.362 | 
     | g2732/Q             |   v   | n_60           | NO2I1HDX1 |  0.584 |  19.660 |   30.946 | 
     | FE_PHC147_n_60/A    |   v   | n_60           | DLY8HDX1  |  0.000 |  19.660 |   30.946 | 
     | FE_PHC147_n_60/Q    |   v   | FE_PHN147_n_60 | DLY8HDX1  | 14.017 |  33.678 |   44.964 | 
     | Sum9_out1_reg[21]/D |   v   | FE_PHN147_n_60 | DFRQHDX1  |  0.000 |  33.678 |   44.964 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.286 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.283 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.204 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.199 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.106 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.103 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -10.980 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -10.974 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.830 | 
     | Sum9_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.465 |  -10.821 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Sum7_out1_reg[18]/C 
Endpoint:   Sum7_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.465
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.953
- Arrival Time                 33.635
= Slack Time                   11.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.318 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.318 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.553 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.553 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.332 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.354 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.356 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.426 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.366 | 
     | g2755/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.032 |  19.080 |   30.398 | 
     | g2755/Q             |   v   | n_37           | NO2I1HDX1 |  0.489 |  19.569 |   30.888 | 
     | FE_PHC192_n_37/A    |   v   | n_37           | DLY8HDX1  |  0.000 |  19.569 |   30.888 | 
     | FE_PHC192_n_37/Q    |   v   | FE_PHN192_n_37 | DLY8HDX1  | 14.064 |  33.634 |   44.952 | 
     | Sum7_out1_reg[18]/D |   v   | FE_PHN192_n_37 | DFRQHDX1  |  0.001 |  33.635 |   44.953 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.318 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.315 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.236 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.231 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.138 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.135 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.012 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.006 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.862 | 
     | Sum7_out1_reg[18]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.465 |  -10.853 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Sum6_out1_reg[14]/C 
Endpoint:   Sum6_out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.952
- Arrival Time                 33.626
= Slack Time                   11.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.326 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.326 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.560 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.561 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.339 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.361 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.364 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.434 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.374 | 
     | g2672/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.030 |  19.078 |   30.404 | 
     | g2672/Q             |   v   | n_120           | NO2I1HDX1 |  0.526 |  19.605 |   30.931 | 
     | FE_PHC159_n_120/A   |   v   | n_120           | DLY8HDX1  |  0.000 |  19.605 |   30.931 | 
     | FE_PHC159_n_120/Q   |   v   | FE_PHN159_n_120 | DLY8HDX1  | 14.021 |  33.626 |   44.952 | 
     | Sum6_out1_reg[14]/D |   v   | FE_PHN159_n_120 | DFRQHDX1  |  0.000 |  33.626 |   44.952 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.326 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.322 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.243 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.239 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.146 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.143 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.020 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -11.014 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.453 |  -10.873 | 
     | Sum6_out1_reg[14]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.456 |  -10.870 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Sum5_out1_reg[18]/C 
Endpoint:   Sum5_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.952
- Arrival Time                 33.617
= Slack Time                   11.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.335 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.336 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.570 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.570 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.349 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.371 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.374 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.443 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.383 | 
     | g2749/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.032 |  19.080 |   30.415 | 
     | g2749/Q             |   v   | n_43           | NO2I1HDX1 |  0.550 |  19.630 |   30.965 | 
     | FE_PHC235_n_43/A    |   v   | n_43           | DLY8HDX1  |  0.000 |  19.630 |   30.965 | 
     | FE_PHC235_n_43/Q    |   v   | FE_PHN235_n_43 | DLY8HDX1  | 13.986 |  33.617 |   44.952 | 
     | Sum5_out1_reg[18]/D |   v   | FE_PHN235_n_43 | DFRQHDX1  |  0.000 |  33.617 |   44.952 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.335 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.332 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.253 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.248 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.155 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.152 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.030 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -11.024 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.453 |  -10.883 | 
     | Sum5_out1_reg[18]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.004 |   0.457 |  -10.879 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Sum9_out1_reg[20]/C 
Endpoint:   Sum9_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.466
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.960
- Arrival Time                 33.597
= Slack Time                   11.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.363 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.363 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.597 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.598 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.377 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.398 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.401 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.471 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.411 | 
     | g2708/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.022 |  19.070 |   30.433 | 
     | g2708/Q             |   v   | n_84           | NO2I1HDX1 |  0.503 |  19.573 |   30.936 | 
     | FE_PHC124_n_84/A    |   v   | n_84           | DLY8HDX1  |  0.000 |  19.573 |   30.936 | 
     | FE_PHC124_n_84/Q    |   v   | FE_PHN124_n_84 | DLY8HDX1  | 14.024 |  33.597 |   44.960 | 
     | Sum9_out1_reg[20]/D |   v   | FE_PHN124_n_84 | DFRQHDX1  |  0.000 |  33.597 |   44.960 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.363 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.359 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.280 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.276 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.183 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.180 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.057 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.051 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.906 | 
     | Sum9_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.466 |  -10.897 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Sum7_out1_reg[22]/C 
Endpoint:   Sum7_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.461
- Setup                         0.496
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.965
- Arrival Time                 33.572
= Slack Time                   11.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.392 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.393 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.627 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.627 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.406 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.428 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.431 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.501 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.441 | 
     | g2751/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.028 |  19.076 |   30.468 | 
     | g2751/Q             |   v   | n_41           | NO2I1HDX1 |  0.573 |  19.649 |   31.042 | 
     | FE_PHC224_n_41/A    |   v   | n_41           | DLY8HDX1  |  0.000 |  19.649 |   31.042 | 
     | FE_PHC224_n_41/Q    |   v   | FE_PHN224_n_41 | DLY8HDX1  | 13.923 |  33.572 |   44.964 | 
     | Sum7_out1_reg[22]/D |   v   | FE_PHN224_n_41 | DFRQHDX1  |  0.001 |  33.572 |   44.965 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.392 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.389 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.310 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.305 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.212 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.209 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.087 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.081 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.936 | 
     | Sum7_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.005 |   0.461 |  -10.931 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Sum9_out1_reg[22]/C 
Endpoint:   Sum9_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.466
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.961
- Arrival Time                 33.551
= Slack Time                   11.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.410 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.410 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.645 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.645 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.424 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.446 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.449 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.518 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.458 | 
     | g2739/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.028 |  19.076 |   30.487 | 
     | g2739/Q             |   v   | n_53           | NO2I1HDX1 |  0.484 |  19.560 |   30.970 | 
     | FE_PHC214_n_53/A    |   v   | n_53           | DLY8HDX1  |  0.000 |  19.560 |   30.970 | 
     | FE_PHC214_n_53/Q    |   v   | FE_PHN214_n_53 | DLY8HDX1  | 13.990 |  33.550 |   44.960 | 
     | Sum9_out1_reg[22]/D |   v   | FE_PHN214_n_53 | DFRQHDX1  |  0.001 |  33.551 |   44.961 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.410 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.407 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.328 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.323 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.230 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.227 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.104 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.098 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.954 | 
     | Sum9_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.466 |  -10.945 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Sum6_out1_reg[16]/C 
Endpoint:   Sum6_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.456
- Setup                         0.509
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.946
- Arrival Time                 33.533
= Slack Time                   11.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.413 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.413 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.647 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.648 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.427 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.448 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.451 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.521 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.461 | 
     | g2673/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.029 |  19.077 |   30.490 | 
     | g2673/Q             |   v   | n_119           | NO2I1HDX1 |  0.455 |  19.531 |   30.944 | 
     | FE_PHC165_n_119/A   |   v   | n_119           | DLY8HDX1  |  0.000 |  19.531 |   30.944 | 
     | FE_PHC165_n_119/Q   |   v   | FE_PHN165_n_119 | DLY8HDX1  | 14.002 |  33.533 |   44.946 | 
     | Sum6_out1_reg[16]/D |   v   | FE_PHN165_n_119 | DFRQHDX1  |  0.000 |  33.533 |   44.946 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.413 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.410 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.330 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.326 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.233 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.230 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.107 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -11.102 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.452 |  -10.960 | 
     | Sum6_out1_reg[16]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.456 |  -10.957 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Sum7_out1_reg[19]/C 
Endpoint:   Sum7_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.465
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.960
- Arrival Time                 33.534
= Slack Time                   11.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.426 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.426 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.660 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.661 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.440 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.461 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.464 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.534 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.474 | 
     | g2754/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.032 |  19.080 |   30.506 | 
     | g2754/Q             |   v   | n_38           | NO2I1HDX1 |  0.454 |  19.535 |   30.960 | 
     | FE_PHC171_n_38/A    |   v   | n_38           | DLY8HDX1  |  0.001 |  19.535 |   30.961 | 
     | FE_PHC171_n_38/Q    |   v   | FE_PHN171_n_38 | DLY8HDX1  | 13.998 |  33.534 |   44.960 | 
     | Sum7_out1_reg[19]/D |   v   | FE_PHN171_n_38 | DFRQHDX1  |  0.000 |  33.534 |   44.960 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.426 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.422 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.343 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.339 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.246 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.243 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.120 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.114 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -10.969 | 
     | Sum7_out1_reg[19]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.465 |  -10.961 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Sum7_out1_reg[20]/C 
Endpoint:   Sum7_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.502
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.962
- Arrival Time                 33.500
= Slack Time                   11.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.462 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.463 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.697 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.697 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.476 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.498 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.501 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.570 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.510 | 
     | g2676/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.032 |  19.080 |   30.542 | 
     | g2676/Q             |   v   | n_116           | NO2I1HDX1 |  0.468 |  19.548 |   31.010 | 
     | FE_PHC154_n_116/A   |   v   | n_116           | DLY8HDX1  |  0.000 |  19.548 |   31.010 | 
     | FE_PHC154_n_116/Q   |   v   | FE_PHN154_n_116 | DLY8HDX1  | 13.951 |  33.499 |   44.961 | 
     | Sum7_out1_reg[20]/D |   v   | FE_PHN154_n_116 | DFRQHDX1  |  0.001 |  33.500 |   44.962 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.462 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.459 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.380 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.375 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.282 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.279 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.157 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.151 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.006 | 
     | Sum7_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.463 |  -10.999 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Sum5_out1_reg[20]/C 
Endpoint:   Sum5_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.464
- Setup                         0.496
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.968
- Arrival Time                 33.503
= Slack Time                   11.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.464 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.465 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.699 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.699 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.478 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.500 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.503 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.572 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.512 | 
     | g2723/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.033 |  19.081 |   30.545 | 
     | g2723/Q             |   v   | n_69           | NO2I1HDX1 |  0.481 |  19.562 |   31.026 | 
     | FE_PHC237_n_69/A    |   v   | n_69           | DLY8HDX1  |  0.000 |  19.562 |   31.026 | 
     | FE_PHC237_n_69/Q    |   v   | FE_PHN237_n_69 | DLY8HDX1  | 13.941 |  33.503 |   44.968 | 
     | Sum5_out1_reg[20]/D |   v   | FE_PHN237_n_69 | DFRQHDX1  |  0.000 |  33.503 |   44.968 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.464 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.461 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.382 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.377 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.284 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.281 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.159 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.153 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.008 | 
     | Sum5_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.008 |   0.464 |  -11.000 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Sum5_out1_reg[19]/C 
Endpoint:   Sum5_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.457
- Setup                         0.502
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.954
- Arrival Time                 33.489
= Slack Time                   11.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.466 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.466 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.700 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.701 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.479 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.501 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.504 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.574 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.514 | 
     | g2681/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.031 |  19.079 |   30.545 | 
     | g2681/Q             |   v   | n_111           | NO2I1HDX1 |  0.452 |  19.532 |   30.997 | 
     | FE_PHC228_n_111/A   |   v   | n_111           | DLY8HDX1  |  0.000 |  19.532 |   30.997 | 
     | FE_PHC228_n_111/Q   |   v   | FE_PHN228_n_111 | DLY8HDX1  | 13.957 |  33.489 |   44.954 | 
     | Sum5_out1_reg[19]/D |   v   | FE_PHN228_n_111 | DFRQHDX1  |  0.000 |  33.489 |   44.954 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.466 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.462 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.383 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.378 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.285 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.282 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.160 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -11.154 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.453 |  -11.013 | 
     | Sum5_out1_reg[19]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.004 |   0.457 |  -11.009 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Sum6_out1_reg[13]/C 
Endpoint:   Sum6_out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.455
- Setup                         0.497
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.959
- Arrival Time                 33.477
= Slack Time                   11.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.482 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.482 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.717 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.717 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.496 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.518 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.520 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.590 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.530 | 
     | g2722/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.030 |  19.078 |   30.561 | 
     | g2722/Q             |   v   | n_70           | NO2I1HDX1 |  0.444 |  19.522 |   31.004 | 
     | FE_PHC153_n_70/A    |   v   | n_70           | DLY8HDX1  |  0.000 |  19.522 |   31.004 | 
     | FE_PHC153_n_70/Q    |   v   | FE_PHN153_n_70 | DLY8HDX1  | 13.955 |  33.477 |   44.959 | 
     | Sum6_out1_reg[13]/D |   v   | FE_PHN153_n_70 | DFRQHDX1  |  0.000 |  33.477 |   44.959 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.482 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.479 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.400 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.395 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.302 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.299 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.176 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -11.171 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.452 |  -11.030 | 
     | Sum6_out1_reg[13]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.455 |  -11.027 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Sum9_out1_reg[17]/C 
Endpoint:   Sum9_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.496
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.963
- Arrival Time                 33.447
= Slack Time                   11.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.516 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.517 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.751 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.751 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.530 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.552 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.555 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.624 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.564 | 
     | g2694/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.022 |  19.070 |   30.586 | 
     | g2694/Q             |   v   | n_98           | NO2I1HDX1 |  0.442 |  19.512 |   31.028 | 
     | FE_PHC120_n_98/A    |   v   | n_98           | DLY8HDX1  |  0.000 |  19.512 |   31.028 | 
     | FE_PHC120_n_98/Q    |   v   | FE_PHN120_n_98 | DLY8HDX1  | 13.935 |  33.447 |   44.963 | 
     | Sum9_out1_reg[17]/D |   v   | FE_PHN120_n_98 | DFRQHDX1  |  0.000 |  33.447 |   44.963 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.516 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.513 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.434 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.006 |   0.089 |  -11.428 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.096 |   0.185 |  -11.332 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.186 |  -11.330 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.120 |   0.306 |  -11.210 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.003 |   0.309 |  -11.207 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.140 |   0.450 |  -11.067 | 
     | Sum9_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.009 |   0.459 |  -11.057 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Sum7_out1_reg[21]/C 
Endpoint:   Sum7_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.497
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.967
- Arrival Time                 33.444
= Slack Time                   11.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.523 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.523 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.757 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.758 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.537 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.558 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.561 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.631 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.571 | 
     | g2638/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.032 |  19.080 |   30.603 | 
     | g2638/Q             |   v   | n_154           | NO2I1HDX1 |  0.450 |  19.531 |   31.053 | 
     | FE_PHC149_n_154/A   |   v   | n_154           | DLY8HDX1  |  0.000 |  19.531 |   31.053 | 
     | FE_PHC149_n_154/Q   |   v   | FE_PHN149_n_154 | DLY8HDX1  | 13.913 |  33.443 |   44.966 | 
     | Sum7_out1_reg[21]/D |   v   | FE_PHN149_n_154 | DFRQHDX1  |  0.001 |  33.444 |   44.967 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.523 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.520 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.440 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.436 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.343 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.340 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.217 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.211 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.066 | 
     | Sum7_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.463 |  -11.060 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Sum6_out1_reg[20]/C 
Endpoint:   Sum6_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.496
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.968
- Arrival Time                 33.380
= Slack Time                   11.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.587 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.587 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.822 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.822 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.601 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.623 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.625 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.695 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.635 | 
     | g2467/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.033 |  19.081 |   30.668 | 
     | g2467/Q             |   v   | FE_PHN158_n_325 | NO2I1HDX1 |  0.395 |  19.476 |   31.063 | 
     | FE_PHC158_n_325/A   |   v   | FE_PHN158_n_325 | DLY8HDX1  |  0.000 |  19.476 |   31.063 | 
     | FE_PHC158_n_325/Q   |   v   | n_325           | DLY8HDX1  | 13.903 |  33.380 |   44.967 | 
     | Sum6_out1_reg[20]/D |   v   | n_325           | DFRQHDX1  |  0.001 |  33.380 |   44.968 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.587 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.584 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.505 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.500 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.407 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.404 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.281 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.275 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.131 | 
     | Sum6_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.463 |  -11.124 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Sum6_out1_reg[19]/C 
Endpoint:   Sum6_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.464
- Setup                         0.493
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.970
- Arrival Time                 33.354
= Slack Time                   11.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.617 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.617 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   23.851 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   23.852 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.630 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.652 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.655 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.725 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.665 | 
     | g2698/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.032 |  19.081 |   30.697 | 
     | g2698/Q             |   v   | FE_PHN125_n_94 | NO2I1HDX1 |  0.375 |  19.455 |   31.072 | 
     | FE_PHC125_n_94/A    |   v   | FE_PHN125_n_94 | DLY8HDX1  |  0.000 |  19.455 |   31.072 | 
     | FE_PHC125_n_94/Q    |   v   | n_94           | DLY8HDX1  | 13.899 |  33.354 |   44.970 | 
     | Sum6_out1_reg[19]/D |   v   | n_94           | DFRQHDX1  |  0.000 |  33.354 |   44.970 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.617 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.613 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.534 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.530 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.437 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.434 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.311 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.305 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.160 | 
     | Sum6_out1_reg[19]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.464 |  -11.153 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Sum8_out1_reg[21]/C 
Endpoint:   Sum8_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.465
- Setup                         0.489
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.976
- Arrival Time                 33.337
= Slack Time                   11.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.639 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.639 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.874 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.874 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.653 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.674 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.677 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.747 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.687 | 
     | g2623/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.026 |  19.074 |   30.713 | 
     | g2623/Q             |   v   | n_169           | NO2I1HDX1 |  0.396 |  19.470 |   31.109 | 
     | FE_PHC133_n_169/A   |   v   | n_169           | DLY8HDX1  |  0.000 |  19.470 |   31.109 | 
     | FE_PHC133_n_169/Q   |   v   | FE_PHN133_n_169 | DLY8HDX1  | 13.866 |  33.337 |   44.976 | 
     | Sum8_out1_reg[21]/D |   v   | FE_PHN133_n_169 | DFRQHDX1  |  0.000 |  33.337 |   44.976 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.639 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.636 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.557 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.552 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.459 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.456 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.333 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.327 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.183 | 
     | Sum8_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.465 |  -11.174 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Sum5_out1_reg[21]/C 
Endpoint:   Sum5_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.465
- Setup                         0.489
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.976
- Arrival Time                 33.309
= Slack Time                   11.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.667 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.667 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   23.901 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   23.901 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   25.680 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.022 |  14.035 |   25.702 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.003 |  16.038 |   27.705 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.070 |  16.108 |   27.775 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.940 |  19.048 |   30.715 | 
     | g2683/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.033 |  19.081 |   30.747 | 
     | g2683/Q             |   v   | n_109           | NO2I1HDX1 |  0.355 |  19.436 |   31.102 | 
     | FE_PHC243_n_109/A   |   v   | n_109           | DLY8HDX1  |  0.000 |  19.436 |   31.103 | 
     | FE_PHC243_n_109/Q   |   v   | FE_PHN243_n_109 | DLY8HDX1  | 13.873 |  33.309 |   44.976 | 
     | Sum5_out1_reg[21]/D |   v   | FE_PHN243_n_109 | DFRQHDX1  |  0.000 |  33.309 |   44.976 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.666 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.663 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.584 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.579 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.486 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.483 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.361 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.355 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.210 | 
     | Sum5_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.008 |   0.465 |  -11.202 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Sum6_out1_reg[21]/C 
Endpoint:   Sum6_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.463
- Setup                         0.485
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.979
- Arrival Time                 33.198
= Slack Time                   11.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.780 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.780 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   24.015 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   24.015 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   25.794 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.022 |  14.035 |   25.815 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.003 |  16.038 |   27.818 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.070 |  16.108 |   27.888 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.940 |  19.048 |   30.828 | 
     | g2753/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.033 |  19.081 |   30.861 | 
     | g2753/Q             |   v   | FE_PHN107_n_39 | NO2I1HDX1 |  0.301 |  19.382 |   31.162 | 
     | FE_PHC107_n_39/A    |   v   | FE_PHN107_n_39 | DLY8HDX1  |  0.000 |  19.382 |   31.162 | 
     | FE_PHC107_n_39/Q    |   v   | n_39           | DLY8HDX1  | 13.816 |  33.198 |   44.978 | 
     | Sum6_out1_reg[21]/D |   v   | n_39           | DFRQHDX1  |  0.000 |  33.198 |   44.979 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.780 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -11.777 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -11.698 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -11.693 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -11.600 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -11.597 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -11.474 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.006 |   0.312 |  -11.468 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.145 |   0.456 |  -11.324 | 
     | Sum6_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.463 |  -11.317 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Sum6_out1_reg[2]/C 
Endpoint:   Sum6_out1_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.451
- Setup                         0.530
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.921
- Arrival Time                 31.855
= Slack Time                   13.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.066 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.066 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.301 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.301 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.080 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.122 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   29.896 | 
     | g2504/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.048 |  16.878 |   29.944 | 
     | g2504/Q            |   v   | n_288           | NO2I1HDX1 |  0.740 |  17.618 |   30.684 | 
     | FE_PHC217_n_288/A  |   v   | n_288           | DLY8HDX1  |  0.002 |  17.620 |   30.686 | 
     | FE_PHC217_n_288/Q  |   v   | FE_PHN217_n_288 | DLY8HDX1  | 14.233 |  31.853 |   44.919 | 
     | Sum6_out1_reg[2]/D |   v   | FE_PHN217_n_288 | DFRQHDX1  |  0.002 |  31.855 |   44.921 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.066 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.063 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -12.984 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -12.979 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -12.886 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -12.883 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.120 |   0.303 |  -12.763 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.006 |   0.309 |  -12.757 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.139 |   0.448 |  -12.619 | 
     | Sum6_out1_reg[2]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.003 |   0.451 |  -12.615 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Sum4_out1_reg[5]/C 
Endpoint:   Sum4_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.458
- Setup                         0.526
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.932
- Arrival Time                 31.821
= Slack Time                   13.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.112 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.112 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   25.346 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   25.347 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   27.125 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.042 |  14.056 |   27.168 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.774 |  16.830 |   29.942 | 
     | g2760/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.052 |  16.882 |   29.994 | 
     | g2760/Q            |   v   | n_32           | NO2I1HDX1 |  0.714 |  17.596 |   30.708 | 
     | FE_PHC245_n_32/A   |   v   | n_32           | DLY8HDX1  |  0.002 |  17.598 |   30.710 | 
     | FE_PHC245_n_32/Q   |   v   | FE_PHN245_n_32 | DLY8HDX1  | 14.221 |  31.819 |   44.931 | 
     | Sum4_out1_reg[5]/D |   v   | FE_PHN245_n_32 | DFRQHDX1  |  0.002 |  31.821 |   44.932 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.112 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.108 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.029 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.025 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -12.932 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -12.928 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.120 |   0.303 |  -12.809 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.310 |  -12.802 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.142 |   0.452 |  -12.660 | 
     | Sum4_out1_reg[5]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.006 |   0.458 |  -12.654 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Sum6_out1_reg[7]/C 
Endpoint:   Sum6_out1_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.451
- Setup                         0.522
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.929
- Arrival Time                 31.749
= Slack Time                   13.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.180 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.180 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.414 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.415 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.193 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.236 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.010 | 
     | g2678/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.054 |  16.884 |   30.064 | 
     | g2678/Q            |   v   | n_114           | NO2I1HDX1 |  0.705 |  17.589 |   30.769 | 
     | FE_PHC184_n_114/A  |   v   | n_114           | DLY8HDX1  |  0.001 |  17.591 |   30.771 | 
     | FE_PHC184_n_114/Q  |   v   | FE_PHN184_n_114 | DLY8HDX1  | 14.157 |  31.748 |   44.928 | 
     | Sum6_out1_reg[7]/D |   v   | FE_PHN184_n_114 | DFRQHDX1  |  0.001 |  31.749 |   44.929 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.180 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.176 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.097 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.093 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.000 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -12.997 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -12.874 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.307 |  -12.872 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.143 |   0.451 |  -12.729 | 
     | Sum6_out1_reg[7]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.001 |   0.451 |  -12.728 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Sum4_out1_reg[4]/C 
Endpoint:   Sum4_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.450
- Setup                         0.525
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.925
- Arrival Time                 31.736
= Slack Time                   13.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.188 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.188 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   25.423 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   25.423 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   27.202 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.042 |  14.056 |   27.244 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.774 |  16.830 |   30.019 | 
     | g2747/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.053 |  16.883 |   30.071 | 
     | g2747/Q            |   v   | n_45           | NO2I1HDX1 |  0.691 |  17.574 |   30.763 | 
     | FE_PHC240_n_45/A   |   v   | n_45           | DLY8HDX1  |  0.002 |  17.576 |   30.764 | 
     | FE_PHC240_n_45/Q   |   v   | FE_PHN240_n_45 | DLY8HDX1  | 14.159 |  31.735 |   44.923 | 
     | Sum4_out1_reg[4]/D |   v   | FE_PHN240_n_45 | DFRQHDX1  |  0.001 |  31.736 |   44.925 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.188 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.185 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.106 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.101 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.008 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.005 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.120 |   0.303 |  -12.885 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.006 |   0.309 |  -12.879 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.139 |   0.448 |  -12.741 | 
     | Sum4_out1_reg[4]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.450 |  -12.738 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Sum6_out1_reg[3]/C 
Endpoint:   Sum6_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.458
- Setup                         0.524
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.934
- Arrival Time                 31.737
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.197 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.197 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   25.432 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   25.432 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   27.211 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.042 |  14.056 |   27.253 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.774 |  16.830 |   30.027 | 
     | g2702/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.048 |  16.878 |   30.075 | 
     | g2702/Q            |   v   | n_90           | NO2I1HDX1 |  0.700 |  17.578 |   30.775 | 
     | FE_PHC194_n_90/A   |   v   | n_90           | DLY8HDX1  |  0.001 |  17.580 |   30.777 | 
     | FE_PHC194_n_90/Q   |   v   | FE_PHN194_n_90 | DLY8HDX1  | 14.156 |  31.736 |   44.932 | 
     | Sum6_out1_reg[3]/D |   v   | FE_PHN194_n_90 | DFRQHDX1  |  0.001 |  31.737 |   44.934 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.197 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.194 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.115 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.110 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.017 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.014 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -12.891 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.307 |  -12.890 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.143 |   0.451 |  -12.746 | 
     | Sum6_out1_reg[3]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.007 |   0.458 |  -12.739 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Sum5_out1_reg[9]/C 
Endpoint:   Sum5_out1_reg[9]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.452
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.935
- Arrival Time                 31.711
= Slack Time                   13.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.224 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.225 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.459 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.459 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.238 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.280 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.055 | 
     | g2633/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.048 |  16.878 |   30.103 | 
     | g2633/Q            |   v   | n_159           | NO2I1HDX1 |  0.700 |  17.578 |   30.803 | 
     | FE_PHC202_n_159/A  |   v   | n_159           | DLY8HDX1  |  0.002 |  17.580 |   30.805 | 
     | FE_PHC202_n_159/Q  |   v   | FE_PHN202_n_159 | DLY8HDX1  | 14.129 |  31.710 |   44.934 | 
     | Sum5_out1_reg[9]/D |   v   | FE_PHN202_n_159 | DFRQHDX1  |  0.001 |  31.711 |   44.935 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.224 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.221 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.142 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.137 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.044 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.041 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -12.919 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.307 |  -12.917 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.143 |   0.451 |  -12.774 | 
     | Sum5_out1_reg[9]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.001 |   0.452 |  -12.773 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Sum7_out1_reg[4]/C 
Endpoint:   Sum7_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.468
- Setup                         0.526
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.942
- Arrival Time                 31.692
= Slack Time                   13.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.250 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.250 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.485 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.485 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.264 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.306 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.080 | 
     | g2482/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.025 |  16.856 |   30.106 | 
     | g2482/Q            |   v   | n_310           | NO2I1HDX1 |  0.659 |  17.514 |   30.764 | 
     | FE_PHC203_n_310/A  |   v   | n_310           | DLY8HDX1  |  0.001 |  17.516 |   30.766 | 
     | FE_PHC203_n_310/Q  |   v   | FE_PHN203_n_310 | DLY8HDX1  | 14.175 |  31.690 |   44.940 | 
     | Sum7_out1_reg[4]/D |   v   | FE_PHN203_n_310 | DFRQHDX1  |  0.001 |  31.692 |   44.942 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.250 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.003 |   0.003 |  -13.247 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.079 |   0.082 |  -13.168 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.006 |   0.089 |  -13.161 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.065 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.062 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -12.940 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.312 |  -12.938 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.147 |   0.460 |  -12.790 | 
     | Sum7_out1_reg[4]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.009 |   0.468 |  -12.782 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Sum4_out1_reg[3]/C 
Endpoint:   Sum4_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.459
- Setup                         0.523
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.936
- Arrival Time                 31.682
= Slack Time                   13.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.254 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.254 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.489 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.489 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.268 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.310 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.084 | 
     | g2668/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.053 |  16.883 |   30.137 | 
     | g2668/Q            |   v   | n_124           | NO2I1HDX1 |  0.645 |  17.528 |   30.782 | 
     | FE_PHC239_n_124/A  |   v   | n_124           | DLY8HDX1  |  0.001 |  17.529 |   30.783 | 
     | FE_PHC239_n_124/Q  |   v   | FE_PHN239_n_124 | DLY8HDX1  | 14.151 |  31.681 |   44.935 | 
     | Sum4_out1_reg[3]/D |   v   | FE_PHN239_n_124 | DFRQHDX1  |  0.001 |  31.682 |   44.936 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.254 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.251 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.172 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.167 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.074 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.071 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.120 |   0.303 |  -12.951 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.310 |  -12.944 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.142 |   0.452 |  -12.802 | 
     | Sum4_out1_reg[3]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.007 |   0.459 |  -12.795 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Sum7_out1_reg[5]/C 
Endpoint:   Sum7_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.468
- Setup                         0.519
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.949
- Arrival Time                 31.680
= Slack Time                   13.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.269 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.269 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.503 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.504 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.282 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.325 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.099 | 
     | g2506/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.022 |  16.852 |   30.121 | 
     | g2506/Q            |   v   | n_286           | NO2I1HDX1 |  0.685 |  17.538 |   30.806 | 
     | FE_PHC219_n_286/A  |   v   | n_286           | DLY8HDX1  |  0.002 |  17.540 |   30.808 | 
     | FE_PHC219_n_286/Q  |   v   | FE_PHN219_n_286 | DLY8HDX1  | 14.139 |  31.679 |   44.948 | 
     | Sum7_out1_reg[5]/D |   v   | FE_PHN219_n_286 | DFRQHDX1  |  0.001 |  31.680 |   44.949 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.269 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.003 |   0.003 |  -13.265 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.079 |   0.082 |  -13.186 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.006 |   0.089 |  -13.180 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.084 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.081 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -12.959 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.312 |  -12.956 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.147 |   0.460 |  -12.809 | 
     | Sum7_out1_reg[5]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.008 |   0.468 |  -12.801 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Sum5_out1_reg[10]/C 
Endpoint:   Sum5_out1_reg[10]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.454
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.938
- Arrival Time                 31.640
= Slack Time                   13.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   13.298 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.298 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.532 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.533 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.311 | 
     | FE_OFC4_reset/A     |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.354 | 
     | FE_OFC4_reset/Q     |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.128 | 
     | g2674/B             |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.052 |  16.883 |   30.180 | 
     | g2674/Q             |   v   | n_118           | NO2I1HDX1 |  0.705 |  17.587 |   30.885 | 
     | FE_PHC215_n_118/A   |   v   | n_118           | DLY8HDX1  |  0.002 |  17.589 |   30.886 | 
     | FE_PHC215_n_118/Q   |   v   | FE_PHN215_n_118 | DLY8HDX1  | 14.051 |  31.639 |   44.937 | 
     | Sum5_out1_reg[10]/D |   v   | FE_PHN215_n_118 | DFRQHDX1  |  0.001 |  31.640 |   44.938 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -13.298 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.294 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.215 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.211 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.118 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.115 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -12.992 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -12.986 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.453 |  -12.845 | 
     | Sum5_out1_reg[10]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.002 |   0.454 |  -12.843 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Sum6_out1_reg[5]/C 
Endpoint:   Sum6_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.458
- Setup                         0.520
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.938
- Arrival Time                 31.602
= Slack Time                   13.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.336 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.336 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   25.571 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   25.571 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   27.350 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.042 |  14.056 |   27.392 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.774 |  16.830 |   30.166 | 
     | g2703/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.050 |  16.880 |   30.216 | 
     | g2703/Q            |   v   | n_89           | NO2I1HDX1 |  0.612 |  17.492 |   30.828 | 
     | FE_PHC169_n_89/A   |   v   | n_89           | DLY8HDX1  |  0.001 |  17.493 |   30.829 | 
     | FE_PHC169_n_89/Q   |   v   | FE_PHN169_n_89 | DLY8HDX1  | 14.108 |  31.601 |   44.937 | 
     | Sum6_out1_reg[5]/D |   v   | FE_PHN169_n_89 | DFRQHDX1  |  0.001 |  31.602 |   44.938 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.336 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.333 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.254 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.249 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.156 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.153 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -13.030 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.307 |  -13.029 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.143 |   0.451 |  -12.885 | 
     | Sum6_out1_reg[5]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.007 |   0.458 |  -12.878 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Sum7_out1_reg[3]/C 
Endpoint:   Sum7_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.468
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.952
- Arrival Time                 31.575
= Slack Time                   13.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.377 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.377 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.612 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.612 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.391 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.433 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.207 | 
     | g2481/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.022 |  16.852 |   30.229 | 
     | g2481/Q            |   v   | n_311           | NO2I1HDX1 |  0.631 |  17.483 |   30.860 | 
     | FE_PHC207_n_311/A  |   v   | n_311           | DLY8HDX1  |  0.001 |  17.485 |   30.862 | 
     | FE_PHC207_n_311/Q  |   v   | FE_PHN207_n_311 | DLY8HDX1  | 14.089 |  31.574 |   44.951 | 
     | Sum7_out1_reg[3]/D |   v   | FE_PHN207_n_311 | DFRQHDX1  |  0.001 |  31.575 |   44.952 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.377 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.003 |   0.003 |  -13.374 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.079 |   0.082 |  -13.295 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.006 |   0.089 |  -13.288 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.193 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.189 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -13.068 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.312 |  -13.065 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.147 |   0.460 |  -12.918 | 
     | Sum7_out1_reg[3]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.008 |   0.467 |  -12.910 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Sum5_out1_reg[11]/C 
Endpoint:   Sum5_out1_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.454
- Setup                         0.519
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.935
- Arrival Time                 31.532
= Slack Time                   13.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   13.403 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.403 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.234 |  12.235 |   25.637 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.235 |   25.638 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.779 |  14.014 |   27.417 | 
     | FE_OFC4_reset/A     |   ^   | FE_OFN0_reset   | BUHDX1    |  0.042 |  14.056 |   27.459 | 
     | FE_OFC4_reset/Q     |   ^   | FE_OFN4_reset   | BUHDX1    |  2.774 |  16.830 |   30.233 | 
     | g2675/B             |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.056 |  16.887 |   30.289 | 
     | g2675/Q             |   v   | n_117           | NO2I1HDX1 |  0.583 |  17.469 |   30.872 | 
     | FE_PHC223_n_117/A   |   v   | n_117           | DLY8HDX1  |  0.001 |  17.471 |   30.873 | 
     | FE_PHC223_n_117/Q   |   v   | FE_PHN223_n_117 | DLY8HDX1  | 14.060 |  31.531 |   44.934 | 
     | Sum5_out1_reg[11]/D |   v   | FE_PHN223_n_117 | DFRQHDX1  |  0.001 |  31.532 |   44.935 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -13.403 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.399 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.320 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.316 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.223 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.220 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -13.097 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.311 |  -13.091 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.141 |   0.453 |  -12.950 | 
     | Sum5_out1_reg[11]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.002 |   0.454 |  -12.949 | 
     +----------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Sum6_out1_reg[6]/C 
Endpoint:   Sum6_out1_reg[6]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.451
- Setup                         0.515
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.937
- Arrival Time                 31.524
= Slack Time                   13.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.413 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.413 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   25.648 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   25.648 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   27.427 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.042 |  14.056 |   27.469 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.774 |  16.830 |   30.243 | 
     | g2704/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.052 |  16.882 |   30.295 | 
     | g2704/Q            |   v   | n_88           | NO2I1HDX1 |  0.571 |  17.453 |   30.866 | 
     | FE_PHC178_n_88/A   |   v   | n_88           | DLY8HDX1  |  0.001 |  17.454 |   30.867 | 
     | FE_PHC178_n_88/Q   |   v   | FE_PHN178_n_88 | DLY8HDX1  | 14.069 |  31.523 |   44.936 | 
     | Sum6_out1_reg[6]/D |   v   | FE_PHN178_n_88 | DFRQHDX1  |  0.001 |  31.524 |   44.937 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.413 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.410 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.331 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.326 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.233 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.230 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -13.107 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.307 |  -13.106 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.143 |   0.451 |  -12.962 | 
     | Sum6_out1_reg[6]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.001 |   0.451 |  -12.961 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Sum6_out1_reg[4]/C 
Endpoint:   Sum6_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.458
- Setup                         0.515
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.943
- Arrival Time                 31.509
= Slack Time                   13.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.434 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.434 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   25.669 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   25.669 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   27.448 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.042 |  14.056 |   27.490 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.774 |  16.830 |   30.265 | 
     | g2731/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.050 |  16.880 |   30.314 | 
     | g2731/Q            |   v   | n_61           | NO2I1HDX1 |  0.541 |  17.421 |   30.855 | 
     | FE_PHC160_n_61/A   |   v   | n_61           | DLY8HDX1  |  0.001 |  17.422 |   30.856 | 
     | FE_PHC160_n_61/Q   |   v   | FE_PHN160_n_61 | DLY8HDX1  | 14.086 |  31.508 |   44.942 | 
     | Sum6_out1_reg[4]/D |   v   | FE_PHN160_n_61 | DFRQHDX1  |  0.001 |  31.509 |   44.943 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.434 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |  -13.431 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.079 |   0.082 |  -13.352 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.087 |  -13.347 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.093 |   0.180 |  -13.254 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.183 |  -13.251 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.123 |   0.306 |  -13.129 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.307 |  -13.127 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.143 |   0.451 |  -12.984 | 
     | Sum6_out1_reg[4]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.007 |   0.458 |  -12.976 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Sum7_out1_reg[2]/C 
Endpoint:   Sum7_out1_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.468
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.955
- Arrival Time                 31.511
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.444 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.445 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.234 |  12.235 |   25.679 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.235 |   25.679 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.779 |  14.014 |   27.458 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.042 |  14.056 |   27.500 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.774 |  16.830 |   30.275 | 
     | g2756/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.022 |  16.852 |   30.297 | 
     | g2756/Q            |   v   | n_36           | NO2I1HDX1 |  0.565 |  17.417 |   30.862 | 
     | FE_PHC177_n_36/A   |   v   | n_36           | DLY8HDX1  |  0.001 |  17.418 |   30.863 | 
     | FE_PHC177_n_36/Q   |   v   | FE_PHN177_n_36 | DLY8HDX1  | 14.091 |  31.510 |   44.954 | 
     | Sum7_out1_reg[2]/D |   v   | FE_PHN177_n_36 | DFRQHDX1  |  0.001 |  31.511 |   44.955 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.444 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.003 |   0.003 |  -13.441 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.079 |   0.082 |  -13.362 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.006 |   0.089 |  -13.356 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.096 |   0.185 |  -13.260 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.188 |  -13.257 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.122 |   0.310 |  -13.135 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.312 |  -13.132 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.147 |   0.460 |  -12.985 | 
     | Sum7_out1_reg[2]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.009 |   0.468 |  -12.976 | 
     +----------------------------------------------------------------------------------+ 

