entity logic_unit is
	port ( j:		in std_logic;
			 k:		in std_logic;
			 clk:		in std_logic;
			 not_reset: in std_logic;
			 q:		out std_logic;
			 not_q:	out std_logic
	);
end logic_unit;

architecture gates of logic_unit is

begin

end gates;