 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -max_paths 50
        -sort_by slack
Design : cal_phase
Version: L-2016.03-SP1
Date   : Tue Dec 21 17:29:48 2021
****************************************

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

  Startpoint: cordic/res_rg_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/res_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/res_rg_reg_8_/CLK (fdf2a3)        0.00       2.00 r
  cordic/res_rg_reg_8_/Q (fdf2a3)          0.76       2.76 f
  cordic/res_out_reg_7_/D (fdf2a3)         0.00       2.76 f
  data arrival time                                   2.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/res_out_reg_7_/CLK (fdf2a3)       0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.73


  Startpoint: cordic/cal_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_en_regNext_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_en_reg/CLK (fdf2a3)                          0.00       2.00 r
  cordic/cal_en_reg/Q (fdf2a3)                            0.78       2.78 f
  cordic/cal_en_regNext_reg/D (fdf2a3)                    0.00       2.78 f
  data arrival time                                                  2.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/cal_en_regNext_reg/CLK (fdf2a3)                  0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.71


  Startpoint: dot/booth_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_sin/io_din_vld_regNext_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_start_reg/CLK (fdf2a3)                        0.00       2.00 r
  dot/booth_start_reg/Q (fdf2a3)                          0.79       2.79 f
  dot/booth_sin/io_din_vld (signMul_1)                    0.00       2.79 f
  dot/booth_sin/io_din_vld_regNext_reg/D (fdf2a3)         0.00       2.79 f
  data arrival time                                                  2.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/booth_sin/io_din_vld_regNext_reg/CLK (fdf2a3)       0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: dot/booth_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_cos/io_din_vld_regNext_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_start_reg/CLK (fdf2a3)                        0.00       2.00 r
  dot/booth_start_reg/Q (fdf2a3)                          0.79       2.79 f
  dot/booth_cos/io_din_vld (signMul_0)                    0.00       2.79 f
  dot/booth_cos/io_din_vld_regNext_reg/D (fdf2a3)         0.00       2.79 f
  data arrival time                                                  2.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/booth_cos/io_din_vld_regNext_reg/CLK (fdf2a3)       0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: dot/booth_sin/clk_gate_PsumReg_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: dot/booth_sin/clk_gate_PsumReg_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_signMul_0_1 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  dot/booth_sin/clk_gate_PsumReg_reg/latch/G (ldf1b3)     0.00       7.00 f
  dot/booth_sin/clk_gate_PsumReg_reg/latch/Q (ldf1b3)     0.33       7.33 f
  dot/booth_sin/clk_gate_PsumReg_reg/main_gate/A (and2a3)     0.00     7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  dot/booth_sin/clk_gate_PsumReg_reg/main_gate/B (and2a3)     0.00     8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: dot/booth_cos/clk_gate_PsumReg_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: dot/booth_cos/clk_gate_PsumReg_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_signMul_0_0 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  dot/booth_cos/clk_gate_PsumReg_reg/latch/G (ldf1b3)     0.00       7.00 f
  dot/booth_cos/clk_gate_PsumReg_reg/latch/Q (ldf1b3)     0.33       7.33 f
  dot/booth_cos/clk_gate_PsumReg_reg/main_gate/A (and2a3)     0.00     7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  dot/booth_cos/clk_gate_PsumReg_reg/main_gate/B (and2a3)     0.00     8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/clk_gate_yn_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_yn_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_yn_reg/latch/G (ldf1b3)                 0.00       7.00 f
  cordic/clk_gate_yn_reg/latch/Q (ldf1b3)                 0.33       7.33 f
  cordic/clk_gate_yn_reg/main_gate/A (and2a3)             0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_yn_reg/main_gate/B (and2a3)             0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/clk_gate_res_rg_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_res_rg_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_res_rg_reg/latch/G (ldf1b3)             0.00       7.00 f
  cordic/clk_gate_res_rg_reg/latch/Q (ldf1b3)             0.33       7.33 f
  cordic/clk_gate_res_rg_reg/main_gate/A (and2a3)         0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_res_rg_reg/main_gate/B (and2a3)         0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/clk_gate_res_out_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_res_out_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_res_out_reg/latch/G (ldf1b3)            0.00       7.00 f
  cordic/clk_gate_res_out_reg/latch/Q (ldf1b3)            0.33       7.33 f
  cordic/clk_gate_res_out_reg/main_gate/A (and2a3)        0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_res_out_reg/main_gate/B (and2a3)        0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_min_v_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_min_v_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_10 5KGATES   ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_min_v_reg/latch/G (ldf1b3)               0.00       7.00 f
  calvn/clk_gate_min_v_reg/latch/Q (ldf1b3)               0.33       7.33 f
  calvn/clk_gate_min_v_reg/main_gate/A (and2a3)           0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_min_v_reg/main_gate/B (and2a3)           0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_max_v_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_max_v_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_9 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_max_v_reg/latch/G (ldf1b3)               0.00       7.00 f
  calvn/clk_gate_max_v_reg/latch/Q (ldf1b3)               0.33       7.33 f
  calvn/clk_gate_max_v_reg/main_gate/A (and2a3)           0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_max_v_reg/main_gate/B (and2a3)           0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_6_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_6_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_7 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_6_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_6_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_6_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_6_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_4_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_4_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_4 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_4_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_4_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_4_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_4_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_2_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_2_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_3 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_2_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_2_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_2_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_2_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_v_cnt_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_v_cnt_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_v_cnt_reg/latch/G (ldf1b3)               0.00       7.00 f
  calvn/clk_gate_v_cnt_reg/latch/Q (ldf1b3)               0.33       7.33 f
  calvn/clk_gate_v_cnt_reg/main_gate/A (and2a3)           0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_v_cnt_reg/main_gate/B (and2a3)           0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_0_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_0_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_0_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_0_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_0_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_0_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: dot/clk_gate_psum2_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: dot/clk_gate_psum2_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_dotVn_2 5KGATES     ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  dot/clk_gate_psum2_reg/latch/G (ldf1b3)                 0.00       7.00 f
  dot/clk_gate_psum2_reg/latch/Q (ldf1b3)                 0.33       7.33 f
  dot/clk_gate_psum2_reg/main_gate/A (and2a3)             0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  dot/clk_gate_psum2_reg/main_gate/B (and2a3)             0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/cal_finish_delay_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/clk_gate_res_out_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  cordic/cal_finish_delay_reg/CLK (fdef2a3)               0.00      12.00 r
  cordic/cal_finish_delay_reg/Q (fdef2a3)                 0.73      12.73 f
  cordic/clk_gate_res_out_reg/EN (SNPS_CLOCK_GATE_HIGH_cordic_int_1)     0.00    12.73 f
  cordic/clk_gate_res_out_reg/latch/D (ldf1b3)            0.00      12.73 f
  data arrival time                                                 12.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  cordic/clk_gate_res_out_reg/latch/G (ldf1b3)            0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: cordic/cal_finish_delay_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/finish_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_finish_delay_reg/CLK (fdef2a3)               0.00       2.00 r
  cordic/cal_finish_delay_reg/Q (fdef2a3)                 0.73       2.73 f
  cordic/finish_reg/D (fdef2a3)                           0.00       2.73 f
  data arrival time                                                  2.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/finish_reg/CLK (fdef2a3)                         0.00       3.00 r
  library hold time                                       0.36       3.36
  data required time                                                 3.36
  --------------------------------------------------------------------------
  data required time                                                 3.36
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: dot/booth_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_sin/clk_gate_PsumReg_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  dot/booth_start_reg/CLK (fdf2a3)                        0.00      12.00 r
  dot/booth_start_reg/Q (fdf2a3)                          0.79      12.79 f
  dot/booth_sin/io_din_vld (signMul_1)                    0.00      12.79 f
  dot/booth_sin/clk_gate_PsumReg_reg/EN (SNPS_CLOCK_GATE_HIGH_signMul_0_1)     0.00    12.79 f
  dot/booth_sin/clk_gate_PsumReg_reg/latch/D (ldf1b3)     0.00      12.79 f
  data arrival time                                                 12.79

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  dot/booth_sin/clk_gate_PsumReg_reg/latch/G (ldf1b3)     0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: dot/booth_start_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/booth_cos/clk_gate_PsumReg_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  dot/booth_start_reg/CLK (fdf2a3)                        0.00      12.00 r
  dot/booth_start_reg/Q (fdf2a3)                          0.79      12.79 f
  dot/booth_cos/io_din_vld (signMul_0)                    0.00      12.79 f
  dot/booth_cos/clk_gate_PsumReg_reg/EN (SNPS_CLOCK_GATE_HIGH_signMul_0_0)     0.00    12.79 f
  dot/booth_cos/clk_gate_PsumReg_reg/latch/D (ldf1b3)     0.00      12.79 f
  data arrival time                                                 12.79

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  dot/booth_cos/clk_gate_PsumReg_reg/latch/G (ldf1b3)     0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: dot/finish_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/finish_reg/CLK (fdf2a3)              0.00       2.00 r
  dot/finish_reg/Q (fdf2a3)                0.66       2.66 r
  dot/psum_vld (dotVn_2)                   0.00       2.66 r
  cordic/vld (cordic_int)                  0.00       2.66 r
  cordic/U175/Y (oa1f1)                    0.09       2.75 f
  cordic/U711/Y (and2c3)                   0.17       2.92 r
  cordic/cal_en_reg/D (fdf2a3)             0.00       2.92 r
  data arrival time                                   2.92

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/cal_en_reg/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: dot/booth_sin/io_din_vld_regNext_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/clk_gate_psum2_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  dot/booth_sin/io_din_vld_regNext_reg/CLK (fdf2a3)       0.00      12.00 r
  dot/booth_sin/io_din_vld_regNext_reg/Q (fdf2a3)         0.82      12.82 f
  dot/booth_sin/io_dout_vld (signMul_1)                   0.00      12.82 f
  dot/clk_gate_psum2_reg/EN (SNPS_CLOCK_GATE_HIGH_dotVn_2)     0.00    12.82 f
  dot/clk_gate_psum2_reg/latch/D (ldf1b3)                 0.00      12.82 f
  data arrival time                                                 12.82

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  dot/clk_gate_psum2_reg/latch/G (ldf1b3)                 0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: dot/mac_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_0_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_0_/Q (fdf2a6)            0.78       2.78 r
  dot/U24/Y (and2c2)                       0.17       2.95 f
  dot/mac_cnt_reg_0_/D (fdf2a6)            0.00       2.95 f
  data arrival time                                   2.95

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/mac_cnt_reg_0_/CLK (fdf2a6)          0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.54


  Startpoint: cordic/cal_en_regNext_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/clk_gate_res_rg_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  cordic/cal_en_regNext_reg/CLK (fdf2a3)                  0.00      12.00 r
  cordic/cal_en_regNext_reg/Q (fdf2a3)                    0.72      12.72 r
  cordic/U190/Y (oa1f3)                                   0.15      12.87 f
  cordic/clk_gate_res_rg_reg/EN (SNPS_CLOCK_GATE_HIGH_cordic_int_2)     0.00    12.87 f
  cordic/clk_gate_res_rg_reg/latch/D (ldf1b3)             0.00      12.87 f
  data arrival time                                                 12.87

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  cordic/clk_gate_res_rg_reg/latch/G (ldf1b3)             0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dot/booth_cos/PsumReg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_4_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_cos/PsumReg_reg_4_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_cos/io_dout[4] (signMul_0)                    0.00       2.77 r
  dot/U367/Y (ao4a3)                                      0.23       3.00 r
  dot/psum2_reg_2_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_2_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_cos/PsumReg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_5_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_cos/PsumReg_reg_5_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_cos/io_dout[5] (signMul_0)                    0.00       2.77 r
  dot/U366/Y (ao4a3)                                      0.23       3.00 r
  dot/psum2_reg_3_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_3_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_cos/PsumReg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_6_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_cos/PsumReg_reg_6_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_cos/io_dout[6] (signMul_0)                    0.00       2.77 r
  dot/U365/Y (ao4a3)                                      0.23       3.00 r
  dot/psum2_reg_4_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_4_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_cos/PsumReg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_7_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_cos/PsumReg_reg_7_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_cos/io_dout[7] (signMul_0)                    0.00       2.77 r
  dot/U364/Y (ao4a3)                                      0.23       3.00 r
  dot/psum2_reg_5_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_5_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_sin/PsumReg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_7_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_sin/PsumReg_reg_7_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_sin/io_dout[7] (signMul_1)                    0.00       2.77 r
  dot/U349/Y (ao4a3)                                      0.23       3.00 r
  dot/psum1_reg_5_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_5_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_sin/PsumReg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_6_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_sin/PsumReg_reg_6_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_sin/io_dout[6] (signMul_1)                    0.00       2.77 r
  dot/U348/Y (ao4a3)                                      0.23       3.00 r
  dot/psum1_reg_4_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_4_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_sin/PsumReg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_5_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_sin/PsumReg_reg_5_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_sin/io_dout[5] (signMul_1)                    0.00       2.77 r
  dot/U347/Y (ao4a3)                                      0.23       3.00 r
  dot/psum1_reg_3_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_3_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_sin/PsumReg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_4_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_sin/PsumReg_reg_4_/Q (fdf2a3)                 0.77       2.77 r
  dot/booth_sin/io_dout[4] (signMul_1)                    0.00       2.77 r
  dot/U346/Y (ao4a3)                                      0.23       3.00 r
  dot/psum1_reg_2_/D (fdf2a3)                             0.00       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_2_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: dot/booth_cos/PsumReg_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_8_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_cos/PsumReg_reg_8_/Q (fdf2a3)                 0.78       2.78 r
  dot/booth_cos/io_dout[8] (signMul_0)                    0.00       2.78 r
  dot/U363/Y (ao4a3)                                      0.24       3.02 r
  dot/psum2_reg_6_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_6_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_cos/PsumReg_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_9_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_cos/PsumReg_reg_9_/Q (fdf2a3)                 0.78       2.78 r
  dot/booth_cos/io_dout[9] (signMul_0)                    0.00       2.78 r
  dot/U362/Y (ao4a3)                                      0.24       3.02 r
  dot/psum2_reg_7_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_7_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_cos/PsumReg_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_10_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_cos/PsumReg_reg_10_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_cos/io_dout[10] (signMul_0)                   0.00       2.78 r
  dot/U361/Y (ao4a3)                                      0.24       3.02 r
  dot/psum2_reg_8_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_8_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_cos/PsumReg_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_11_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_cos/PsumReg_reg_11_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_cos/io_dout[11] (signMul_0)                   0.00       2.78 r
  dot/U360/Y (ao4a3)                                      0.24       3.02 r
  dot/psum2_reg_9_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_9_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_cos/PsumReg_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_12_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_cos/PsumReg_reg_12_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_cos/io_dout[12] (signMul_0)                   0.00       2.78 r
  dot/U359/Y (ao4a3)                                      0.24       3.02 r
  dot/psum2_reg_10_/D (fdf2a3)                            0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_10_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_cos/PsumReg_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_13_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_cos/PsumReg_reg_13_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_cos/io_dout[13] (signMul_0)                   0.00       2.78 r
  dot/U358/Y (ao4a3)                                      0.24       3.02 r
  dot/psum2_reg_11_/D (fdf2a3)                            0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_11_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_cos/PsumReg_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_0          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_cos/PsumReg_reg_14_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_cos/PsumReg_reg_14_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_cos/io_dout[14] (signMul_0)                   0.00       2.78 r
  dot/U357/Y (ao4a3)                                      0.24       3.02 r
  dot/psum2_reg_12_/D (fdf2a3)                            0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_12_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_sin/PsumReg_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_14_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_sin/PsumReg_reg_14_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_sin/io_dout[14] (signMul_1)                   0.00       2.78 r
  dot/U356/Y (ao4a3)                                      0.24       3.02 r
  dot/psum1_reg_12_/D (fdf2a3)                            0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_12_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_sin/PsumReg_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_13_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_sin/PsumReg_reg_13_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_sin/io_dout[13] (signMul_1)                   0.00       2.78 r
  dot/U355/Y (ao4a3)                                      0.24       3.02 r
  dot/psum1_reg_11_/D (fdf2a3)                            0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_11_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_sin/PsumReg_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_12_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_sin/PsumReg_reg_12_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_sin/io_dout[12] (signMul_1)                   0.00       2.78 r
  dot/U354/Y (ao4a3)                                      0.24       3.02 r
  dot/psum1_reg_10_/D (fdf2a3)                            0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_10_/CLK (fdf2a3)                          0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_sin/PsumReg_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_11_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_sin/PsumReg_reg_11_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_sin/io_dout[11] (signMul_1)                   0.00       2.78 r
  dot/U353/Y (ao4a3)                                      0.24       3.02 r
  dot/psum1_reg_9_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_9_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_sin/PsumReg_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_10_/CLK (fdf2a3)              0.00       2.00 r
  dot/booth_sin/PsumReg_reg_10_/Q (fdf2a3)                0.78       2.78 r
  dot/booth_sin/io_dout[10] (signMul_1)                   0.00       2.78 r
  dot/U352/Y (ao4a3)                                      0.24       3.02 r
  dot/psum1_reg_8_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_8_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_sin/PsumReg_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_9_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_sin/PsumReg_reg_9_/Q (fdf2a3)                 0.78       2.78 r
  dot/booth_sin/io_dout[9] (signMul_1)                    0.00       2.78 r
  dot/U351/Y (ao4a3)                                      0.24       3.02 r
  dot/psum1_reg_7_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_7_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: dot/booth_sin/PsumReg_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  signMul_1          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/booth_sin/PsumReg_reg_8_/CLK (fdf2a3)               0.00       2.00 r
  dot/booth_sin/PsumReg_reg_8_/Q (fdf2a3)                 0.78       2.78 r
  dot/booth_sin/io_dout[8] (signMul_1)                    0.00       2.78 r
  dot/U350/Y (ao4a3)                                      0.24       3.02 r
  dot/psum1_reg_6_/D (fdf2a3)                             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_6_/CLK (fdf2a3)                           0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: calvn/v_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calvn/v_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  calvn/v_cnt_reg_2_/CLK (fdf2a3)          0.00       2.00 r
  calvn/v_cnt_reg_2_/Q (fdf2a3)            0.83       2.83 r
  calvn/U289/Y (oa2i2)                     0.20       3.03 f
  calvn/v_cnt_reg_2_/D (fdf2a3)            0.00       3.03 f
  data arrival time                                   3.03

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  calvn/v_cnt_reg_2_/CLK (fdf2a3)          0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.46


  Startpoint: calvn/mean_finish_regNext_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  calvn/mean_finish_regNext_reg/CLK (fdf2a3)              0.00       2.00 r
  calvn/mean_finish_regNext_reg/Q (fdf2a3)                0.66       2.66 r
  calvn/finish (cal_vn)                                   0.00       2.66 r
  dot/vn_vld (dotVn_2)                                    0.00       2.66 r
  dot/U145/Y (inv1a1)                                     0.14       2.80 f
  dot/U210/Y (oa1f3)                                      0.23       3.03 r
  dot/mac_en_reg/D (fdf2a3)                               0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/mac_en_reg/CLK (fdf2a3)                             0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: cordic/cal_en_regNext_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/nozero_flg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_en_regNext_reg/CLK (fdf2a3)                  0.00       2.00 r
  cordic/cal_en_regNext_reg/Q (fdf2a3)                    0.72       2.72 f
  cordic/U210/Y (inv1a3)                                  0.16       2.87 r
  cordic/nozero_flg_reg/E (fdef3a6)                       0.00       2.87 r
  data arrival time                                                  2.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/nozero_flg_reg/CLK (fdef3a6)                     0.00       3.00 r
  library hold time                                       0.33       3.33
  data required time                                                 3.33
  --------------------------------------------------------------------------
  data required time                                                 3.33
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45


1
