0.6
2018.2
Jun 14 2018
20:41:02
D:/Uni/AES_PROJEKT/audio/audio.sim/sim_1/impl/timing/xsim/design_1_wrapper_time_impl.v,1546887411,verilog,,,,IOBUF_HD10;IOBUF_HD11;IOBUF_HD12;IOBUF_UNIQ_BASE_;design_1;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0;design_1_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1;design_1_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2;design_1_axi_gpio_0_0;design_1_axi_gpio_0_0_GPIO_Core;design_1_axi_gpio_0_0_address_decoder;design_1_axi_gpio_0_0_axi_gpio;design_1_axi_gpio_0_0_axi_lite_ipif;design_1_axi_gpio_0_0_cdc_sync;design_1_axi_gpio_0_0_pselect_f;design_1_axi_gpio_0_0_pselect_f__parameterized1;design_1_axi_gpio_0_0_slave_attachment;design_1_axi_quad_spi_0_0;design_1_axi_quad_spi_0_0_address_decoder;design_1_axi_quad_spi_0_0_axi_lite_ipif;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized0;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized1;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized10;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized11;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized12;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized13;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized14;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized19;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized19_0;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized2;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized23;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized23_1;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized3;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized4;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized5;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized6;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized7;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized8;design_1_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized9;design_1_axi_quad_spi_0_0_axi_quad_spi;design_1_axi_quad_spi_0_0_axi_quad_spi_top;design_1_axi_quad_spi_0_0_cdc_sync;design_1_axi_quad_spi_0_0_cross_clk_sync_fifo_0;design_1_axi_quad_spi_0_0_interrupt_control;design_1_axi_quad_spi_0_0_qspi_cntrl_reg;design_1_axi_quad_spi_0_0_qspi_core_interface;design_1_axi_quad_spi_0_0_qspi_mode_0_module;design_1_axi_quad_spi_0_0_qspi_receive_transmit_reg;design_1_axi_quad_spi_0_0_qspi_status_slave_sel_reg;design_1_axi_quad_spi_0_0_reset_sync_module;design_1_axi_quad_spi_0_0_slave_attachment;design_1_axi_quad_spi_0_0_soft_reset;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100M_0;design_1_rst_ps7_0_100M_0_cdc_sync;design_1_rst_ps7_0_100M_0_cdc_sync_0;design_1_rst_ps7_0_100M_0_lpf;design_1_rst_ps7_0_100M_0_proc_sys_reset;design_1_rst_ps7_0_100M_0_sequence_psr;design_1_rst_ps7_0_100M_0_upcnt_n;design_1_wrapper;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_18_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_18_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_18_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_18_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_18_splitter;design_1_xbar_0_axi_crossbar_v2_1_18_splitter__parameterized0;design_1_xbar_0_axi_register_slice_v2_1_17_axic_register_slice;glbl;s00_couplers_imp_UYSKKA,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../../audio.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog;../../../../../audio.srcs/sources_1/bd/design_1/ipshared/70fd/hdl;../../../../../audio.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Programme/Xilinix/Vivado/2018.2/data/xilinx_vip/include,,,,,
