# VerilogDemo

Some examples of design units

- APB Slave interface
- CDC
- - edge detect
- - fast to slow
- - pulse sync
- clock switch 
- counter
- divider 
- FIFO
- - sync fifo
- - async fifo
- - memory
- Seller (FSM)
- Handshake
- Ping Pong buffer
- Req & Ack
- Round robin arbiter
- shift_reg
- Skid buffer
- Sort
- Sqrt
- Traffic light
- Uart
- Width convert
- Serial to paraller
- Clock times(时钟倍频)


