// Seed: 595296719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5
);
  assign id_4 = id_1 - 1;
  assign {1, 1 > 1'b0} = id_2;
  wire id_7;
  initial begin
    id_4 = 1'b0;
  end
  and (id_4, id_5, id_3, id_2, id_7);
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
