Simulator report for courseProject
Thu Apr 22 18:39:53 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.75 us      ;
; Simulation Netlist Size     ; 507 nodes    ;
; Simulation Coverage         ;      86.10 % ;
; Total Number of Transitions ; 4890         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                             ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Option                                                                                     ; Setting           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Simulation mode                                                                            ; Functional        ; Timing        ;
; Start time                                                                                 ; 0 ns              ; 0 ns          ;
; Simulation results format                                                                  ; CVWF              ;               ;
; Vector input source                                                                        ; courseProject.tbl ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                ; On            ;
; Check outputs                                                                              ; Off               ; Off           ;
; Report simulation coverage                                                                 ; On                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                ; On            ;
; Display missing 1-value coverage report                                                    ; On                ; On            ;
; Display missing 0-value coverage report                                                    ; On                ; On            ;
; Detect setup and hold time violations                                                      ; Off               ; Off           ;
; Detect glitches                                                                            ; Off               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off               ; Off           ;
; Generate Signal Activity File                                                              ; Off               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off               ; Off           ;
; Group bus channels in simulation results                                                   ; Off               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto              ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport         ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport         ; Transport     ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      86.10 % ;
; Total nodes checked                                 ; 507          ;
; Total output ports checked                          ; 518          ;
; Total output ports with complete 1/0-value coverage ; 446          ;
; Total output ports with no 1/0-value coverage       ; 46           ;
; Total output ports with no 1-value coverage         ; 55           ;
; Total output ports with no 0-value coverage         ; 63           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                     ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |courseProject|clk                                                                                                                 ; |courseProject|clk                                                                                                                   ; out              ;
; |courseProject|y[11]                                                                                                               ; |courseProject|y[11]                                                                                                                 ; pin_out          ;
; |courseProject|y[9]                                                                                                                ; |courseProject|y[9]                                                                                                                  ; pin_out          ;
; |courseProject|y[6]                                                                                                                ; |courseProject|y[6]                                                                                                                  ; pin_out          ;
; |courseProject|y[5]                                                                                                                ; |courseProject|y[5]                                                                                                                  ; pin_out          ;
; |courseProject|y[4]                                                                                                                ; |courseProject|y[4]                                                                                                                  ; pin_out          ;
; |courseProject|y[3]                                                                                                                ; |courseProject|y[3]                                                                                                                  ; pin_out          ;
; |courseProject|y[2]                                                                                                                ; |courseProject|y[2]                                                                                                                  ; pin_out          ;
; |courseProject|y[1]                                                                                                                ; |courseProject|y[1]                                                                                                                  ; pin_out          ;
; |courseProject|y[0]                                                                                                                ; |courseProject|y[0]                                                                                                                  ; pin_out          ;
; |courseProject|inst23                                                                                                              ; |courseProject|inst23                                                                                                                ; out0             ;
; |courseProject|inst21                                                                                                              ; |courseProject|inst21                                                                                                                ; out0             ;
; |courseProject|x[15]                                                                                                               ; |courseProject|x[15]                                                                                                                 ; out              ;
; |courseProject|x[8]                                                                                                                ; |courseProject|x[8]                                                                                                                  ; out              ;
; |courseProject|inst12                                                                                                              ; |courseProject|inst12                                                                                                                ; out0             ;
; |courseProject|inst14                                                                                                              ; |courseProject|inst14                                                                                                                ; out0             ;
; |courseProject|inst19                                                                                                              ; |courseProject|inst19                                                                                                                ; out0             ;
; |courseProject|inst1                                                                                                               ; |courseProject|inst1                                                                                                                 ; out0             ;
; |courseProject|inst8                                                                                                               ; |courseProject|inst8                                                                                                                 ; out0             ;
; |courseProject|inst2                                                                                                               ; |courseProject|inst2                                                                                                                 ; out0             ;
; |courseProject|inst24                                                                                                              ; |courseProject|inst24                                                                                                                ; out0             ;
; |courseProject|inst35~0                                                                                                            ; |courseProject|inst35~0                                                                                                              ; out0             ;
; |courseProject|p[7]                                                                                                                ; |courseProject|p[7]                                                                                                                  ; pin_out          ;
; |courseProject|p[1]                                                                                                                ; |courseProject|p[1]                                                                                                                  ; pin_out          ;
; |courseProject|p[0]                                                                                                                ; |courseProject|p[0]                                                                                                                  ; pin_out          ;
; |courseProject|result[13]                                                                                                          ; |courseProject|result[13]                                                                                                            ; pin_out          ;
; |courseProject|result[12]                                                                                                          ; |courseProject|result[12]                                                                                                            ; pin_out          ;
; |courseProject|result[11]                                                                                                          ; |courseProject|result[11]                                                                                                            ; pin_out          ;
; |courseProject|result[10]                                                                                                          ; |courseProject|result[10]                                                                                                            ; pin_out          ;
; |courseProject|result[9]                                                                                                           ; |courseProject|result[9]                                                                                                             ; pin_out          ;
; |courseProject|result[8]                                                                                                           ; |courseProject|result[8]                                                                                                             ; pin_out          ;
; |courseProject|result[7]                                                                                                           ; |courseProject|result[7]                                                                                                             ; pin_out          ;
; |courseProject|result[6]                                                                                                           ; |courseProject|result[6]                                                                                                             ; pin_out          ;
; |courseProject|result[5]                                                                                                           ; |courseProject|result[5]                                                                                                             ; pin_out          ;
; |courseProject|result[4]                                                                                                           ; |courseProject|result[4]                                                                                                             ; pin_out          ;
; |courseProject|result[3]                                                                                                           ; |courseProject|result[3]                                                                                                             ; pin_out          ;
; |courseProject|result[2]                                                                                                           ; |courseProject|result[2]                                                                                                             ; pin_out          ;
; |courseProject|result[0]                                                                                                           ; |courseProject|result[0]                                                                                                             ; pin_out          ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                  ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                  ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                  ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                  ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                  ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~9                                                                ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~9                                                                  ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~10                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~10                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~11                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~11                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~12                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~12                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~13                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~13                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~14                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~14                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~15                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~15                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~16                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~16                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~17                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~17                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~18                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~18                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~19                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~19                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~20                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~20                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~21                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~21                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~22                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~22                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~23                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~23                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~24                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~24                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~25                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~25                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~26                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~26                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~27                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~27                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~44                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~44                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~45                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~45                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~46                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~46                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~47                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~47                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~48                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~48                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~49                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~49                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~50                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~50                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~51                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~51                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~52                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~52                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~53                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~53                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~54                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~54                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~55                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~55                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~56                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~56                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~57                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~57                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~58                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~58                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~59                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~59                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~60                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~60                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~61                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~61                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~62                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~62                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~63                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~63                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~64                                                               ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~64                                                                 ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                           ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                             ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                              ; regout           ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                              ; regout           ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[20][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[20][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[19][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[19][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[18][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[18][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[17][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[17][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[16][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[16][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[15][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[15][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[14][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[14][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[13][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[13][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[12][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[12][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[11][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[11][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[10][1]                                                              ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[10][1]                                                                ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[9][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[9][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[8][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[8][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[7][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[7][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[6][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[6][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[5][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[5][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[4][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[4][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                                                 ; out0             ;
; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                                               ; |courseProject|KS1:inst9|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                                                 ; out0             ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11]                                                                          ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11]                                                                            ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                             ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                             ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~9                                                                  ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~9                                                                    ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~10                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~10                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~11                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~11                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~12                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~12                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~13                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~13                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~14                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~14                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~15                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~15                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~16                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~16                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~17                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~17                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~18                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~18                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~19                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~19                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~20                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~20                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~21                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~21                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~22                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~22                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~23                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~23                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~24                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~24                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~25                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~25                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~26                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~26                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~27                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~27                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~28                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~28                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~29                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~29                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~30                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~30                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~31                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~31                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~32                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~32                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~33                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~33                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~34                                                                 ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|_~34                                                                   ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~0                                                           ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~0                                                             ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~1                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~1                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~2                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~2                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~3                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~3                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~4                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~4                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~5                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~5                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~6                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~6                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~7                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~7                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~8                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~8                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~9                                                            ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~9                                                              ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~10                                                           ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~10                                                             ; out0             ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                              ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                ; regout           ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita0                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita0                               ; combout          ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita0                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita0~COUT                          ; cout             ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita1                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita1                               ; combout          ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita1                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita1~COUT                          ; cout             ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita2                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita2                               ; combout          ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita2                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita2~COUT                          ; cout             ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita3                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita3                               ; combout          ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita3                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita3~COUT                          ; cout             ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita4                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_comb_bita4                               ; combout          ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[2]                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[2]                               ; regout           ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[1]                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[1]                               ; regout           ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[0]                             ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[0]                               ; regout           ;
; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                                           ; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                                             ; out0             ;
; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                                           ; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                                             ; out0             ;
; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                                           ; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                                             ; out0             ;
; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                                           ; |courseProject|KS2XOR:inst25|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                                             ; out0             ;
; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                          ; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                            ; regout           ;
; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                            ; regout           ;
; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                          ; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                            ; regout           ;
; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                            ; regout           ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]~0                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]~0                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[3]~1                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[3]~1                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[2]~2                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[2]~2                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[1]~3                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[1]~3                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[0]~4                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[0]~4                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|_~18                                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|_~18                                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|_~19                                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|_~19                                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]~7                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]~7                             ; out0             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita0                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita0                               ; combout          ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita0                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita0~COUT                          ; cout             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita1                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita1                               ; combout          ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita1                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita1~COUT                          ; cout             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita2                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita2                               ; combout          ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita2                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita2~COUT                          ; cout             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita3                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita3                               ; combout          ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita3                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita3~COUT                          ; cout             ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita4                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_comb_bita4                               ; combout          ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[3]                               ; regout           ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[2]                               ; regout           ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[1]                               ; regout           ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[0]                               ; regout           ;
; |courseProject|UAcourseProject:inst3|inst25                                                                                        ; |courseProject|UAcourseProject:inst3|inst25                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst19                                                                                        ; |courseProject|UAcourseProject:inst3|inst19                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst14                                                                                        ; |courseProject|UAcourseProject:inst3|inst14                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst28                                                                                        ; |courseProject|UAcourseProject:inst3|inst28                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst21                                                                                        ; |courseProject|UAcourseProject:inst3|inst21                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst27                                                                                        ; |courseProject|UAcourseProject:inst3|inst27                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst42                                                                                        ; |courseProject|UAcourseProject:inst3|inst42                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst41                                                                                        ; |courseProject|UAcourseProject:inst3|inst41                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst16                                                                                        ; |courseProject|UAcourseProject:inst3|inst16                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst22                                                                                        ; |courseProject|UAcourseProject:inst3|inst22                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst15                                                                                        ; |courseProject|UAcourseProject:inst3|inst15                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst43                                                                                        ; |courseProject|UAcourseProject:inst3|inst43                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst20                                                                                        ; |courseProject|UAcourseProject:inst3|inst20                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst40                                                                                        ; |courseProject|UAcourseProject:inst3|inst40                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst38                                                                                        ; |courseProject|UAcourseProject:inst3|inst38                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst36                                                                                        ; |courseProject|UAcourseProject:inst3|inst36                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst35                                                                                        ; |courseProject|UAcourseProject:inst3|inst35                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst37                                                                                        ; |courseProject|UAcourseProject:inst3|inst37                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst33                                                                                        ; |courseProject|UAcourseProject:inst3|inst33                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst32                                                                                        ; |courseProject|UAcourseProject:inst3|inst32                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst                                                                                          ; |courseProject|UAcourseProject:inst3|inst                                                                                            ; out0             ;
; |courseProject|UAcourseProject:inst3|inst30                                                                                        ; |courseProject|UAcourseProject:inst3|inst30                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|inst29                                                                                        ; |courseProject|UAcourseProject:inst3|inst29                                                                                          ; out0             ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[11]                                                   ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[11]                                                     ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[9]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|_~15                  ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|_~15                    ; out0             ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|_~16                  ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|_~16                    ; out0             ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3]~6  ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3]~6    ; out0             ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita0    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita0      ; combout          ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita0    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita1    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita1      ; combout          ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita1    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita2    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita2      ; combout          ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita2    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita3    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_comb_bita3      ; combout          ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[2]    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[2]      ; regout           ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[1]    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[1]      ; regout           ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[0]    ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[0]      ; regout           ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]             ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]               ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]             ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]               ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]             ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]               ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]              ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]            ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]              ; out0             ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[4]~8                           ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[4]~8                             ; out              ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[3]~9                           ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[3]~9                             ; out              ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[2]~10                          ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[2]~10                            ; out              ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[1]~11                          ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[1]~11                            ; out              ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[0]~12                          ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[0]~12                            ; out              ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]~8                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]~8                             ; out              ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[3]~9                           ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[3]~9                             ; out              ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[2]~10                          ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[2]~10                            ; out              ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[1]~11                          ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[1]~11                            ; out              ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[0]~12                          ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[0]~12                            ; out              ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3]~7  ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3]~7    ; out              ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[2]~8  ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[2]~8    ; out              ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[1]~9  ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[1]~9    ; out              ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[0]~10 ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[0]~10   ; out              ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~0                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~0                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~1                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~1                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~3                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~3                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~4                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~4                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~5                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~5                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~6                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~6                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~7                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~7                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~8                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~8                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~9                                       ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~9                                         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~10                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~10                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~11                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~11                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~12                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~12                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~13                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~13                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~14                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~14                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~15                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~15                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~16                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~16                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~17                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~17                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~18                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~18                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~19                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~19                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~20                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~20                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~21                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~21                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~22                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~22                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~23                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~23                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~24                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~24                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~25                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~25                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~26                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~26                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~27                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~27                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~28                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~28                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~29                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~29                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~30                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~30                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~31                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~31                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~32                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~32                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~33                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~33                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~34                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~34                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~35                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~35                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~36                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~36                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~37                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~37                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~38                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~38                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~39                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~39                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~40                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~40                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~41                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~41                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~42                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~42                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~43                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~43                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~44                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~44                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~45                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~45                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~46                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~46                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~47                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~47                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~48                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~48                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~49                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~49                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~50                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~50                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~51                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~51                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~52                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~52                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~53                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~53                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~54                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~54                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~55                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~55                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~56                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~56                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~57                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~57                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~58                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~58                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~59                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~59                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~60                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~60                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~61                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~61                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~62                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~62                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~63                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~63                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~64                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~64                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~65                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~65                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~66                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~66                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~67                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~67                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~68                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~68                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~69                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~69                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~70                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~70                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~71                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~71                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~72                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~72                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~73                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~73                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~74                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~74                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~75                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~75                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~76                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~76                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~77                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~77                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~78                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~78                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~79                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~79                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~80                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~80                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~81                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~81                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~82                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~82                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~83                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~83                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~84                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~84                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~85                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~85                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~86                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~86                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~87                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~87                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~88                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~88                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~89                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~89                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~90                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~90                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~91                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~91                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~92                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~92                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~93                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~93                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~94                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~94                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~95                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~95                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~96                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~96                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~97                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~97                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~98                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~98                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~99                                      ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~99                                        ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~100                                     ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~100                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~0                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~0                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~1                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~1                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~2                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~2                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~3                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~3                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~4                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~4                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~5                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~5                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~6                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~6                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~7                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~7                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~8                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~8                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~9                                      ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~9                                        ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~10                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~10                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~11                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~11                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~12                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~12                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~13                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~13                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~14                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~14                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~15                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~15                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~16                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~16                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~17                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~17                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~18                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~18                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~19                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~19                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~20                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~20                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~21                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~21                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~22                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~22                                       ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~25                                     ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~25                                       ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |courseProject|Z                                                                                                                ; |courseProject|Z                                                                                                                ; pin_out          ;
; |courseProject|reset                                                                                                            ; |courseProject|reset                                                                                                            ; out              ;
; |courseProject|inst31                                                                                                           ; |courseProject|inst31                                                                                                           ; out0             ;
; |courseProject|y[10]                                                                                                            ; |courseProject|y[10]                                                                                                            ; pin_out          ;
; |courseProject|y[8]                                                                                                             ; |courseProject|y[8]                                                                                                             ; pin_out          ;
; |courseProject|y[7]                                                                                                             ; |courseProject|y[7]                                                                                                             ; pin_out          ;
; |courseProject|x[14]                                                                                                            ; |courseProject|x[14]                                                                                                            ; out              ;
; |courseProject|x[13]                                                                                                            ; |courseProject|x[13]                                                                                                            ; out              ;
; |courseProject|x[12]                                                                                                            ; |courseProject|x[12]                                                                                                            ; out              ;
; |courseProject|x[11]                                                                                                            ; |courseProject|x[11]                                                                                                            ; out              ;
; |courseProject|x[10]                                                                                                            ; |courseProject|x[10]                                                                                                            ; out              ;
; |courseProject|x[9]                                                                                                             ; |courseProject|x[9]                                                                                                             ; out              ;
; |courseProject|x[7]                                                                                                             ; |courseProject|x[7]                                                                                                             ; out              ;
; |courseProject|x[6]                                                                                                             ; |courseProject|x[6]                                                                                                             ; out              ;
; |courseProject|x[5]                                                                                                             ; |courseProject|x[5]                                                                                                             ; out              ;
; |courseProject|x[4]                                                                                                             ; |courseProject|x[4]                                                                                                             ; out              ;
; |courseProject|x[3]                                                                                                             ; |courseProject|x[3]                                                                                                             ; out              ;
; |courseProject|x[2]                                                                                                             ; |courseProject|x[2]                                                                                                             ; out              ;
; |courseProject|x[1]                                                                                                             ; |courseProject|x[1]                                                                                                             ; out              ;
; |courseProject|x[0]                                                                                                             ; |courseProject|x[0]                                                                                                             ; out              ;
; |courseProject|inst11                                                                                                           ; |courseProject|inst11                                                                                                           ; regout           ;
; |courseProject|inst30                                                                                                           ; |courseProject|inst30                                                                                                           ; out0             ;
; |courseProject|DEL                                                                                                              ; |courseProject|DEL                                                                                                              ; pin_out          ;
; |courseProject|inst36                                                                                                           ; |courseProject|inst36                                                                                                           ; regout           ;
; |courseProject|inst36~0                                                                                                         ; |courseProject|inst36~0                                                                                                         ; out0             ;
; |courseProject|inst36~1                                                                                                         ; |courseProject|inst36~1                                                                                                         ; out0             ;
; |courseProject|inst36~2                                                                                                         ; |courseProject|inst36~2                                                                                                         ; out0             ;
; |courseProject|PMR                                                                                                              ; |courseProject|PMR                                                                                                              ; pin_out          ;
; |courseProject|p[8]                                                                                                             ; |courseProject|p[8]                                                                                                             ; pin_out          ;
; |courseProject|p[5]                                                                                                             ; |courseProject|p[5]                                                                                                             ; pin_out          ;
; |courseProject|p[4]                                                                                                             ; |courseProject|p[4]                                                                                                             ; pin_out          ;
; |courseProject|p[3]                                                                                                             ; |courseProject|p[3]                                                                                                             ; pin_out          ;
; |courseProject|result[1]                                                                                                        ; |courseProject|result[1]                                                                                                        ; pin_out          ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~28                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~28                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~29                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~29                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~30                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~30                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~31                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~31                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~32                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~32                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~33                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~33                                                            ; out0             ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[4]                          ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[4]                          ; regout           ;
; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; regout           ;
; |courseProject|UAcourseProject:inst3|inst13                                                                                     ; |courseProject|UAcourseProject:inst3|inst13                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|inst26                                                                                     ; |courseProject|UAcourseProject:inst3|inst26                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|inst17                                                                                     ; |courseProject|UAcourseProject:inst3|inst17                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|inst12                                                                                     ; |courseProject|UAcourseProject:inst3|inst12                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|inst23                                                                                     ; |courseProject|UAcourseProject:inst3|inst23                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[10]                                                ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[10]                                                ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[8]                                                 ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[8]                                                 ; regout           ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3] ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3] ; regout           ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]         ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]         ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]         ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]         ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]         ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~2                                    ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~2                                    ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~23                                  ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~23                                  ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~24                                  ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~24                                  ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |courseProject|Z                                                                                                                ; |courseProject|Z                                                                                                                ; pin_out          ;
; |courseProject|inst31                                                                                                           ; |courseProject|inst31                                                                                                           ; out0             ;
; |courseProject|y[10]                                                                                                            ; |courseProject|y[10]                                                                                                            ; pin_out          ;
; |courseProject|y[8]                                                                                                             ; |courseProject|y[8]                                                                                                             ; pin_out          ;
; |courseProject|y[7]                                                                                                             ; |courseProject|y[7]                                                                                                             ; pin_out          ;
; |courseProject|x[14]                                                                                                            ; |courseProject|x[14]                                                                                                            ; out              ;
; |courseProject|x[5]                                                                                                             ; |courseProject|x[5]                                                                                                             ; out              ;
; |courseProject|x[4]                                                                                                             ; |courseProject|x[4]                                                                                                             ; out              ;
; |courseProject|x[3]                                                                                                             ; |courseProject|x[3]                                                                                                             ; out              ;
; |courseProject|x[2]                                                                                                             ; |courseProject|x[2]                                                                                                             ; out              ;
; |courseProject|x[1]                                                                                                             ; |courseProject|x[1]                                                                                                             ; out              ;
; |courseProject|x[0]                                                                                                             ; |courseProject|x[0]                                                                                                             ; out              ;
; |courseProject|inst11                                                                                                           ; |courseProject|inst11                                                                                                           ; regout           ;
; |courseProject|inst20                                                                                                           ; |courseProject|inst20                                                                                                           ; out0             ;
; |courseProject|inst30                                                                                                           ; |courseProject|inst30                                                                                                           ; out0             ;
; |courseProject|inst29                                                                                                           ; |courseProject|inst29                                                                                                           ; out0             ;
; |courseProject|DEL                                                                                                              ; |courseProject|DEL                                                                                                              ; pin_out          ;
; |courseProject|inst36                                                                                                           ; |courseProject|inst36                                                                                                           ; regout           ;
; |courseProject|inst36~0                                                                                                         ; |courseProject|inst36~0                                                                                                         ; out0             ;
; |courseProject|inst36~1                                                                                                         ; |courseProject|inst36~1                                                                                                         ; out0             ;
; |courseProject|inst36~2                                                                                                         ; |courseProject|inst36~2                                                                                                         ; out0             ;
; |courseProject|PRS                                                                                                              ; |courseProject|PRS                                                                                                              ; pin_out          ;
; |courseProject|inst35                                                                                                           ; |courseProject|inst35                                                                                                           ; regout           ;
; |courseProject|inst35~1                                                                                                         ; |courseProject|inst35~1                                                                                                         ; out0             ;
; |courseProject|inst35~2                                                                                                         ; |courseProject|inst35~2                                                                                                         ; out0             ;
; |courseProject|PMR                                                                                                              ; |courseProject|PMR                                                                                                              ; pin_out          ;
; |courseProject|p[8]                                                                                                             ; |courseProject|p[8]                                                                                                             ; pin_out          ;
; |courseProject|p[6]                                                                                                             ; |courseProject|p[6]                                                                                                             ; pin_out          ;
; |courseProject|p[5]                                                                                                             ; |courseProject|p[5]                                                                                                             ; pin_out          ;
; |courseProject|p[4]                                                                                                             ; |courseProject|p[4]                                                                                                             ; pin_out          ;
; |courseProject|p[3]                                                                                                             ; |courseProject|p[3]                                                                                                             ; pin_out          ;
; |courseProject|p[2]                                                                                                             ; |courseProject|p[2]                                                                                                             ; pin_out          ;
; |courseProject|result[15]                                                                                                       ; |courseProject|result[15]                                                                                                       ; pin_out          ;
; |courseProject|result[14]                                                                                                       ; |courseProject|result[14]                                                                                                       ; pin_out          ;
; |courseProject|result[1]                                                                                                        ; |courseProject|result[1]                                                                                                        ; pin_out          ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~2                                                             ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~2                                                             ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~3                                                             ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~3                                                             ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~28                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~28                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~29                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~29                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~30                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~30                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~31                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~31                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~32                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~32                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~33                                                            ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|_~33                                                            ; out0             ;
; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                                        ; |courseProject|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                                        ; regout           ;
; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; |courseProject|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; regout           ;
; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                          ; |courseProject|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                          ; regout           ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[4]                          ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[4]                          ; regout           ;
; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[3]                          ; |courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[3]                          ; regout           ;
; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; |courseProject|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; regout           ;
; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]                          ; |courseProject|CT1:inst18|lpm_counter:lpm_counter_component|cntr_qqj:auto_generated|counter_reg_bit[4]                          ; regout           ;
; |courseProject|UAcourseProject:inst3|inst13                                                                                     ; |courseProject|UAcourseProject:inst3|inst13                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|inst26                                                                                     ; |courseProject|UAcourseProject:inst3|inst26                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|inst17                                                                                     ; |courseProject|UAcourseProject:inst3|inst17                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|inst23                                                                                     ; |courseProject|UAcourseProject:inst3|inst23                                                                                     ; out0             ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[10]                                                ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[10]                                                ; regout           ;
; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[8]                                                 ; |courseProject|UAcourseProject:inst3|reg:inst31|lpm_ff:lpm_ff_component|dffs[8]                                                 ; regout           ;
; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3] ; |courseProject|UAcourseProject:inst3|ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_60j:auto_generated|counter_reg_bit[3] ; regout           ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]         ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]         ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]         ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]         ; out0             ;
; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]         ; |courseProject|UAcourseProject:inst3|dc4:UAinst|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]         ; out0             ;
; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~2                                    ; |courseProject|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|op_1~2                                    ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~23                                  ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~23                                  ; out0             ;
; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~24                                  ; |courseProject|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_d2i:auto_generated|op_1~24                                  ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 22 18:39:48 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off courseProject -c courseProject
Info: Using vector source file "C:/Users/kychi/OneDrive/ //courseProject.tbl"
Info: Overwriting simulation input file with simulation results
    Info: A backup of courseProject.tbl called courseProject.sim_ori.tbl has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 5.0 ns on register "|courseProject|CT2:inst34|lpm_counter:lpm_counter_component|cntr_bdj:auto_generated|counter_reg_bit[2]"
Warning: Found clock-sensitive change during active clock edge at time 155.0 ns on register "|courseProject|inst11"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      86.10 %
Info: Number of transitions in simulation is 4890
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Thu Apr 22 18:39:53 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


