<dec f='llvm/llvm/include/llvm/IR/Instructions.h' l='3507' type='Optional&lt;SmallVector&lt;uint32_t, 8&gt; &gt;'/>
<offset>64</offset>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4083' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4090' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4092' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4095' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper24buildProfBranchWeightsMDEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4114' u='w' c='_ZN4llvm27SwitchInstProfUpdateWrapper4initEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4119' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4126' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4126' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4127' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper10removeCaseENS_10SwitchInst16CaseIteratorImplINS1_10CaseHandleEEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4137' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4139' u='w' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4140' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4141' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4143' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4145' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper7addCaseEPNS_11ConstantIntEPNS_10BasicBlockENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4154' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper15eraseFromParentEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4155' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper15eraseFromParentEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4161' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18getSuccessorWeightEj'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4163' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18getSuccessorWeightEj'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4171' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4172' u='w' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4174' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='4175' u='m' c='_ZN4llvm27SwitchInstProfUpdateWrapper18setSuccessorWeightEjNS_8OptionalIjEE'/>
