Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/Data_path_Data_path_sch_tb_isim_beh.exe -prj C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/Data_path_Data_path_sch_tb_beh.prj work.Data_path_Data_path_sch_tb work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/Regs.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/REG32.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/MUX2T1_5.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/MUX2T1_32.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/Ext_32.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/alu.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/add_32.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/Data_path.vf" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/Data_path_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MUX2T1_5
Compiling module Ext_32
Compiling module MUX2T1_32
Compiling module REG32
Compiling module add_32
Compiling module VCC
Compiling module AND2
Compiling module Regs
Compiling module alu
Compiling module GND
Compiling module Data_path
Compiling module Data_path_Data_path_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/Jerry Chang/Desktop/COD/Exp05/FrameworkFinal/Data_path_Data_path_sch_tb_isim_beh.exe
Fuse Memory Usage: 27640 KB
Fuse CPU Usage: 468 ms
