
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -232.93

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.37

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.37

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3508.08    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.97    0.80    1.24 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.40    1.40   library removal time
                                  1.40   data required time
-----------------------------------------------------------------------------
                                  1.40   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.68    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.44    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3508.08    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.97    0.80    1.24 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.24   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.17    2.03   library recovery time
                                  2.03   data required time
-----------------------------------------------------------------------------
                                  2.03   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.54    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.25    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.15    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.53    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   51.89    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.02    0.21 ^ _16519_/A (BUF_X16)
    10   36.47    0.01    0.03    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.24 ^ _16520_/A (BUF_X8)
    10   29.01    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.27 ^ _16566_/A (BUF_X4)
    19   50.74    0.03    0.04    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.32 ^ _18246_/A (BUF_X1)
    10   27.13    0.06    0.09    0.41 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.41 ^ _18247_/A (BUF_X1)
    10   29.75    0.07    0.10    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.18    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    0.99    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.21    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.58    0.01    0.06    0.75 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.75 v _18358_/B1 (AOI21_X1)
     8   34.70    0.17    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.81    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    3.97    0.03    0.02    1.02 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.02 v _20603_/A (INV_X1)
     7   17.78    0.04    0.06    1.08 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.08 ^ _20604_/A2 (NAND2_X1)
     1    3.56    0.02    0.02    1.10 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.10 v _30153_/B (FA_X1)
     1    3.18    0.02    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.73    0.01    0.11    1.30 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.30 ^ _21493_/A (INV_X1)
     1    2.86    0.01    0.01    1.31 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.31 v _30169_/CI (FA_X1)
     1    3.82    0.02    0.09    1.40 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.40 v _30174_/A (FA_X1)
     1    1.94    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.82    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    4.63    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    1.89    0.02    0.09    1.73 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.73 v _21495_/A (INV_X1)
     1    3.87    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.90    0.04    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.99    0.02    0.03    1.85 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.85 v _23570_/A (AOI21_X1)
     3    7.31    0.05    0.07    1.92 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.92 ^ _23655_/A4 (AND4_X1)
     2    3.84    0.02    0.07    1.99 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.99 ^ _23717_/A1 (NOR2_X1)
     1    1.87    0.01    0.01    2.00 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.00 v _23718_/B2 (AOI21_X1)
     3    7.99    0.05    0.06    2.07 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.07 ^ _23719_/B1 (AOI21_X1)
     1    2.55    0.02    0.02    2.09 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.09 v _23720_/B (XOR2_X1)
     1    4.69    0.03    0.05    2.14 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.14 ^ _23721_/A2 (NOR2_X1)
     1    1.78    0.03    0.01    2.15 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.15 v _23722_/A3 (NOR3_X1)
     2    9.96    0.08    0.12    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.46    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   16.93    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.42 ^ _23726_/A (BUF_X1)
    10   23.23    0.05    0.08    2.50 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.05    0.00    2.50 ^ _24579_/B2 (OAI21_X1)
     1    1.46    0.02    0.02    2.53 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3508.08    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.97    0.80    1.24 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.24   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.17    2.03   library recovery time
                                  2.03   data required time
-----------------------------------------------------------------------------
                                  2.03   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.54    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.25    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.15    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.53    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   51.89    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.02    0.21 ^ _16519_/A (BUF_X16)
    10   36.47    0.01    0.03    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.24 ^ _16520_/A (BUF_X8)
    10   29.01    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.27 ^ _16566_/A (BUF_X4)
    19   50.74    0.03    0.04    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.32 ^ _18246_/A (BUF_X1)
    10   27.13    0.06    0.09    0.41 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.41 ^ _18247_/A (BUF_X1)
    10   29.75    0.07    0.10    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.18    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    0.99    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.21    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.58    0.01    0.06    0.75 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.75 v _18358_/B1 (AOI21_X1)
     8   34.70    0.17    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.81    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    3.97    0.03    0.02    1.02 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.02 v _20603_/A (INV_X1)
     7   17.78    0.04    0.06    1.08 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.08 ^ _20604_/A2 (NAND2_X1)
     1    3.56    0.02    0.02    1.10 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.10 v _30153_/B (FA_X1)
     1    3.18    0.02    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.73    0.01    0.11    1.30 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.30 ^ _21493_/A (INV_X1)
     1    2.86    0.01    0.01    1.31 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.31 v _30169_/CI (FA_X1)
     1    3.82    0.02    0.09    1.40 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.40 v _30174_/A (FA_X1)
     1    1.94    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.82    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    4.63    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    1.89    0.02    0.09    1.73 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.73 v _21495_/A (INV_X1)
     1    3.87    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.90    0.04    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.99    0.02    0.03    1.85 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.85 v _23570_/A (AOI21_X1)
     3    7.31    0.05    0.07    1.92 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.92 ^ _23655_/A4 (AND4_X1)
     2    3.84    0.02    0.07    1.99 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.99 ^ _23717_/A1 (NOR2_X1)
     1    1.87    0.01    0.01    2.00 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.00 v _23718_/B2 (AOI21_X1)
     3    7.99    0.05    0.06    2.07 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.07 ^ _23719_/B1 (AOI21_X1)
     1    2.55    0.02    0.02    2.09 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.09 v _23720_/B (XOR2_X1)
     1    4.69    0.03    0.05    2.14 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.14 ^ _23721_/A2 (NOR2_X1)
     1    1.78    0.03    0.01    2.15 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.15 v _23722_/A3 (NOR3_X1)
     2    9.96    0.08    0.12    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.46    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   16.93    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.42 ^ _23726_/A (BUF_X1)
    10   23.23    0.05    0.08    2.50 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.05    0.00    2.50 ^ _24579_/B2 (OAI21_X1)
     1    1.46    0.02    0.02    2.53 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.07 (VIOLATED)
_20328_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.20   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22176_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22284_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   42.80  -17.47 (VIOLATED)
_22176_/ZN                             23.23   40.38  -17.14 (VIOLATED)
_22284_/ZN                             23.23   39.70  -16.47 (VIOLATED)
_20440_/ZN                             10.47   26.74  -16.27 (VIOLATED)
_22089_/ZN                             23.23   39.00  -15.77 (VIOLATED)
_22217_/ZN                             23.23   38.43  -15.20 (VIOLATED)
_22344_/ZN                             23.23   37.71  -14.48 (VIOLATED)
_27512_/ZN                             23.23   37.48  -14.25 (VIOLATED)
_20328_/ZN                             16.02   29.81  -13.78 (VIOLATED)
_22073_/ZN                             23.23   36.63  -13.39 (VIOLATED)
_19553_/ZN                             26.02   39.26  -13.25 (VIOLATED)
_18977_/ZN                             26.02   38.58  -12.56 (VIOLATED)
_22052_/ZN                             23.23   35.60  -12.37 (VIOLATED)
_19924_/ZN                             25.33   37.42  -12.09 (VIOLATED)
_24776_/ZN                             16.02   27.97  -11.94 (VIOLATED)
_27504_/ZN                             23.23   34.76  -11.53 (VIOLATED)
_20318_/Z                              25.33   36.60  -11.27 (VIOLATED)
_19731_/ZN                             26.02   37.17  -11.15 (VIOLATED)
_20319_/Z                              25.33   35.95  -10.62 (VIOLATED)
_18215_/ZN                             26.02   36.61  -10.60 (VIOLATED)
_18303_/ZN                             25.33   35.90  -10.57 (VIOLATED)
_19183_/ZN                             26.70   36.74  -10.03 (VIOLATED)
_22133_/ZN                             23.23   33.10   -9.87 (VIOLATED)
_27522_/ZN                             23.23   33.07   -9.84 (VIOLATED)
_18225_/ZN                             26.02   35.59   -9.57 (VIOLATED)
_18603_/ZN                             26.02   35.40   -9.39 (VIOLATED)
_18358_/ZN                             25.33   34.70   -9.38 (VIOLATED)
_18417_/ZN                             26.02   35.27   -9.25 (VIOLATED)
_18471_/ZN                             25.33   34.11   -8.78 (VIOLATED)
_22911_/ZN                             10.47   19.21   -8.74 (VIOLATED)
_19370_/ZN                             26.02   34.28   -8.27 (VIOLATED)
_19863_/ZN                             25.33   32.98   -7.65 (VIOLATED)
_18028_/ZN                             26.02   33.64   -7.63 (VIOLATED)
_19781_/ZN                             25.33   32.69   -7.36 (VIOLATED)
_20890_/ZN                             16.02   23.33   -7.31 (VIOLATED)
_18429_/ZN                             26.02   33.11   -7.10 (VIOLATED)
_19965_/ZN                             25.33   32.32   -6.99 (VIOLATED)
_19681_/ZN                             25.33   31.99   -6.67 (VIOLATED)
_22363_/ZN                             26.05   32.37   -6.32 (VIOLATED)
_18055_/ZN                             28.99   35.14   -6.15 (VIOLATED)
_23322_/ZN                             10.47   16.52   -6.05 (VIOLATED)
_25831_/ZN                             10.47   16.16   -5.68 (VIOLATED)
_20147_/ZN                             10.47   15.93   -5.46 (VIOLATED)
_22831_/ZN                             10.47   15.49   -5.01 (VIOLATED)
_27336_/ZN                             25.33   30.30   -4.97 (VIOLATED)
_18615_/ZN                             28.99   33.62   -4.63 (VIOLATED)
_22868_/ZN                             10.47   14.69   -4.22 (VIOLATED)
_20352_/ZN                             16.02   19.80   -3.78 (VIOLATED)
_22360_/ZN                             10.47   13.88   -3.41 (VIOLATED)
_19421_/ZN                             25.33   28.08   -2.76 (VIOLATED)
_19384_/ZN                             26.70   29.45   -2.74 (VIOLATED)
_17229_/ZN                             16.02   18.69   -2.67 (VIOLATED)
_23367_/ZN                             16.02   18.64   -2.62 (VIOLATED)
_22301_/ZN                             10.47   12.56   -2.09 (VIOLATED)
_20148_/ZN                             10.47   12.52   -2.05 (VIOLATED)
_23513_/ZN                             13.81   15.48   -1.67 (VIOLATED)
_21844_/ZN                             10.47   11.84   -1.37 (VIOLATED)
_17872_/ZN                             25.33   26.60   -1.27 (VIOLATED)
_17534_/ZN                             13.81   14.99   -1.18 (VIOLATED)
_22195_/ZN                             16.02   16.79   -0.77 (VIOLATED)
_27740_/ZN                             10.47   10.98   -0.51 (VIOLATED)
_21836_/ZN                             10.47   10.96   -0.49 (VIOLATED)
_24996_/ZN                             26.70   27.09   -0.38 (VIOLATED)
_17917_/ZN                             25.33   25.66   -0.33 (VIOLATED)
_17619_/ZN                             16.02   16.30   -0.28 (VIOLATED)
_17600_/ZN                             16.02   16.22   -0.20 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.07062486559152603

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3557

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.473215103149414

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6898

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 7

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 66

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1195

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1366

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.04    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.05    0.31 ^ _16566_/Z (BUF_X4)
   0.10    0.41 ^ _18246_/Z (BUF_X1)
   0.10    0.51 ^ _18247_/Z (BUF_X1)
   0.07    0.57 v _18354_/Z (MUX2_X1)
   0.06    0.63 v _18355_/Z (MUX2_X1)
   0.06    0.69 v _18356_/Z (MUX2_X1)
   0.06    0.75 v _18357_/Z (MUX2_X1)
   0.19    0.93 ^ _18358_/ZN (AOI21_X1)
   0.07    1.00 ^ _20581_/ZN (AND2_X1)
   0.02    1.02 v _20582_/ZN (AOI21_X1)
   0.06    1.08 ^ _20603_/ZN (INV_X1)
   0.03    1.10 v _20604_/ZN (NAND2_X1)
   0.08    1.18 v _30153_/CO (FA_X1)
   0.11    1.30 ^ _30168_/S (FA_X1)
   0.01    1.31 v _21493_/ZN (INV_X1)
   0.09    1.40 v _30169_/S (FA_X1)
   0.12    1.51 ^ _30174_/S (FA_X1)
   0.01    1.52 v _21168_/ZN (INV_X1)
   0.12    1.64 ^ _30178_/S (FA_X1)
   0.09    1.73 v _30179_/S (FA_X1)
   0.02    1.75 ^ _21495_/ZN (INV_X1)
   0.06    1.81 ^ _30534_/S (HA_X1)
   0.03    1.85 v _23568_/ZN (AOI21_X1)
   0.07    1.92 ^ _23570_/ZN (AOI21_X1)
   0.07    1.99 ^ _23655_/ZN (AND4_X1)
   0.01    2.00 v _23717_/ZN (NOR2_X1)
   0.06    2.07 ^ _23718_/ZN (AOI21_X1)
   0.02    2.09 v _23719_/ZN (AOI21_X1)
   0.05    2.14 ^ _23720_/Z (XOR2_X1)
   0.01    2.15 v _23721_/ZN (NOR2_X1)
   0.12    2.27 ^ _23722_/ZN (NOR3_X1)
   0.03    2.30 v _23724_/ZN (OAI22_X1)
   0.11    2.41 ^ _23725_/ZN (AOI21_X1)
   0.09    2.50 ^ _23726_/Z (BUF_X1)
   0.03    2.53 v _24579_/ZN (OAI21_X1)
   0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
           2.53   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.53   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5287

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3727

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.738799

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.3%
Combinational          2.99e-02   3.48e-02   4.29e-04   6.52e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.67e-02   5.85e-04   7.83e-02 100.0%
                          52.5%      46.8%       0.7%
