// Generated by:
// objdump -d -m --symbol-description --symbolize-operands
//   --disassembler-options=reg-names-std --no-addresses --no-show-raw-insn
//   <build-folder>/crypto/fipsmodule/CMakeFiles/fipsmodule.dir/aes/asm/aes-xts-armv8-enc-slothy.S.o
//   > ../aes-xts-armv8-enc-slothy_M3_dissassemble.S

// crypto/fipsmodule/CMakeFiles/fipsmodule.dir/aes/asm/aes-xts-armv8-enc-slothy.S.o:
// (__TEXT,__text) section
aes_hw_slothy_xts_encrypt:
_aes_hw_slothy_xts_encrypt:
	sub	sp, sp, #0x60
	stp	d8, d9, [sp]
	stp	d10, d11, [sp, #0x10]
	stp	d12, d13, [sp, #0x20]
	stp	d14, d15, [sp, #0x30]
	stp	x19, x20, [sp, #0x40]
	stp	x21, x22, [sp, #0x50]
	cmp	x2, #0x10
	b.lt	0xa60
	nop
	nop
	nop
	and	x21, x2, #0xf
	and	x2, x2, #0xfffffffffffffff0
	ldr	w6, [x4, #0xf0]
	ld1.4s	{ v0 }, [x4], #16
	ld1.16b	{ v6 }, [x5]
	sub	w6, w6, #0x2
	ld1.4s	{ v1 }, [x4], #16
	aese.16b	v6, v0
	aesmc.16b	v6, v6
	ld1.4s	{ v0 }, [x4], #16
	subs	w6, w6, #0x2
	aese.16b	v6, v1
	aesmc.16b	v6, v6
	ld1.4s	{ v1 }, [x4], #16
	b.gt	0x4c
	aese.16b	v6, v0
	aesmc.16b	v6, v6
	ld1.4s	{ v0 }, [x4]
	aese.16b	v6, v1
	eor.16b	v6, v6, v0
	fmov	x9, d6
	fmov.d	x10, v6[1]
	mov	w19, #0x87
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d8, x9
	fmov.d	v8[1], x10
	mov	x7, x3
	ld1.4s	{ v16, v17 }, [x7], #32
	ld1.4s	{ v12, v13 }, [x7], #32
	ld1.4s	{ v14, v15 }, [x7], #32
	ld1.4s	{ v4, v5 }, [x7], #32
	ld1.4s	{ v18, v19 }, [x7], #32
	ld1.4s	{ v20, v21 }, [x7], #32
	ld1.4s	{ v22, v23 }, [x7], #32
	ld1.4s	{ v7 }, [x7]
	cmp	x2, #0x20
	b.lo	0x928
	cmp	x2, #0x30
	b.lo	0x80c
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d9, x9
	fmov.d	v9[1], x10
	cmp	x2, #0x40
	b.lo	0x670
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d10, x9
	fmov.d	v10[1], x10
	cmp	x2, #0x50
	b.lo	0x450
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d11, x9
	fmov.d	v11[1], x10
	ldp	q0, q1, [x0], #0x50
	ldp	q24, q25, [x0, #-0x30]
	ldur	q26, [x0, #-0x10]
	eor.16b	v0, v0, v6
	eor.16b	v1, v1, v8
	eor.16b	v24, v24, v9
	eor.16b	v25, v25, v10
	eor.16b	v26, v26, v11
	aese.16b	v0, v16
	aesmc.16b	v0, v0
	aese.16b	v1, v16
	aesmc.16b	v1, v1
	aese.16b	v24, v16
	aesmc.16b	v24, v24
	aese.16b	v25, v16
	aesmc.16b	v25, v25
	aese.16b	v26, v16
	aesmc.16b	v26, v26
	aese.16b	v0, v17
	aesmc.16b	v0, v0
	aese.16b	v1, v17
	aesmc.16b	v1, v1
	aese.16b	v24, v17
	aesmc.16b	v24, v24
	aese.16b	v25, v17
	aesmc.16b	v25, v25
	aese.16b	v26, v17
	aesmc.16b	v26, v26
	aese.16b	v0, v12
	aesmc.16b	v0, v0
	aese.16b	v1, v12
	aesmc.16b	v1, v1
	aese.16b	v24, v12
	aesmc.16b	v24, v24
	aese.16b	v25, v12
	aesmc.16b	v25, v25
	aese.16b	v26, v12
	aesmc.16b	v26, v26
	aese.16b	v0, v13
	aesmc.16b	v0, v0
	aese.16b	v1, v13
	aesmc.16b	v1, v1
	aese.16b	v24, v13
	aesmc.16b	v24, v24
	aese.16b	v25, v13
	aesmc.16b	v25, v25
	aese.16b	v26, v13
	aesmc.16b	v26, v26
	aese.16b	v0, v14
	aesmc.16b	v0, v0
	aese.16b	v1, v14
	aesmc.16b	v1, v1
	aese.16b	v24, v14
	aesmc.16b	v24, v24
	aese.16b	v25, v14
	aesmc.16b	v25, v25
	aese.16b	v26, v14
	aesmc.16b	v26, v26
	aese.16b	v0, v15
	aesmc.16b	v0, v0
	aese.16b	v1, v15
	aesmc.16b	v1, v1
	aese.16b	v24, v15
	aesmc.16b	v24, v24
	aese.16b	v25, v15
	aesmc.16b	v25, v25
	aese.16b	v26, v15
	aesmc.16b	v26, v26
	aese.16b	v0, v4
	aesmc.16b	v0, v0
	aese.16b	v1, v4
	aesmc.16b	v1, v1
	aese.16b	v24, v4
	aesmc.16b	v24, v24
	aese.16b	v25, v4
	aesmc.16b	v25, v25
	aese.16b	v26, v4
	aesmc.16b	v26, v26
	aese.16b	v0, v5
	aesmc.16b	v0, v0
	aese.16b	v1, v5
	aesmc.16b	v1, v1
	aese.16b	v24, v5
	aesmc.16b	v24, v24
	aese.16b	v25, v5
	aesmc.16b	v25, v25
	aese.16b	v26, v5
	aesmc.16b	v26, v26
	aese.16b	v0, v18
	aesmc.16b	v0, v0
	aese.16b	v1, v18
	aesmc.16b	v1, v1
	aese.16b	v24, v18
	aesmc.16b	v24, v24
	aese.16b	v25, v18
	aesmc.16b	v25, v25
	aese.16b	v26, v18
	aesmc.16b	v26, v26
	aese.16b	v0, v19
	aesmc.16b	v0, v0
	aese.16b	v1, v19
	aesmc.16b	v1, v1
	aese.16b	v24, v19
	aesmc.16b	v24, v24
	aese.16b	v25, v19
	aesmc.16b	v25, v25
	aese.16b	v26, v19
	aesmc.16b	v26, v26
	aese.16b	v0, v20
	aesmc.16b	v0, v0
	aese.16b	v1, v20
	aesmc.16b	v1, v1
	aese.16b	v24, v20
	aesmc.16b	v24, v24
	aese.16b	v25, v20
	aesmc.16b	v25, v25
	aese.16b	v26, v20
	aesmc.16b	v26, v26
	aese.16b	v0, v21
	aesmc.16b	v0, v0
	aese.16b	v1, v21
	aesmc.16b	v1, v1
	aese.16b	v24, v21
	aesmc.16b	v24, v24
	aese.16b	v25, v21
	aesmc.16b	v25, v25
	aese.16b	v26, v21
	aesmc.16b	v26, v26
	aese.16b	v0, v22
	aesmc.16b	v0, v0
	aese.16b	v1, v22
	aesmc.16b	v1, v1
	aese.16b	v24, v22
	aesmc.16b	v24, v24
	aese.16b	v25, v22
	aesmc.16b	v25, v25
	aese.16b	v26, v22
	aesmc.16b	v26, v26
	aese.16b	v0, v23
	aese.16b	v1, v23
	aese.16b	v24, v23
	aese.16b	v25, v23
	aese.16b	v26, v23
	eor.16b	v0, v0, v7
	eor.16b	v0, v0, v6
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d6, x9
	fmov.d	v6[1], x10
	eor.16b	v1, v1, v7
	eor.16b	v1, v1, v8
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d8, x9
	fmov.d	v8[1], x10
	eor.16b	v24, v24, v7
	eor.16b	v24, v24, v9
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d9, x9
	fmov.d	v9[1], x10
	eor.16b	v25, v25, v7
	eor.16b	v25, v25, v10
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d10, x9
	fmov.d	v10[1], x10
	eor.16b	v26, v26, v7
	eor.16b	v26, v26, v11
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d11, x9
	fmov.d	v11[1], x10
	stp	q0, q1, [x1], #0x50
	stp	q24, q25, [x1, #-0x30]
	stur	q26, [x1, #-0x10]
	subs	x2, x2, #0x50
	cmp	x2, #0x50
	b.lo	0x428
	b.hs	0x130
	cmp	x2, #0x0
	b.eq	0x9e0
	cmp	x2, #0x10
	b.eq	0x928
	cmp	x2, #0x20
	b.eq	0x80c
	cmp	x2, #0x30
	b.eq	0x670
	cmp	x2, #0x40
	b.eq	0x450
	ld1.16b	{ v0 }, [x0], #16
	ld1.16b	{ v1 }, [x0], #16
	ld1.16b	{ v24 }, [x0], #16
	ld1.16b	{ v25 }, [x0], #16
	eor.16b	v0, v0, v6
	eor.16b	v1, v1, v8
	eor.16b	v24, v24, v9
	eor.16b	v25, v25, v10
	aese.16b	v0, v16
	aesmc.16b	v0, v0
	aese.16b	v1, v16
	aesmc.16b	v1, v1
	aese.16b	v24, v16
	aesmc.16b	v24, v24
	aese.16b	v25, v16
	aesmc.16b	v25, v25
	aese.16b	v0, v17
	aesmc.16b	v0, v0
	aese.16b	v1, v17
	aesmc.16b	v1, v1
	aese.16b	v24, v17
	aesmc.16b	v24, v24
	aese.16b	v25, v17
	aesmc.16b	v25, v25
	aese.16b	v0, v12
	aesmc.16b	v0, v0
	aese.16b	v1, v12
	aesmc.16b	v1, v1
	aese.16b	v24, v12
	aesmc.16b	v24, v24
	aese.16b	v25, v12
	aesmc.16b	v25, v25
	aese.16b	v0, v13
	aesmc.16b	v0, v0
	aese.16b	v1, v13
	aesmc.16b	v1, v1
	aese.16b	v24, v13
	aesmc.16b	v24, v24
	aese.16b	v25, v13
	aesmc.16b	v25, v25
	aese.16b	v0, v14
	aesmc.16b	v0, v0
	aese.16b	v1, v14
	aesmc.16b	v1, v1
	aese.16b	v24, v14
	aesmc.16b	v24, v24
	aese.16b	v25, v14
	aesmc.16b	v25, v25
	aese.16b	v0, v15
	aesmc.16b	v0, v0
	aese.16b	v1, v15
	aesmc.16b	v1, v1
	aese.16b	v24, v15
	aesmc.16b	v24, v24
	aese.16b	v25, v15
	aesmc.16b	v25, v25
	aese.16b	v0, v4
	aesmc.16b	v0, v0
	aese.16b	v1, v4
	aesmc.16b	v1, v1
	aese.16b	v24, v4
	aesmc.16b	v24, v24
	aese.16b	v25, v4
	aesmc.16b	v25, v25
	aese.16b	v0, v5
	aesmc.16b	v0, v0
	aese.16b	v1, v5
	aesmc.16b	v1, v1
	aese.16b	v24, v5
	aesmc.16b	v24, v24
	aese.16b	v25, v5
	aesmc.16b	v25, v25
	aese.16b	v0, v18
	aesmc.16b	v0, v0
	aese.16b	v1, v18
	aesmc.16b	v1, v1
	aese.16b	v24, v18
	aesmc.16b	v24, v24
	aese.16b	v25, v18
	aesmc.16b	v25, v25
	aese.16b	v0, v19
	aesmc.16b	v0, v0
	aese.16b	v1, v19
	aesmc.16b	v1, v1
	aese.16b	v24, v19
	aesmc.16b	v24, v24
	aese.16b	v25, v19
	aesmc.16b	v25, v25
	aese.16b	v0, v20
	aesmc.16b	v0, v0
	aese.16b	v1, v20
	aesmc.16b	v1, v1
	aese.16b	v24, v20
	aesmc.16b	v24, v24
	aese.16b	v25, v20
	aesmc.16b	v25, v25
	aese.16b	v0, v21
	aesmc.16b	v0, v0
	aese.16b	v1, v21
	aesmc.16b	v1, v1
	aese.16b	v24, v21
	aesmc.16b	v24, v24
	aese.16b	v25, v21
	aesmc.16b	v25, v25
	aese.16b	v0, v22
	aesmc.16b	v0, v0
	aese.16b	v1, v22
	aesmc.16b	v1, v1
	aese.16b	v24, v22
	aesmc.16b	v24, v24
	aese.16b	v25, v22
	aesmc.16b	v25, v25
	aese.16b	v0, v23
	aese.16b	v1, v23
	aese.16b	v24, v23
	aese.16b	v25, v23
	eor.16b	v0, v0, v7
	eor.16b	v0, v0, v6
	eor.16b	v1, v1, v7
	eor.16b	v1, v1, v8
	eor.16b	v24, v24, v7
	eor.16b	v24, v24, v9
	eor.16b	v25, v25, v7
	eor.16b	v25, v25, v10
	st1.16b	{ v0, v1 }, [x1], #32
	st1.16b	{ v24, v25 }, [x1], #32
	fmov	x9, d10
	fmov.d	x10, v10[1]
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d6, x9
	fmov.d	v6[1], x10
	b	0x9e0
	nop
	ld1.16b	{ v0, v1 }, [x0], #32
	ld1.16b	{ v24 }, [x0], #16
	eor.16b	v0, v0, v6
	eor.16b	v1, v1, v8
	eor.16b	v24, v24, v9
	aese.16b	v0, v16
	aesmc.16b	v0, v0
	aese.16b	v1, v16
	aesmc.16b	v1, v1
	aese.16b	v24, v16
	aesmc.16b	v24, v24
	aese.16b	v0, v17
	aesmc.16b	v0, v0
	aese.16b	v1, v17
	aesmc.16b	v1, v1
	aese.16b	v24, v17
	aesmc.16b	v24, v24
	aese.16b	v0, v12
	aesmc.16b	v0, v0
	aese.16b	v1, v12
	aesmc.16b	v1, v1
	aese.16b	v24, v12
	aesmc.16b	v24, v24
	aese.16b	v0, v13
	aesmc.16b	v0, v0
	aese.16b	v1, v13
	aesmc.16b	v1, v1
	aese.16b	v24, v13
	aesmc.16b	v24, v24
	aese.16b	v0, v14
	aesmc.16b	v0, v0
	aese.16b	v1, v14
	aesmc.16b	v1, v1
	aese.16b	v24, v14
	aesmc.16b	v24, v24
	aese.16b	v0, v15
	aesmc.16b	v0, v0
	aese.16b	v1, v15
	aesmc.16b	v1, v1
	aese.16b	v24, v15
	aesmc.16b	v24, v24
	aese.16b	v0, v4
	aesmc.16b	v0, v0
	aese.16b	v1, v4
	aesmc.16b	v1, v1
	aese.16b	v24, v4
	aesmc.16b	v24, v24
	aese.16b	v0, v5
	aesmc.16b	v0, v0
	aese.16b	v1, v5
	aesmc.16b	v1, v1
	aese.16b	v24, v5
	aesmc.16b	v24, v24
	aese.16b	v0, v18
	aesmc.16b	v0, v0
	aese.16b	v1, v18
	aesmc.16b	v1, v1
	aese.16b	v24, v18
	aesmc.16b	v24, v24
	aese.16b	v0, v19
	aesmc.16b	v0, v0
	aese.16b	v1, v19
	aesmc.16b	v1, v1
	aese.16b	v24, v19
	aesmc.16b	v24, v24
	aese.16b	v0, v20
	aesmc.16b	v0, v0
	aese.16b	v1, v20
	aesmc.16b	v1, v1
	aese.16b	v24, v20
	aesmc.16b	v24, v24
	aese.16b	v0, v21
	aesmc.16b	v0, v0
	aese.16b	v1, v21
	aesmc.16b	v1, v1
	aese.16b	v24, v21
	aesmc.16b	v24, v24
	aese.16b	v0, v22
	aesmc.16b	v0, v0
	aese.16b	v1, v22
	aesmc.16b	v1, v1
	aese.16b	v24, v22
	aesmc.16b	v24, v24
	aese.16b	v0, v23
	aese.16b	v1, v23
	aese.16b	v24, v23
	eor.16b	v0, v0, v7
	eor.16b	v0, v0, v6
	eor.16b	v1, v1, v7
	eor.16b	v1, v1, v8
	eor.16b	v24, v24, v7
	eor.16b	v24, v24, v9
	st1.16b	{ v0, v1 }, [x1], #32
	st1.16b	{ v24 }, [x1], #16
	fmov	x9, d9
	fmov.d	x10, v9[1]
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d6, x9
	fmov.d	v6[1], x10
	b	0x9e0
	ld1.16b	{ v0, v1 }, [x0], #32
	eor.16b	v0, v0, v6
	eor.16b	v1, v1, v8
	aese.16b	v0, v16
	aesmc.16b	v0, v0
	aese.16b	v1, v16
	aesmc.16b	v1, v1
	aese.16b	v0, v17
	aesmc.16b	v0, v0
	aese.16b	v1, v17
	aesmc.16b	v1, v1
	aese.16b	v0, v12
	aesmc.16b	v0, v0
	aese.16b	v1, v12
	aesmc.16b	v1, v1
	aese.16b	v0, v13
	aesmc.16b	v0, v0
	aese.16b	v1, v13
	aesmc.16b	v1, v1
	aese.16b	v0, v14
	aesmc.16b	v0, v0
	aese.16b	v1, v14
	aesmc.16b	v1, v1
	aese.16b	v0, v15
	aesmc.16b	v0, v0
	aese.16b	v1, v15
	aesmc.16b	v1, v1
	aese.16b	v0, v4
	aesmc.16b	v0, v0
	aese.16b	v1, v4
	aesmc.16b	v1, v1
	aese.16b	v0, v5
	aesmc.16b	v0, v0
	aese.16b	v1, v5
	aesmc.16b	v1, v1
	aese.16b	v0, v18
	aesmc.16b	v0, v0
	aese.16b	v1, v18
	aesmc.16b	v1, v1
	aese.16b	v0, v19
	aesmc.16b	v0, v0
	aese.16b	v1, v19
	aesmc.16b	v1, v1
	aese.16b	v0, v20
	aesmc.16b	v0, v0
	aese.16b	v1, v20
	aesmc.16b	v1, v1
	aese.16b	v0, v21
	aesmc.16b	v0, v0
	aese.16b	v1, v21
	aesmc.16b	v1, v1
	aese.16b	v0, v22
	aesmc.16b	v0, v0
	aese.16b	v1, v22
	aesmc.16b	v1, v1
	aese.16b	v0, v23
	aese.16b	v1, v23
	eor.16b	v0, v0, v7
	eor.16b	v0, v0, v6
	eor.16b	v1, v1, v7
	eor.16b	v1, v1, v8
	st1.16b	{ v0, v1 }, [x1], #32
	fmov	x9, d8
	fmov.d	x10, v8[1]
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d6, x9
	fmov.d	v6[1], x10
	b	0x9e0
	ld1.16b	{ v0 }, [x0], #16
	eor.16b	v0, v0, v6
	aese.16b	v0, v16
	aesmc.16b	v0, v0
	aese.16b	v0, v17
	aesmc.16b	v0, v0
	aese.16b	v0, v12
	aesmc.16b	v0, v0
	aese.16b	v0, v13
	aesmc.16b	v0, v0
	aese.16b	v0, v14
	aesmc.16b	v0, v0
	aese.16b	v0, v15
	aesmc.16b	v0, v0
	aese.16b	v0, v4
	aesmc.16b	v0, v0
	aese.16b	v0, v5
	aesmc.16b	v0, v0
	aese.16b	v0, v18
	aesmc.16b	v0, v0
	aese.16b	v0, v19
	aesmc.16b	v0, v0
	aese.16b	v0, v20
	aesmc.16b	v0, v0
	aese.16b	v0, v21
	aesmc.16b	v0, v0
	aese.16b	v0, v22
	aesmc.16b	v0, v0
	aese.16b	v0, v23
	eor.16b	v0, v0, v7
	eor.16b	v0, v0, v6
	st1.16b	{ v0 }, [x1], #16
	fmov	x9, d6
	fmov.d	x10, v6[1]
	ror	x22, x10, #0x20
	extr	x10, x10, x9, #0x3f
	and	w11, w19, w22, asr #31
	eor	x9, x11, x9, lsl #1
	fmov	d6, x9
	fmov.d	v6[1], x10
	b	0x9e0
	nop
	nop
	nop
	nop
	nop
	tst	x21, #0xf
	b.eq	0xa60
	mov	x20, x0
	mov	x13, x1
	sub	x1, x1, #0x10
.composite_enc_loop:
	subs	x21, x21, #0x1
	ldrb	w15, [x1, x21]
	ldrb	w14, [x20, x21]
	strb	w15, [x13, x21]
	strb	w14, [x1, x21]
	b.gt	.composite_enc_loop
	ld1.16b	{ v26 }, [x1]
	eor.16b	v26, v26, v6
	ldr	w6, [x3, #0xf0]
	ld1.16b	{ v0 }, [x3], #16
	sub	w6, w6, #0x2
	ld1.16b	{ v1 }, [x3], #16
	aese.16b	v26, v0
	aesmc.16b	v26, v26
	ld1.4s	{ v0 }, [x3], #16
	subs	w6, w6, #0x2
	aese.16b	v26, v1
	aesmc.16b	v26, v26
	ld1.4s	{ v1 }, [x3], #16
	b.gt	0xa24
	aese.16b	v26, v0
	aesmc.16b	v26, v26
	ld1.4s	{ v0 }, [x3]
	aese.16b	v26, v1
	eor.16b	v26, v26, v0
	eor.16b	v26, v26, v6
	st1.16b	{ v26 }, [x1]
	ldp	x19, x20, [sp, #0x40]
	ldp	x21, x22, [sp, #0x50]
	ldp	d8, d9, [sp]
	ldp	d10, d11, [sp, #0x10]
	ldp	d12, d13, [sp, #0x20]
	ldp	d14, d15, [sp, #0x30]
	add	sp, sp, #0x60
	ret
