<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_t.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_t" name="index_t"></a>- t -</h3><ul>
<li>T&#160;:&#160;<a class="el" href="structTSNS__Type.html#a11cc0838c1a671f927fa050e28c92e04">TSNS_Type</a></li>
<li>t0&#160;:&#160;<a class="el" href="structmcl__path__plan__t.html#a0106835c07c3163a36dfbd9a963bf884">mcl_path_plan_t</a></li>
<li>t1&#160;:&#160;<a class="el" href="structmcl__path__plan__t.html#ac35a85d3477ec850e3e4309dd58e8a2f">mcl_path_plan_t</a></li>
<li>t2&#160;:&#160;<a class="el" href="structmcl__path__plan__t.html#aa1443607308a819abe5bc6be62cf491a">mcl_path_plan_t</a></li>
<li>T_CLANE_INIT&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a96c1d4b42da222ee228187dd5b8869d0">MIPI_CSI_PHY_Type</a></li>
<li>t_cure&#160;:&#160;<a class="el" href="structmcl__path__plan__cfg__t.html#af8f768a694b7d92dda0f7fa97a3d28f7">mcl_path_plan_cfg_t</a>, <a class="el" href="structmcl__path__plan__t.html#a9115e037694d099e86d887d88a231744">mcl_path_plan_t</a></li>
<li>t_hddat&#160;:&#160;<a class="el" href="structi2c__timing__t.html#a4ec3cb535f9ac7b84b8a77cac51eed3a">i2c_timing_t</a></li>
<li>t_high&#160;:&#160;<a class="el" href="structi2c__timing__t.html#a224a4e9c736307fe504c55ac8a3c92f9">i2c_timing_t</a></li>
<li>T_HS_SETTLE&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a7cefcedd7d343a1a99f694f0d3ebe07b">MIPI_CSI_PHY_Type</a></li>
<li>T_HS_TERMEN&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a74f87b5ad78fb0e098cabf954292bdb5">MIPI_CSI_PHY_Type</a></li>
<li>T_LANE_INIT0&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a38a7d536098baa90e44e59ebe5909fd7">MIPI_CSI_PHY_Type</a></li>
<li>T_LANE_INIT1&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a0a717b2bae9dff2861560bb2d8c15d30">MIPI_CSI_PHY_Type</a></li>
<li>t_low&#160;:&#160;<a class="el" href="structi2c__timing__t.html#aa0d2e0593ff351cca9ef89bf3323d6e8">i2c_timing_t</a></li>
<li>t_method&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a5605c8cdb2c5915db3b0eddf681b106d">mcl_encoder_t</a></li>
<li>t_param&#160;:&#160;<a class="el" href="structpwmv2__cmp__calculate__cfg.html#a4211e82b6bdfdef9a525b916ae794dbe">pwmv2_cmp_calculate_cfg</a></li>
<li>t_sclhi&#160;:&#160;<a class="el" href="structi2c__timing__t.html#afa57d91d957f2a3c80bc91b6ca87d4b6">i2c_timing_t</a></li>
<li>t_sclratio&#160;:&#160;<a class="el" href="structi2c__timing__t.html#a1a48c9910004d972e9737eee1245bf3d">i2c_timing_t</a></li>
<li>t_settle_ns&#160;:&#160;<a class="el" href="structmipi__csi__phy__clane__config.html#aec0ab487a3e2c48410cd6f7e760deead">mipi_csi_phy_clane_config</a>, <a class="el" href="structmipi__csi__phy__dlane__config.html#a8dccc66e461ce02accb7fdf313d2127f">mipi_csi_phy_dlane_config</a></li>
<li>t_sp&#160;:&#160;<a class="el" href="structi2c__timing__t.html#a499557494ce4a72ca073dba1a76bb5be">i2c_timing_t</a></li>
<li>t_sudat&#160;:&#160;<a class="el" href="structi2c__timing__t.html#a9d6d8de137b809eccda5cbfa51c461f8">i2c_timing_t</a></li>
<li>t_term_en_ns&#160;:&#160;<a class="el" href="structmipi__csi__phy__clane__config.html#aa9e53388eaf2a82f4e4ddf8b9cd7fccc">mipi_csi_phy_clane_config</a>, <a class="el" href="structmipi__csi__phy__dlane__config.html#a24dc69efd4185b5e9f60bf1c49c94ea8">mipi_csi_phy_dlane_config</a></li>
<li>ta&#160;:&#160;<a class="el" href="structhpm__jpeg__sos__info.html#a84a432824e7cdd2bb7a85f27d28f009f">hpm_jpeg_sos_info</a></li>
<li>taac_ns&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a31c48c55b92c97af3dd5ae105dff88e9">emmc_csd_t</a></li>
<li>tag&#160;:&#160;<a class="el" href="unionapi__boot__arg__t.html#a955852db840420641186243c5681eef9">api_boot_arg_t</a>, <a class="el" href="structboot__header__t.html#a4f0a794646968b154050ac53769591d0">boot_header_t</a>, <a class="el" href="structxpi__nor__config__option__t.html#a935292dd3570cff616021ffcce0ad4aa">xpi_nor_config_option_t</a>, <a class="el" href="structxpi__nor__config__t.html#ab806cb9acaef043bb6c3d4d45301e0e6">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__option__t.html#a3fbc5af0b795bf708f9a019bff746416">xpi_ram_config_option_t</a>, <a class="el" href="structxpi__ram__config__t.html#a0f7229f4e3167d5f9268561ba714340e">xpi_ram_config_t</a></li>
<li>tag_resource_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#aa69d6f9cb315184bbeffe9b2d88af479">emmc_ext_csd_t</a></li>
<li>tag_unit_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a9f299d94ff97ac64b104285b504226d0">emmc_ext_csd_t</a></li>
<li>TAMP&#160;:&#160;<a class="el" href="structTAMP__Type.html#aa2c8c8c4ef032d13295c5a63018a3aad">TAMP_Type</a></li>
<li>TAMP_FLAG&#160;:&#160;<a class="el" href="structTAMP__Type.html#a873278e26762ac6fa67132acb4ffdc48">TAMP_Type</a></li>
<li>target&#160;:&#160;<a class="el" href="structbldc__contrl__pid__par.html#a0bfe7b8c1eeb6eb9327d6ff12bf17666">bldc_contrl_pid_par</a>, <a class="el" href="structhpm__mcl__over__zero__pi__par.html#acbef5d31b679b884f6d91aca58fc02f4">hpm_mcl_over_zero_pi_par</a>, <a class="el" href="structmonitor__config.html#aa06b5dd538a607c9e1683d1c91a9bce6">monitor_config</a></li>
<li>target_alpha&#160;:&#160;<a class="el" href="structbldc__control__pwm__par.html#a9f5cf5d16aeeb1b0eb2845d9674752b3">bldc_control_pwm_par</a></li>
<li>target_beta&#160;:&#160;<a class="el" href="structbldc__control__pwm__par.html#a50c12fc435102af8e4309f198372274e">bldc_control_pwm_par</a></li>
<li>target_nsec&#160;:&#160;<a class="el" href="structenet__pps__cmd__config__t.html#a46146e32f33571d7ac6102a1775e2d1b">enet_pps_cmd_config_t</a></li>
<li>target_sec&#160;:&#160;<a class="el" href="structenet__pps__cmd__config__t.html#a9b19d5b941a226f0ad85af5185d98d98">enet_pps_cmd_config_t</a></li>
<li>TARGETCONFIG&#160;:&#160;<a class="el" href="structPLIC__Type.html#aff3157e7141100ff3d30fb879d45aa7e">PLIC_Type</a></li>
<li>TARGETINT&#160;:&#160;<a class="el" href="structPLIC__Type.html#aee2d932d8ed51a070aa39a844cbfab78">PLIC_Type</a></li>
<li>TARH&#160;:&#160;<a class="el" href="structPTPC__Type.html#a6942df1fdc5bbc472c71271189313252">PTPC_Type</a></li>
<li>TARL&#160;:&#160;<a class="el" href="structPTPC__Type.html#a6f91130ee4c89343a6726843110145af">PTPC_Type</a></li>
<li>taske_no_sequence&#160;:&#160;<a class="el" href="structtsw__cb__frer__recovery__func__config__t.html#ae58d32d4f7e4adba8ce28703baa15334">tsw_cb_frer_recovery_func_config_t</a></li>
<li>tbs1&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a2869aac14bccafe79590fd49a875684a">enet_tx_desc_t</a></li>
<li>tbs2&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a1e73e5067d40e6dbc91f8384c34a98f1">enet_tx_desc_t</a></li>
<li>tbsel_option&#160;:&#160;<a class="el" href="structmcan__tsu__config__struct.html#a88fed68cdf6e28be07823c88a2b8acdc">mcan_tsu_config_struct</a></li>
<li>TBSLOT&#160;:&#160;<a class="el" href="structCAN__Type.html#ac6332200ff9cda76572a4847be5f67d3">CAN_Type</a></li>
<li>TBUF&#160;:&#160;<a class="el" href="structCAN__Type.html#af9031271e3272d460afd0acfd4fb45dc">CAN_Type</a></li>
<li>tcase_support&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a2b7e088cab4c30f4af31415435a4ca31">emmc_ext_csd_t</a></li>
<li>tch&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a2a31581eacef9fb7b582dea6d693c4d6">enet_tx_desc_t</a></li>
<li>td&#160;:&#160;<a class="el" href="structhpm__jpeg__sos__info.html#ac53448d492835e920ddf60f58931bed7">hpm_jpeg_sos_info</a></li>
<li>TDC&#160;:&#160;<a class="el" href="structCAN__Type.html#aeb5b1aedab5e5c58f86632d232eaa143">CAN_Type</a></li>
<li>tdc_config&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a9fc99752d901f05d34a7ee1d560e0c2e">mcan_config_struct</a></li>
<li>tdc_val&#160;:&#160;<a class="el" href="structmcan__protocol__status.html#aa7de7b8c557b554019538a92662a7573">mcan_protocol_status</a></li>
<li>TDCR&#160;:&#160;<a class="el" href="structMCAN__Type.html#ae37457307d899cfc45738b1fca11cb18">MCAN_Type</a></li>
<li>tdes0&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#ae5fd3c243a7dcc69a0b821e6403f8b28">enet_tx_desc_t</a></li>
<li>tdes0_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#aeb6d31464c681775d87d63824e18ecb6">enet_tx_desc_t</a></li>
<li>tdes1&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a4bad2e95c59c8917a8c39c7c0370b0f5">enet_tx_desc_t</a></li>
<li>tdes1_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#aa88fcd2f0163cd815f8dd2ab7340f404">enet_tx_desc_t</a></li>
<li>tdes2&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a37922b7a97385f3df26905d071857789">enet_tx_desc_t</a></li>
<li>tdes2_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#af95b293c951bdbb7d2a6fc1693b9670b">enet_tx_desc_t</a></li>
<li>tdes3&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#aa590a717e182cfa0a72f861da965fdd3">enet_tx_desc_t</a></li>
<li>tdes3_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a214e6c49879575d12f7eaed2a00f34e0">enet_tx_desc_t</a></li>
<li>tdes4_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a7307b9ec5158263045adde9a710e3b24">enet_tx_desc_t</a></li>
<li>tdes5_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a9a06b3754265cf37195eba2e6c1a36c8">enet_tx_desc_t</a></li>
<li>tdes6_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a144a40cf4f463e8c542f81b6dcd16d5b">enet_tx_desc_t</a></li>
<li>tdes7_bm&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a18d209d132be4f56f2a5092035b3e540">enet_tx_desc_t</a></li>
<li>TECNT&#160;:&#160;<a class="el" href="structCAN__Type.html#a8a2fec5d6add6951d410aa50e16916c6">CAN_Type</a></li>
<li>ter&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a854cc338a30a8a26707bfd373028b208">enet_tx_desc_t</a></li>
<li>TEST&#160;:&#160;<a class="el" href="structMCAN__Type.html#aa893745b329f197a57d501dd28e884ba">MCAN_Type</a></li>
<li>TEST_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a4db78c0885571b25d9d4d94e49fc3d71">MIPI_DSI_PHY_Type</a></li>
<li>TEST_PARA1&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a46e83d3ec57dd91fa9b63926e8327ca5">MIPI_DSI_PHY_Type</a></li>
<li>test_period&#160;:&#160;<a class="el" href="structtsw__cb__frer__latent__error__dectecton__config__t.html#af4f9f5b40771c32d8b7543bcfee45530">tsw_cb_frer_latent_error_dectecton_config_t</a></li>
<li>TFIFO_FILLINGS&#160;:&#160;<a class="el" href="structI2S__Type.html#a4d3fc39117ffd94efda820653935146e">I2S_Type</a></li>
<li>TGTTM_NSEC&#160;:&#160;<a class="el" href="structENET__Type.html#a7ba9f6e34f9cc2e5236f534b22b144e6">ENET_Type</a></li>
<li>TGTTM_SEC&#160;:&#160;<a class="el" href="structENET__Type.html#aa07bf5cd34b40847edeadebf64383243">ENET_Type</a></li>
<li>theta&#160;:&#160;<a class="el" href="structhpm__hfi__pll__para.html#a1a97293029e002686b1a05fd4ce7299f">hpm_hfi_pll_para</a>, <a class="el" href="structhpm__smc__pll__para.html#a7a69b5d66827775797b3797d5861a5c3">hpm_smc_pll_para</a>, <a class="el" href="structmcl__control__smc__t.html#abc42abc3675edf67a4073ae79f331338">mcl_control_smc_t</a>, <a class="el" href="structmcl__encoder__t.html#a9c5dc3fd47c7e9020ac36a197d36cf7c">mcl_encoder_t</a>, <a class="el" href="structmcl__filter__pll__output__t.html#ae65b316ceab5849d9c503a1d75cf90ab">mcl_filter_pll_output_t</a>, <a class="el" href="structmcl__path__plan__t.html#a1d45a440e11b99e7d46513aef00f1f1e">mcl_path_plan_t</a></li>
<li>theta0&#160;:&#160;<a class="el" href="structhpm__smc__pll__para.html#a991d9e825df0f9240f2c5b2cb061623b">hpm_smc_pll_para</a>, <a class="el" href="structmcl__control__smc__cfg__t.html#a3ae86e1cd5c5a10c959034f1a60c6f00">mcl_control_smc_cfg_t</a></li>
<li>theta_forecast&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a0c5a02541b3e214eb74510cf353887bb">mcl_encoder_t</a></li>
<li>theta_initial&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a7720be35e17863b8f008e6034ee431cf">mcl_encoder_t</a></li>
<li>theta_last&#160;:&#160;<a class="el" href="structhpm__hfi__pll__para.html#aec41248c7e3888970b4c50f4062ef8d4">hpm_hfi_pll_para</a>, <a class="el" href="structhpm__smc__pll__para.html#a6d284adb07d15a4dc926530819b8d085">hpm_smc_pll_para</a>, <a class="el" href="structmcl__encoder__cal__speed__m__function__t.html#a4e18f22aaaf74e5d426f5bddfcce1b6f">mcl_encoder_cal_speed_m_function_t</a>, <a class="el" href="structmcl__encoder__cal__speed__m__t__function__t.html#a78432d716c1fa0ad89f01ae122f3bf4f">mcl_encoder_cal_speed_m_t_function_t</a>, <a class="el" href="structmcl__encoder__cal__speed__pll__function__t.html#a453209c6da4d11d8074502debe9c5036">mcl_encoder_cal_speed_pll_function_t</a>, <a class="el" href="structmcl__encoder__cal__speed__t__function__t.html#a49094834d4987a75172b9c92f23e956a">mcl_encoder_cal_speed_t_function_t</a></li>
<li>theta_mem&#160;:&#160;<a class="el" href="structmcl__control__smc__t.html#a5d696836571424522a4d6c6fa57643bc">mcl_control_smc_t</a></li>
<li>theta_pi&#160;:&#160;<a class="el" href="structhpm__hfi__pole__detect__para.html#a1346739db0d9ec3421a8babea2e8990f">hpm_hfi_pole_detect_para</a></li>
<li>theta_sigma&#160;:&#160;<a class="el" href="structmcl__encoder__cal__speed__m__t__function__t.html#a7f2ffdc08205252f9e14aa28edc1eed6">mcl_encoder_cal_speed_m_t_function_t</a></li>
<li>theta_zero&#160;:&#160;<a class="el" href="structhpm__hfi__pole__detect__para.html#a9bdaedc99be7191adaf346d3c20667f8">hpm_hfi_pole_detect_para</a></li>
<li>THR&#160;:&#160;<a class="el" href="structUART__Type.html#aaf0136840a24456ad964c535aab00d28">UART_Type</a></li>
<li>THRESHOLD&#160;:&#160;<a class="el" href="structPLIC__Type.html#a4a7c10c48482e4aa36131d09221cc1b8">PLIC_Type</a></li>
<li>threshold&#160;:&#160;<a class="el" href="structhpm__uart__rxline__idle__detect__config.html#a7d1d82e05de29b063a12cc724cf56fa0">hpm_uart_rxline_idle_detect_config</a>, <a class="el" href="structplb__lin__clock__t.html#a6ef596eb3800689a5e325cfde14549c4">plb_lin_clock_t</a>, <a class="el" href="structtsw__cb__frer__latent__error__dectecton__config__t.html#a01d1ab8c7c3ef499b7e04b1957de2d5d">tsw_cb_frer_latent_error_dectecton_config_t</a></li>
<li>THRS_I&#160;:&#160;<a class="el" href="structRDC__Type.html#aeaff740b173783759afb60941d50e667">RDC_Type</a></li>
<li>THRS_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#a97e0820d3cee173151f1f071619c979e">RDC_Type</a></li>
<li>thshdh&#160;:&#160;<a class="el" href="structadc12__channel__config__t.html#a9f3ec80e7ec7938e6a14674728142499">adc12_channel_config_t</a>, <a class="el" href="structadc12__channel__threshold__t.html#a0c2b0557e1aeb54840a820e328dc3149">adc12_channel_threshold_t</a>, <a class="el" href="structadc16__channel__config__t.html#a960a31e26ac288a0082e8b0a8aef552b">adc16_channel_config_t</a>, <a class="el" href="structadc16__channel__threshold__t.html#ae40350a76dc1ba04b1eef4281601c747">adc16_channel_threshold_t</a></li>
<li>thshdl&#160;:&#160;<a class="el" href="structadc12__channel__config__t.html#a990b1a338270a5af1ea36ef32e610a37">adc12_channel_config_t</a>, <a class="el" href="structadc12__channel__threshold__t.html#a4fd8580b4ac1bcda41677b8c79b9def8">adc12_channel_threshold_t</a>, <a class="el" href="structadc16__channel__config__t.html#aa4c1874f3f670f2b548785bdfaa58ded">adc16_channel_config_t</a>, <a class="el" href="structadc16__channel__threshold__t.html#a10d564f0ec47f4f8711e2977f9fe951e">adc16_channel_threshold_t</a></li>
<li>tick_count&#160;:&#160;<a class="el" href="structmcl__control__offline__param__detection__t.html#ae56692564f534e33de34d06643cb8878">mcl_control_offline_param_detection_t</a>, <a class="el" href="structmcl__offline__param__detection__rundata__t.html#ae737b32c749d606f6444d44e0c4da32d">mcl_offline_param_detection_rundata_t</a></li>
<li>TIME&#160;:&#160;<a class="el" href="structMMC__Type.html#a6da0d49fae56c59f5ff673ab2a61855a">MMC_Type</a>, <a class="el" href="structSEI__Type.html#a293a4a3ef031ab58c879e87111c58ae0">SEI_Type</a></li>
<li>time&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a92a9e236060d672639a09a378d58f0dd">mcl_loop_t</a>, <a class="el" href="structmcl__physical__para__q__t.html#a0180fec65b1bc61236f68b2172c0e5d7">mcl_physical_para_q_t</a>, <a class="el" href="structmcl__physical__para__t.html#a59c5e3dc084e59a8f55c3d8c562d9242">mcl_physical_para_t</a>, <a class="el" href="structmmc__pos__out__t.html#a22c6a3691607380588b369834873919d">mmc_pos_out_t</a>, <a class="el" href="structpath__plan__t__cure__cfg__t.html#aa314b48f229282ab29c05227afca34ad">path_plan_t_cure_cfg_t</a></li>
<li>TIME_IN&#160;:&#160;<a class="el" href="structSEI__Type.html#a772b79e5f5e9271d4f8a4c3357673afb">SEI_Type</a></li>
<li>time_param&#160;:&#160;<a class="el" href="structmtg__event__param.html#a65c064d864777a900302db3e43dfc30a">mtg_event_param</a></li>
<li>TIME_SEL&#160;:&#160;<a class="el" href="structPTPC__Type.html#a02cf1b952547d6d59ecb6594e290d270">PTPC_Type</a></li>
<li>time_stamp&#160;:&#160;<a class="el" href="structmtg__result.html#a0f17dc04824a3a3239e6ebc59db3c838">mtg_result</a></li>
<li>time_use_override&#160;:&#160;<a class="el" href="structsei__update__config__t.html#a734647c3f975c487d39c26e7852882b4">sei_update_config_t</a></li>
<li>TIMECFG&#160;:&#160;<a class="el" href="structCAN__Type.html#a008a1b38667dcfb14a06fe66cac906a8">CAN_Type</a></li>
<li>TIMEH&#160;:&#160;<a class="el" href="structPTPC__Type.html#a7997bb86ccbcf81ea0ebad62fefa709b">PTPC_Type</a></li>
<li>TIMEL&#160;:&#160;<a class="el" href="structPTPC__Type.html#a26887db29cdb360dd6cbac7cff7f2401">PTPC_Type</a></li>
<li>TIMELOCK&#160;:&#160;<a class="el" href="structVSC__Type.html#a67a6697485efb4acca9323aa09e48789">VSC_Type</a></li>
<li>timeout_cfg&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a3eb5a4d7ed612d547ebb8ed73619e3c3">mcan_config_struct</a>, <a class="el" href="structsei__state__transition__config__t.html#a2a424169cc79eb7e93184c5d07a364d1">sei_state_transition_config_t</a></li>
<li>timeout_clock_count&#160;:&#160;<a class="el" href="structmtg__timeout__param.html#a880d6b855f7b1484ee66d91d672b4143">mtg_timeout_param</a></li>
<li>timeout_en&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a644a23f7a0e592bb67a2dace143e0819">mtg_filter_param</a></li>
<li>timeout_in_ms&#160;:&#160;<a class="el" href="structtsw__cb__frer__recovery__func__config__t.html#a42e0e973db781eb65b452c5b892d1990">tsw_cb_frer_recovery_func_config_t</a></li>
<li>timeout_interrupt_us&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a7b5cd5ad5b339f3542d37514ca3f6206">ewdg_func_ctrl_config_t</a></li>
<li>timeout_interrupt_val&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a4cedf887f259e0ba200849e932c5f9fb">ewdg_func_ctrl_config_t</a></li>
<li>timeout_period&#160;:&#160;<a class="el" href="structmcan__timeout__config__struct.html#a534237042df3b9eab3f649777b74d799">mcan_timeout_config_struct</a>, <a class="el" href="structmcan__timeout__counter__config__struct.html#a4825d117fb7206a91657d781b29d1137">mcan_timeout_counter_config_struct</a></li>
<li>timeout_reset_us&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a94319d17c055538eb773188831965670">ewdg_func_ctrl_config_t</a></li>
<li>timeout_reset_val&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a42c2e004ad6b4bfa3ae12a1aaee7019c">ewdg_func_ctrl_config_t</a></li>
<li>timeout_s&#160;:&#160;<a class="el" href="structmcl__encoer__cfg__t.html#a56558ba89ebd15691ac96eadcb76ce39">mcl_encoer_cfg_t</a></li>
<li>timeout_sel&#160;:&#160;<a class="el" href="structmcan__timeout__config__struct.html#afc419244b9d064a010f13ccfe8b6715e">mcan_timeout_config_struct</a></li>
<li>timeout_selection&#160;:&#160;<a class="el" href="structmcan__timeout__counter__config__struct.html#ae4d358bcf47ec5877162814a4d991d7c">mcan_timeout_counter_config_struct</a></li>
<li>timeout_val_in_10ms&#160;:&#160;<a class="el" href="structsdio__cis__t.html#a9420b01425738e860d2df8c249073ea9">sdio_cis_t</a></li>
<li>times&#160;:&#160;<a class="el" href="structhpm__hfi__pole__detect__para.html#afbc2d14a9174a61fa9271002e7310d20">hpm_hfi_pole_detect_para</a></li>
<li>TIMESTAMP&#160;:&#160;<a class="el" href="structCLC__Type.html#a44d87a7ab5782a3f5dfec3f612952e56">CLC_Type</a>, <a class="el" href="structMTG__Type.html#a2b11168a8a65b64b6e410ec37d7a5926">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a92d93b36cd003a899affcb13735b06f6">MTGV2_Type</a>, <a class="el" href="structQEIV2__Type.html#a398701d43df1eb1e9cf8b66a173f8e22">QEIV2_Type</a></li>
<li>timestamp_capture_enable&#160;:&#160;<a class="el" href="structmcan__tx__message__struct.html#a7d17828fb502c17d8cb9efbee2c440cd">mcan_tx_message_struct</a></li>
<li>timestamp_cfg&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a2c5f9976969eefea00bc0efca24a8767">mcan_config_struct</a></li>
<li>TIMESTAMP_CUR&#160;:&#160;<a class="el" href="structSYNT__Type.html#ae5310fb8100f154c801a5a428cd68068">SYNT_Type</a></li>
<li>TIMESTAMP_LOCKED&#160;:&#160;<a class="el" href="structVSC__Type.html#a1e0d364c4a172996044c29cf5c4b11d6">VSC_Type</a></li>
<li>TIMESTAMP_NEW&#160;:&#160;<a class="el" href="structSYNT__Type.html#afe1056a9a258d2ab5398bd4a91f31bc2">SYNT_Type</a></li>
<li>timestamp_rollover_mode&#160;:&#160;<a class="el" href="structenet__ptp__config__t.html#a6dd6407aaa4a6ecac1c8efce1427f528">enet_ptp_config_t</a></li>
<li>TIMESTAMP_SAV&#160;:&#160;<a class="el" href="structSYNT__Type.html#a30913ada10b2c103108fcde404285e3f">SYNT_Type</a></li>
<li>timestamp_selection&#160;:&#160;<a class="el" href="structmcan__internal__timestamp__config__struct.html#a06f927502ef9e08c72b717fd607a79f1">mcan_internal_timestamp_config_struct</a></li>
<li>TIMING&#160;:&#160;<a class="el" href="structSPI__Type.html#ae055aa5a39455f4407d4de3f7f293425">SPI_Type</a></li>
<li>timing&#160;:&#160;<a class="el" href="structhpm__panel.html#ac873b90c63b8952521ef2d29143e3bff">hpm_panel</a></li>
<li>TIMING_CONTROL&#160;:&#160;<a class="el" href="structLINV2__Type.html#af11b589a040fb9b67fb9cece50186823">LINV2_Type</a></li>
<li>TLPX_CTRL&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#ad6a6975204e780825d34347da6368ee1">MIPI_CSI_PHY_Type</a></li>
<li>TM_CFG&#160;:&#160;<a class="el" href="structPPI__Type.html#af2219063d1cfe621a1c89be54afbbe43">PPI_Type</a></li>
<li>TMAX&#160;:&#160;<a class="el" href="structTSNS__Type.html#a780ef568437a545e6c36ecd79120c519">TSNS_Type</a></li>
<li>TMIN&#160;:&#160;<a class="el" href="structTSNS__Type.html#aecc0f4f83f74a82a4882c895519e3b05">TSNS_Type</a></li>
<li>TMR&#160;:&#160;<a class="el" href="structHALL__Type.html#ab27ae65a26a2d2f4aeae43cabc804441">HALL_Type</a>, <a class="el" href="structQEI__Type.html#a7db2937ac2e417aa163cba6fb9003a28">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#a926c35f519bf50ef0f9b7cc7407e1a29">QEIV2_Type</a></li>
<li>TO_CNT_CFG&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#ab112698e1cbd58dbd93c1888dda75f49">MIPI_DSI_Type</a></li>
<li>TOCC&#160;:&#160;<a class="el" href="structMCAN__Type.html#ab2585a559e9ac905221ed16aad5d98a1">MCAN_Type</a></li>
<li>TOCV&#160;:&#160;<a class="el" href="structMCAN__Type.html#a37fe7d61e687c10bf88af9f120079ad1">MCAN_Type</a></li>
<li>TOGGLE&#160;:&#160;<a class="el" href="structGPIO__Type.html#a780e6b7163dffe82bc1594543e8d1d17">GPIO_Type</a>, <a class="el" href="structSYSCTL__Type.html#abc48bd621293596dc16d3213d751f2ae">SYSCTL_Type</a></li>
<li>TOGI_CFG0&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a16971b4a6d1a7c50a63d2b463b3ae0b2">QEIV2_Type</a></li>
<li>TOGI_CFG1&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a9daf472d8359ca55d83576292f6a636e">QEIV2_Type</a></li>
<li>token_enable&#160;:&#160;<a class="el" href="structspi__master__control__config__t.html#aa456a1182d9e6f932f976f8fdb0fb790">spi_master_control_config_t</a></li>
<li>token_value&#160;:&#160;<a class="el" href="structspi__master__control__config__t.html#a6d83382bee82065905fcd0c6c36bb206">spi_master_control_config_t</a></li>
<li>top&#160;:&#160;<a class="el" href="structinterrupt__interval__map__t.html#ae9c535c4dce577d2f119d84823ad4c9d">interrupt_interval_map_t</a>, <a class="el" href="structreset__interval__map__t.html#a4d7c2e6c7b222bac52863ac776b7a2c8">reset_interval_map_t</a></li>
<li>TOP_STATUS&#160;:&#160;<a class="el" href="structUSB__Type.html#ab8dd28b9338bed68742241356f40325f">USB_Type</a></li>
<li>total_bytes&#160;:&#160;<a class="el" href="structdcd__qtd__t.html#a7b77db73758849bbf5ae55664a2bda78">dcd_qtd_t</a></li>
<li>tout_clk_freq&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a83921ee522a3210bd1ba37c34fd35bab">sdxc_capabilities_t</a></li>
<li>tout_clk_unit&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#ae81a09704033655493bda09654d035e5">sdxc_capabilities_t</a></li>
<li>TP&#160;:&#160;<a class="el" href="structGPIO__Type.html#a686e14ab9128aec94751fadb82b52623">GPIO_Type</a></li>
<li>tpl_code&#160;:&#160;<a class="el" href="structsdio__tpl__block.html#a6bf8d47f402a9ebc90b70435a7bf36f0">sdio_tpl_block</a></li>
<li>tpl_data&#160;:&#160;<a class="el" href="structsdio__tpl__block.html#aed4d5f328b744bab793e9a50e5111686">sdio_tpl_block</a></li>
<li>tpl_link&#160;:&#160;<a class="el" href="structsdio__cis__t.html#a81a3c2a35300d82c6a00de7b4a81adc5">sdio_cis_t</a>, <a class="el" href="structsdio__common__cis__t.html#a883cb2555e72da9e9370a35dbba12cd3">sdio_common_cis_t</a></li>
<li>tpl_size&#160;:&#160;<a class="el" href="structsdio__tpl__block.html#a3a63527ed30253089f5b5ce0e094dc2c">sdio_tpl_block</a></li>
<li>TPM&#160;:&#160;<a class="el" href="structI2C__Type.html#aab3c4d9e322105af79ce0939b68a7ec5">I2C_Type</a></li>
<li>tq&#160;:&#160;<a class="el" href="structhpm__jpeg__sof0__info.html#a3059e9da6f347a73982c57e29133635c">hpm_jpeg_sof0_info</a></li>
<li>tq_max&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a6edefd43c6cfbf9dad6e50088bf39f79">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#a035445b0a0831d64594546a4ff1dadbd">mcan_bit_timing_table_struct</a></li>
<li>tq_min&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a6c1f0e70f96f81382ac48cdd3b0ab6d6">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#ad2a0c531b5b7e95a78f4d703916aacf5">mcan_bit_timing_table_struct</a></li>
<li>tqueue&#160;:&#160;<a class="el" href="structtsw__fpe__config__t.html#acd3068a883f1f372487f173bba4b6051">tsw_fpe_config_t</a>, <a class="el" href="structtsw__tsf__t.html#a75d9579c3ea5160b404ac9990db271c5">tsw_tsf_t</a></li>
<li>TRA&#160;:&#160;<a class="el" href="structMTG__Type.html#ae21220c42453b2b9f396892d0794a737">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a55b02aa134fd63ff0d24193d97f65b8c">MTGV2_Type</a></li>
<li>trace_data&#160;:&#160;<a class="el" href="structlobs__trace__data__t.html#a80331233d03fceb34a634c5d580b5e29">lobs_trace_data_t</a></li>
<li>track_id&#160;:&#160;<a class="el" href="structgt9xx__touch__point__t.html#ad9872608a3353207fa37cc2a8a9c7d9b">gt9xx_touch_point_t</a></li>
<li>TRACK_TARGET&#160;:&#160;<a class="el" href="structPCFG__Type.html#ad5bd208da45ea64681a181e0c6c369c7">PCFG_Type</a></li>
<li>TRAN&#160;:&#160;<a class="el" href="structSEI__Type.html#a70841b31942e15cb08de15ba9a0b7829">SEI_Type</a></li>
<li>trans_bytes&#160;:&#160;<a class="el" href="structsmix__dma__ch__config__t.html#ac0e4d9736d7fa4abbc5aeb61c8fd5055">smix_dma_ch_config_t</a></li>
<li>trans_mode&#160;:&#160;<a class="el" href="structspi__common__control__config__t.html#adfca7e744e0d44634d9b38f7be284058">spi_common_control_config_t</a></li>
<li>trans_size&#160;:&#160;<a class="el" href="structdma__linked__descriptor.html#a6150699f6388cd71b180138d55164a32">dma_linked_descriptor</a>, <a class="el" href="structsmix__dma__linked__descriptor__t.html#a854a80fd7d3797c0acb4beec85d7e8fa">smix_dma_linked_descriptor_t</a></li>
<li>TRANSCTRL&#160;:&#160;<a class="el" href="structSPI__Type.html#a0612770893dbcab8ecc643718417acbf">SPI_Type</a></li>
<li>transfer&#160;:&#160;<a class="el" href="structserial__nor__host__ops__t.html#a3b61df0cbb0d3dde3caf149b74ef9e78">serial_nor_host_ops_t</a></li>
<li>transfer_blocking&#160;:&#160;<a class="el" href="structxpi__driver__interface__t.html#aa71f539255fa755246591818d9518bb3">xpi_driver_interface_t</a></li>
<li>transfer_complete&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#a33d3df7cd7344ed2f7bd6786b110218c">hpm_i2s_over_spi</a></li>
<li>transfer_max_size&#160;:&#160;<a class="el" href="structhpm__nor__host__param__t.html#abfafeaf7a82dfdd6b4300e22dcb48db2">hpm_nor_host_param_t</a></li>
<li>transfer_time&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#ae378308e439dd49e5d0658fca55cf358">hpm_i2s_over_spi</a></li>
<li>TRANSFMT&#160;:&#160;<a class="el" href="structSPI__Type.html#a46813b468c53af3cabea791c7b076455">SPI_Type</a></li>
<li>TRANSIZE&#160;:&#160;<a class="el" href="structDMA__Type.html#a37ff9876deb70b43a0332cf09f00e1b2">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#ad2537fea335483ade14176136e57a9bb">DMAV2_Type</a></li>
<li>translate&#160;:&#160;<a class="el" href="structpdma__blit__option.html#ab001e964825f0993b8c4ad22509d38c8">pdma_blit_option</a></li>
<li>transmit&#160;:&#160;<a class="el" href="structlin__trans__config__t.html#adb0a2b23f87a50380e8182a18f03717c">lin_trans_config_t</a></li>
<li>transmit_error_count&#160;:&#160;<a class="el" href="structmcan__error__count__struct.html#a4c1a56b44db6182bdfdc3d2cee902c69">mcan_error_count_struct</a></li>
<li>TRG&#160;:&#160;<a class="el" href="structSEI__Type.html#aae16a540984a8bc1c76915c82f40d62e">SEI_Type</a></li>
<li>TRG_CMPT_FLAG&#160;:&#160;<a class="el" href="structADC16__Type.html#abee95e0790af915b24481011f6b7e149">ADC16_Type</a></li>
<li>TRG_DMA_ADDR&#160;:&#160;<a class="el" href="structADC12__Type.html#a75aee798818913b80b7ad7ea71950a87">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a4faf533f1d396e6f536efba400e08ab0">ADC16_Type</a></li>
<li>TRG_SW_STA&#160;:&#160;<a class="el" href="structADC12__Type.html#a6d045e569db80abc7f0c5c76f4feece1">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#ad3497b991de7dd33fdd69ca4a5041103">ADC16_Type</a></li>
<li>TRG_TABLE&#160;:&#160;<a class="el" href="structSEI__Type.html#a5fedfaf73c57e32102917fa7f3fca105">SEI_Type</a></li>
<li>trgm&#160;:&#160;<a class="el" href="structfilter__config.html#aae76c3ba74354d04b8228dc0ab530944">filter_config</a>, <a class="el" href="structplb__lin__clock__t.html#a3a334d1c3d0946ebbe74ade3fb4af36b">plb_lin_clock_t</a></li>
<li>trgm_dma_dst_index&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a64fd273c076aca210e7c330ee1d25697">plb_lin_clock_t</a></li>
<li>trgm_dma_src_index&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#ae5b7451acfad910c88c96bb5c2bf078c">plb_lin_clock_t</a></li>
<li>TRGM_IN&#160;:&#160;<a class="el" href="structTRGM__Type.html#aa4c890c247ad6c1703bf52ed99a5342a">TRGM_Type</a></li>
<li>trgm_input&#160;:&#160;<a class="el" href="structplb__qei__encoder__cfg__t.html#ac389e4e4395e887aa1799b17380d4c0f">plb_qei_encoder_cfg_t</a></li>
<li>TRGM_OUT&#160;:&#160;<a class="el" href="structTRGM__Type.html#a568459047c43b04e4624dde8b2561a69">TRGM_Type</a></li>
<li>trgmux_pin&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a7b3e3bc50f799fd70952c7f0127ee81a">plb_lin_clock_t</a></li>
<li>TRGOCFG&#160;:&#160;<a class="el" href="structTRGM__Type.html#a3d34c1360ca2344d4f882c522a0ac8bb">TRGM_Type</a></li>
<li>TRGOEN&#160;:&#160;<a class="el" href="structHALL__Type.html#a423bb93329b13ee2a259d403354add92">HALL_Type</a>, <a class="el" href="structQEI__Type.html#a13aa5aeb36dabed971c9dcd65aa71e99">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#a5c2846066525afbd91e55e6da9c7681b">QEIV2_Type</a></li>
<li>tri_sample&#160;:&#160;<a class="el" href="structsei__transceiver__config__t.html#a8b84cc5d434119ccc39f374c25e92306">sei_transceiver_config_t</a></li>
<li>trig_by_hw&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#a2bb8376fb8f6148dfb9eda720151d481">rdc_output_cfg</a></li>
<li>TRIG_CFG&#160;:&#160;<a class="el" href="structCAN__Type.html#a6ff81d657371ffb62d5b1e95983bb530">CAN_Type</a></li>
<li>trig_ch&#160;:&#160;<a class="el" href="structadc12__pmt__config__t.html#a0dc2169dea95867cd24132666f51e7dc">adc12_pmt_config_t</a>, <a class="el" href="structadc12__pmt__dma__data__t.html#a1e0a3269e12d54c987b2009d8616e88d">adc12_pmt_dma_data_t</a>, <a class="el" href="structadc16__pmt__config__t.html#a1415f7da8dff96e73f3aae0fa4c8f87a">adc16_pmt_config_t</a>, <a class="el" href="structadc16__pmt__dma__data__t.html#ab5899eb011e1147a447cad287c8a0936">adc16_pmt_dma_data_t</a></li>
<li>trig_clr_rxfifo&#160;:&#160;<a class="el" href="structuart__trig__config__t.html#a450a48604bb332023f99196e053877f5">uart_trig_config_t</a></li>
<li>trig_cmp_index&#160;:&#160;<a class="el" href="structhpm__mcl__central__aligned__pair__para__t.html#a4dbfbb1312d003feb6dbfa28c89583c7">hpm_mcl_central_aligned_pair_para_t</a></li>
<li>trig_in0_enable&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#ac05a6c13d2a9cf549f8531cc325d41a4">sei_trigger_input_config_t</a></li>
<li>trig_in0_select&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#ad8e7750ca7d8b3205bac9d6ab55d1cc7">sei_trigger_input_config_t</a></li>
<li>trig_in1_enable&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#a152fa3556e1ca73891167b6080ebedea">sei_trigger_input_config_t</a></li>
<li>trig_in1_select&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#a3ad7394e5f2c7222d2a2f9885a563a0d">sei_trigger_input_config_t</a></li>
<li>trig_len&#160;:&#160;<a class="el" href="structadc12__pmt__config__t.html#a3142271032e21672d2ef6c0a1e3aa1ab">adc12_pmt_config_t</a>, <a class="el" href="structadc16__pmt__config__t.html#a0b0dc8dd6b935a1182262c00d260815c">adc16_pmt_config_t</a></li>
<li>trig_mode&#160;:&#160;<a class="el" href="structuart__trig__config__t.html#ac782fda7af3a6721e65122fd1076cabc">uart_trig_config_t</a></li>
<li>trig_num&#160;:&#160;<a class="el" href="structmtg__event__param.html#a248ab81ec1372444f9d1d39cbf9e9b42">mtg_event_param</a></li>
<li>TRIG_OUT0_CFG&#160;:&#160;<a class="el" href="structRDC__Type.html#a9850ae87f7f6158240d2b3c9dbe9a583">RDC_Type</a></li>
<li>TRIG_OUT1_CFG&#160;:&#160;<a class="el" href="structRDC__Type.html#ad1e512c9ebd9081dbdc0d05439b3a95b">RDC_Type</a></li>
<li>trig_out_enable&#160;:&#160;<a class="el" href="structsei__trigger__output__config__t.html#a277ee8fc75e69a80f3773469cd539436">sei_trigger_output_config_t</a></li>
<li>trig_out_select&#160;:&#160;<a class="el" href="structsei__trigger__output__config__t.html#a78ff2a6cb46d8c8d9a40acfb091ef8a3">sei_trigger_output_config_t</a></li>
<li>trig_period_arming_mode&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#a86db3c8dcfba7f3a967fc3ed89797320">sei_trigger_input_config_t</a></li>
<li>trig_period_enable&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#a8234d9843701ac6a08a02215b91a1b2a">sei_trigger_input_config_t</a></li>
<li>trig_period_sync_enable&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#a25df98860ebc512f52217fd47f07dd13">sei_trigger_input_config_t</a></li>
<li>trig_period_sync_select&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#aa4dd786f8dc1f38b60be5d712b1b5973">sei_trigger_input_config_t</a></li>
<li>trig_period_time&#160;:&#160;<a class="el" href="structsei__trigger__input__config__t.html#a81b363aee8808b77288bf3dcad78a1d3">sei_trigger_input_config_t</a></li>
<li>TRIGCTRL&#160;:&#160;<a class="el" href="structLOBS__Type.html#afcca1303a30613ac4b130d160ba88016">LOBS_Type</a></li>
<li>TRIGGER&#160;:&#160;<a class="el" href="structPLIC__Type.html#a12e85a5d74906972497b4fb9983c5915">PLIC_Type</a></li>
<li>trigger&#160;:&#160;<a class="el" href="structmmc__pos__or__delta__pos__input__t.html#a52a446d3d6bc858ba060127d40f3a96d">mmc_pos_or_delta_pos_input_t</a></li>
<li>TRIGGER_CFG&#160;:&#160;<a class="el" href="structPWMV2__Type.html#ad813525d97026982d1414a8f9477a27f">PWMV2_Type</a></li>
<li>TRIGGER_SW&#160;:&#160;<a class="el" href="structVSC__Type.html#abfbd657f47e4e35d093add1c2635c357">VSC_Type</a></li>
<li>TRIGMUX_EN&#160;:&#160;<a class="el" href="structADC16__Type.html#a2d72c72cd94a69b3a9df7d0463584935">ADC16_Type</a></li>
<li>trim_mult&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a4dfe75fd7b4adc8f5e5edaf57bd7065b">emmc_ext_csd_t</a></li>
<li>TRIM_PARA&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a7c9a8bb2df895fd6390dda39b9ed1ab5">MIPI_DSI_PHY_Type</a></li>
<li>trim_timeout_ms&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a68d963e5b51d5fa2b867591af88e820d">emmc_device_attribute_t</a></li>
<li>ts&#160;:&#160;<a class="el" href="structmcl__path__plan__t.html#ad2cbb5cedb5cdf7fc29a7ffff1f10d96">mcl_path_plan_t</a></li>
<li>ts_16bit&#160;:&#160;<a class="el" href="structmcan__timestamp__value__struct.html#a315c85d12c72edd65ec700093394c235">mcan_timestamp_value_struct</a></li>
<li>ts_32bit&#160;:&#160;<a class="el" href="structmcan__timestamp__value__struct.html#a6202f50764fe72d496dd8755b2684e5f">mcan_timestamp_value_struct</a></li>
<li>ts_64bit&#160;:&#160;<a class="el" href="structmcan__timestamp__value__struct.html#a5bbb717c7995e4decf24b715e85afcd7">mcan_timestamp_value_struct</a></li>
<li>TS_ADDEND&#160;:&#160;<a class="el" href="structENET__Type.html#af5bd40035ecc5bc70169b2b0b2d00de8">ENET_Type</a></li>
<li>TS_CTRL&#160;:&#160;<a class="el" href="structENET__Type.html#a4de7f9563233ac5c9837364879150516">ENET_Type</a></li>
<li>ts_dp&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a6ba710392bbd46a420c2ea7b6350e7d4">enet_rx_desc_t</a></li>
<li>ts_ip_gf&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a17b9c06017c208ff0b02678146e3ff8c">enet_rx_desc_t</a></li>
<li>TS_SEL&#160;:&#160;<a class="el" href="structMCAN__Type.html#a91fed3f21b465cf3120417fe1a69a598">MCAN_Type</a></li>
<li>ts_sigma&#160;:&#160;<a class="el" href="structmcl__encoder__cal__speed__m__function__t.html#a63f04f5d30be54b4e7d3f1ef238a784c">mcl_encoder_cal_speed_m_function_t</a>, <a class="el" href="structmcl__encoder__cal__speed__m__t__function__t.html#a325b0f6506b13fb7c793e15471213266">mcl_encoder_cal_speed_m_t_function_t</a>, <a class="el" href="structmcl__encoder__cal__speed__t__function__t.html#a2005a1b058b3ab1977f1fd6bd1c10ab0">mcl_encoder_cal_speed_t_function_t</a></li>
<li>TS_STATUS&#160;:&#160;<a class="el" href="structENET__Type.html#a5a9e469ebddbe509eeb4e6e0064b04f5">ENET_Type</a></li>
<li>TS_UPDTH&#160;:&#160;<a class="el" href="structPTPC__Type.html#ae457c7c673faad5ebdf35248995ba80f">PTPC_Type</a></li>
<li>TS_UPDTL&#160;:&#160;<a class="el" href="structPTPC__Type.html#aa230a858a95f2bac6b85baee1fe582ba">PTPC_Type</a></li>
<li>TSCC&#160;:&#160;<a class="el" href="structMCAN__Type.html#a641bc6bba44be6ee0aea48949d714971">MCAN_Type</a></li>
<li>TSCFG&#160;:&#160;<a class="el" href="structMCAN__Type.html#a7f3cc4b797c3ef198baa2ddf7f0c4085">MCAN_Type</a></li>
<li>TSCV&#160;:&#160;<a class="el" href="structMCAN__Type.html#a5bf8ec86244478ae6c73706fca854de6">MCAN_Type</a></li>
<li>TSN_EP_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a0e2bc247a846a8b4e980d943f58824cf">TSW_Type</a></li>
<li>TSN_EP_IPCFG&#160;:&#160;<a class="el" href="structTSW__Type.html#a2064388aeb61e054c3a4486766431a33">TSW_Type</a></li>
<li>TSN_EP_MMS_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a59469a0722d56edf7284f737b1e8acc3">TSW_Type</a></li>
<li>TSN_EP_MMS_STAT&#160;:&#160;<a class="el" href="structTSW__Type.html#a8c082a9eb3a0036e554ec88df8a36eed">TSW_Type</a></li>
<li>TSN_EP_MMS_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#adcb9cf39639e949bc157ad19dce95a20">TSW_Type</a></li>
<li>TSN_EP_MMS_VTIME&#160;:&#160;<a class="el" href="structTSW__Type.html#ae5e3b625230009db3f3843abc9a864f7">TSW_Type</a></li>
<li>TSN_EP_PTP_SR&#160;:&#160;<a class="el" href="structTSW__Type.html#a31937ef2f0f0789f817b866a3e2acfe9">TSW_Type</a></li>
<li>TSN_EP_PTP_UPTM_NS&#160;:&#160;<a class="el" href="structTSW__Type.html#ac0b6889ffd7950aa707a272e86514127">TSW_Type</a></li>
<li>TSN_EP_PTP_UPTM_S&#160;:&#160;<a class="el" href="structTSW__Type.html#a6fe61abb727d0ca235665d66dfcaf369">TSW_Type</a></li>
<li>TSN_EP_TSF_D0&#160;:&#160;<a class="el" href="structTSW__Type.html#acb2e7f418101783fa8a823a8c79ac64e">TSW_Type</a></li>
<li>TSN_EP_TSF_D1&#160;:&#160;<a class="el" href="structTSW__Type.html#ae08eb61d7e62022fd7e734ee7bb49bf4">TSW_Type</a></li>
<li>TSN_EP_TSF_D2&#160;:&#160;<a class="el" href="structTSW__Type.html#a238747c69578a01db8f74560b0cf498d">TSW_Type</a></li>
<li>TSN_EP_TSF_SR&#160;:&#160;<a class="el" href="structTSW__Type.html#a2e57f9cbc35194da0d97307d67f5f4a3">TSW_Type</a></li>
<li>TSN_EP_TXUF&#160;:&#160;<a class="el" href="structTSW__Type.html#a7394732c28e5013782a8322175890e23">TSW_Type</a></li>
<li>TSN_EP_VER&#160;:&#160;<a class="el" href="structTSW__Type.html#ac7b19ebc7e5b5934f8afa56c39adc190">TSW_Type</a></li>
<li>TSN_SHAPER_ACLIST_ENTRY_H&#160;:&#160;<a class="el" href="structTSW__Type.html#a347336d426377f6b2b92037fb16d3d82">TSW_Type</a></li>
<li>TSN_SHAPER_ACLIST_ENTRY_L&#160;:&#160;<a class="el" href="structTSW__Type.html#a518061d86fc4c71b2910a700ece3fbeb">TSW_Type</a></li>
<li>TSN_SHAPER_FPST&#160;:&#160;<a class="el" href="structTSW__Type.html#a80c4384f1cb2bf9d776cac69ca7a7f29">TSW_Type</a></li>
<li>TSN_SHAPER_HOLDADV&#160;:&#160;<a class="el" href="structTSW__Type.html#a3b8378b25036a6bc067a94d684d5b1fb">TSW_Type</a></li>
<li>TSN_SHAPER_HWCFG1&#160;:&#160;<a class="el" href="structTSW__Type.html#ab0c47ba29013fdc42f182170263f9555">TSW_Type</a></li>
<li>TSN_SHAPER_MMCT&#160;:&#160;<a class="el" href="structTSW__Type.html#aa7ed7aa9de0cac57defc1652a9d2eca0">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_ABASETM_H&#160;:&#160;<a class="el" href="structTSW__Type.html#aeae9e01dbf0db711de5cd600c144b805">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_ABASETM_L&#160;:&#160;<a class="el" href="structTSW__Type.html#a87ef550260244d0145423af5fe8865fd">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_ACYCLETM&#160;:&#160;<a class="el" href="structTSW__Type.html#a7c203a5baf62c9f4fc8685f0108f7a78">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_CRSR&#160;:&#160;<a class="el" href="structTSW__Type.html#ae98e1345227941f87d34ae656e0c1727">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_LISTLEN&#160;:&#160;<a class="el" href="structTSW__Type.html#a96153489082d9ba31821b6b49acfad4f">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_OBASETM_H&#160;:&#160;<a class="el" href="structTSW__Type.html#a030a1d44cd13868fa7ce56b5ba8be081">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_OBASETM_L&#160;:&#160;<a class="el" href="structTSW__Type.html#a9ebe1687a30e99b07cd8096cbd5ed2bc">TSW_Type</a></li>
<li>TSN_SHAPER_TAS_OCYCLETM&#160;:&#160;<a class="el" href="structTSW__Type.html#a1a9f60b14fd0720af1a55f65b07d2779">TSW_Type</a></li>
<li>TSN_SHAPER_TQAV&#160;:&#160;<a class="el" href="structTSW__Type.html#af6e425ecf8262af49375a644a588cddf">TSW_Type</a></li>
<li>TSN_SHAPER_TQEM&#160;:&#160;<a class="el" href="structTSW__Type.html#a9c3362157a5eddb790391b009a80dce5">TSW_Type</a></li>
<li>TSNPORT&#160;:&#160;<a class="el" href="structTSW__Type.html#a715643784dbe75db719c4c856b7d79d4">TSW_Type</a></li>
<li>TSS1&#160;:&#160;<a class="el" href="structMCAN__Type.html#a19c713cdf6e7329d8938c2b7f2c8b732">MCAN_Type</a></li>
<li>TSS2&#160;:&#160;<a class="el" href="structMCAN__Type.html#a3191718a7170d64ba6f21fa8e2515990">MCAN_Type</a></li>
<li>tstamphi&#160;:&#160;<a class="el" href="structtsw__tsf__t.html#a31520b497cda1fe0bd37fe4bace5f2c1">tsw_tsf_t</a></li>
<li>tstamplo&#160;:&#160;<a class="el" href="structtsw__tsf__t.html#a37835d82f19efdb0557237816a3d0ec2">tsw_tsf_t</a></li>
<li>tsu_config&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a03b30735f04507262407d2efe9e542d6">mcan_config_struct</a></li>
<li>tsw_phy_duplex&#160;:&#160;<a class="el" href="structtsw__phy__status__t.html#af66390e0766aabbce18e65907dee65e1">tsw_phy_status_t</a></li>
<li>tsw_phy_link&#160;:&#160;<a class="el" href="structtsw__phy__status__t.html#a3772f3273e7db60b6432e53dc6b153b1">tsw_phy_status_t</a></li>
<li>tsw_phy_speed&#160;:&#160;<a class="el" href="structtsw__phy__status__t.html#a978a31fb0adeab48b433d2591f7f332e">tsw_phy_status_t</a></li>
<li>TSYN_CR&#160;:&#160;<a class="el" href="structTSW__Type.html#aaa4fbd89e315d3934b1b964ecb38f1ce">TSW_Type</a></li>
<li>TSYN_HCLKDIV&#160;:&#160;<a class="el" href="structTSW__Type.html#aed386d9330954848c1d975abe07c3d8a">TSW_Type</a></li>
<li>TSYN_PTP_RX_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#a5c282f11de999a1818f965f50078b368">TSW_Type</a></li>
<li>TSYN_PTP_TX_DONE&#160;:&#160;<a class="el" href="structTSW__Type.html#a06b9ea772e061e7b11dc5b4d153f363b">TSW_Type</a></li>
<li>TSYN_PTP_TX_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#a1be8df0a21ee043a409f2edbbe278f17">TSW_Type</a></li>
<li>TSYN_PTP_TX_TRIG&#160;:&#160;<a class="el" href="structTSW__Type.html#a029e20225df0001be4f961a1482a2e1f">TSW_Type</a></li>
<li>TSYN_RXBUF_RX_FRAME_LENGTH_BYTES&#160;:&#160;<a class="el" href="structTSW__Type.html#a4cbb7d51e1d157c476b819337fc95100">TSW_Type</a></li>
<li>TSYN_RXBUF_RX_TIME_STAMP_H&#160;:&#160;<a class="el" href="structTSW__Type.html#aae1748af40a825323dc6f105b1459024">TSW_Type</a></li>
<li>TSYN_RXBUF_RX_TIME_STAMP_L&#160;:&#160;<a class="el" href="structTSW__Type.html#a00b03839dd97c2f1c459e188e5c89857">TSW_Type</a></li>
<li>TSYN_SR&#160;:&#160;<a class="el" href="structTSW__Type.html#ad654f89b07281579d9a0cec8dc6e1ea2">TSW_Type</a></li>
<li>TSYN_TXBUF_TQUE_AND_TX_LEN&#160;:&#160;<a class="el" href="structTSW__Type.html#a23fdf6fed4d0248646632a7e7f8f6e80">TSW_Type</a></li>
<li>TSYN_TXBUF_TX_TIMESTAMP_H&#160;:&#160;<a class="el" href="structTSW__Type.html#a385f344db2df4c5b05a8fc7d70761d89">TSW_Type</a></li>
<li>TSYN_TXBUF_TX_TIMESTAMP_L&#160;:&#160;<a class="el" href="structTSW__Type.html#ab143b5f38c390d1af89b5daf582c6ed5">TSW_Type</a></li>
<li>TSYNTMR&#160;:&#160;<a class="el" href="structTSW__Type.html#a8ffbc09dbea4dbe2a1a6c6655b92bdcb">TSW_Type</a></li>
<li>TT_TRIG&#160;:&#160;<a class="el" href="structCAN__Type.html#a58dffb64e58f1f5324430e840c80866b">CAN_Type</a></li>
<li>TT_WTRIG&#160;:&#160;<a class="el" href="structCAN__Type.html#a0800d9b03631210a767ddfb46e549285">CAN_Type</a></li>
<li>TTCFG&#160;:&#160;<a class="el" href="structCAN__Type.html#a8daacaa8e9c936750682aeb8e2132f23">CAN_Type</a></li>
<li>TTS&#160;:&#160;<a class="el" href="structCAN__Type.html#a4fd1a453ded93914510503165edc6fbe">CAN_Type</a></li>
<li>ttse&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#ada8b993d27df62dd2c93b1e8d4c8fba8">enet_tx_desc_t</a></li>
<li>ttsh&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#ac6f0cbc1935a10524e1484075ccc6373">enet_tx_desc_t</a></li>
<li>ttsl&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#ae64547af4ad3986adfe31ab6b580f5a2">enet_tx_desc_t</a></li>
<li>ttss&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a8cb8b9dcaa1883d9621f9b684b9ee05b">enet_tx_desc_t</a></li>
<li>tuser&#160;:&#160;<a class="el" href="structtsw__tsf__t.html#ab935c9fb4ab41b4086050e826e37d60e">tsw_tsf_t</a></li>
<li>TV&#160;:&#160;<a class="el" href="structLIN__Type.html#afcdd45e8c8764a79eeaebceceb81d4a4">LIN_Type</a></li>
<li>TX1024TOMAXOCTETS_GB&#160;:&#160;<a class="el" href="structENET__Type.html#a565f2b2c309abcf41d7bf9ef0204a540">ENET_Type</a></li>
<li>TX128TO255OCTETS_GB&#160;:&#160;<a class="el" href="structENET__Type.html#a74d784131e38236c8f6af5b8627947a7">ENET_Type</a></li>
<li>TX256TO511OCTETS_GB&#160;:&#160;<a class="el" href="structENET__Type.html#a15f6863ae79c790b08b1b9d98aa57bc6">ENET_Type</a></li>
<li>TX512TO1023OCTETS_GB&#160;:&#160;<a class="el" href="structENET__Type.html#a745d89d0e7dafebbb65d790dad3c428c">ENET_Type</a></li>
<li>TX64OCTETS_GB&#160;:&#160;<a class="el" href="structENET__Type.html#adac53576a12f2142b857b57d4fa5a858">ENET_Type</a></li>
<li>TX65TO127OCTETS_GB&#160;:&#160;<a class="el" href="structENET__Type.html#a81e880bbb29c422a36dfef4d098fb512">ENET_Type</a></li>
<li>tx_buf&#160;:&#160;<a class="el" href="structmipi__dsi__msg.html#a73e62f4c7e45f0553fd0deeec06356a2">mipi_dsi_msg</a></li>
<li>tx_buff&#160;:&#160;<a class="el" href="structspi__context__t.html#ada4dbd11c7d2478716a0a9422d274b6a">spi_context_t</a></li>
<li>tx_buff_cfg&#160;:&#160;<a class="el" href="structenet__desc__t.html#a02d862e6ac265ff44e688000987d2cea">enet_desc_t</a></li>
<li>tx_channel_slot_mask&#160;:&#160;<a class="el" href="structi2s__multiline__transfer__config.html#a18a80322f3f827de166d72f8416a4049">i2s_multiline_transfer_config</a></li>
<li>tx_control_config&#160;:&#160;<a class="el" href="structenet__desc__t.html#a597910fe9e105d8d8e86513d02f74248">enet_desc_t</a></li>
<li>tx_count&#160;:&#160;<a class="el" href="structspi__context__t.html#acd813ecf4960a163dd5c72b6125491a1">spi_context_t</a></li>
<li>tx_data_line_en&#160;:&#160;<a class="el" href="structi2s__multiline__transfer__config.html#a2199ad44a2b789201c730005067087e0">i2s_multiline_transfer_config</a></li>
<li>tx_desc_list_cur&#160;:&#160;<a class="el" href="structenet__desc__t.html#ab99f1feed904cee3af967602dbc80504">enet_desc_t</a></li>
<li>tx_desc_list_head&#160;:&#160;<a class="el" href="structenet__desc__t.html#a056bd8c007aabdd1710af4f1a1dde74e">enet_desc_t</a></li>
<li>tx_dma&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#a97ad488075d47df744a1ba65bce30b29">hpm_i2s_over_spi</a></li>
<li>tx_dma_ch&#160;:&#160;<a class="el" href="structhpm__nor__host__dma__control__t.html#a0b8821295e151e84c9b5661136805c4b">hpm_nor_host_dma_control_t</a>, <a class="el" href="structspi__dma__context__t.html#aee93353471110d9fbd6cad5aed40b3ff">spi_dma_context_t</a></li>
<li>tx_dma_enable&#160;:&#160;<a class="el" href="structspi__common__control__config__t.html#a956b1e54e7c59f53b56c69140f5d4571">spi_common_control_config_t</a></li>
<li>tx_dma_req&#160;:&#160;<a class="el" href="structhpm__nor__host__dma__control__t.html#adfd1c22901f4e45cd923b37d9486f53f">hpm_nor_host_dma_control_t</a></li>
<li>tx_dmamux_ch&#160;:&#160;<a class="el" href="structspi__dma__context__t.html#a2f89e5926d0822a72d4a2c6623896872">spi_dma_context_t</a></li>
<li>tx_evt_fifo_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#a908d62e3d6116e99632fe7d91d601258">mcan_ram_flexible_config_struct</a></li>
<li>tx_evt_fifo_elem_count&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#ac62af07197df64eeb3af99063b6b898d">mcan_ram_config_struct</a></li>
<li>tx_evt_fifo_watermark&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a86bf16c31f58dffa8be1db6507c6b083">mcan_ram_config_struct</a></li>
<li>tx_fifo_level&#160;:&#160;<a class="el" href="structhpm__uart__config.html#a85c773f34a7923dd0d58977dc32907bc">hpm_uart_config</a>, <a class="el" href="structuart__fifo__ctrl__t.html#a7a7372dfe197ecee97d75236e7e14db9">uart_fifo_ctrl_t</a></li>
<li>tx_fifo_queue_mode&#160;:&#160;<a class="el" href="unionmcan__txbuf__config__struct.html#a5759bf151bcb244976eeae36a75034ba">mcan_txbuf_config_struct</a></li>
<li>tx_fifo_threshold&#160;:&#160;<a class="el" href="structi2s__config.html#ac3232e078ee4e4d5d1a80d41f3f9b314">i2s_config</a></li>
<li>tx_hdr0&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#a10c6f4921692291f17d75e303f7d3586">tx_hdr_desc_t</a></li>
<li>tx_hdr0_bm&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#a6f5436f6800c8c81039164e00468e0c9">tx_hdr_desc_t</a></li>
<li>tx_hdr1&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#a7376565f164c4e08b5a4b4ac0738682c">tx_hdr_desc_t</a></li>
<li>tx_hdr1_bm&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#a2f3a943ac4ccfdf9d0034da1d338b57b">tx_hdr_desc_t</a></li>
<li>tx_hdr2&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#a328cdf0b41d263d17db292d946f7864b">tx_hdr_desc_t</a></li>
<li>tx_hdr3&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#a54e03427a98952eed3e3e7f5a051bd5f">tx_hdr_desc_t</a></li>
<li>tx_idle&#160;:&#160;<a class="el" href="structlvb__lvds__phy__lane__config.html#a4ca869df4f484e0575ed931322a5208c">lvb_lvds_phy_lane_config</a></li>
<li>tx_len&#160;:&#160;<a class="el" href="structmipi__dsi__msg.html#a7361e425c0ae86275a4b3faf9b567ce0">mipi_dsi_msg</a></li>
<li>TX_PHY&#160;:&#160;<a class="el" href="structLVB__Type.html#a632dbcdc97de70e0a6c927bfd226eaa7">LVB_Type</a></li>
<li>tx_pin&#160;:&#160;<a class="el" href="structuart__lin__pin.html#ac27d513961b20ef0bbac623964002653">uart_lin_pin</a></li>
<li>tx_port&#160;:&#160;<a class="el" href="structuart__lin__pin.html#a06007bfb6ec62f1c8c98d6fa2d966227">uart_lin_pin</a></li>
<li>tx_req&#160;:&#160;<a class="el" href="structspi__dma__context__t.html#af8924375f4c2e47be5f1a2b0dcecc65f">spi_dma_context_t</a></li>
<li>tx_size&#160;:&#160;<a class="el" href="structspi__context__t.html#a612a828ae8c3e7c5aa92ae7594ba8c30">spi_context_t</a></li>
<li>tx_timestamp&#160;:&#160;<a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a0159fa2b1073c30d67af7399886f37ac">mcan_tx_event_fifo_elem_struct</a></li>
<li>tx_timestamp_captured&#160;:&#160;<a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a4633ff16689c7c0676c7b05678bfd875">mcan_tx_event_fifo_elem_struct</a></li>
<li>tx_timestamp_pointer&#160;:&#160;<a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a5828ff8d505d7a5a80784d84c7ee2cb1">mcan_tx_event_fifo_elem_struct</a></li>
<li>tx_watermark_in_dwords&#160;:&#160;<a class="el" href="structxpi__config__t.html#a572b67e82d4ea81d3a0a752047223469">xpi_config_t</a></li>
<li>TXBAR&#160;:&#160;<a class="el" href="structMCAN__Type.html#a90246ba9f268ad1c2bffd63c466d6809">MCAN_Type</a></li>
<li>TXBC&#160;:&#160;<a class="el" href="structMCAN__Type.html#a881585802b55392a6d7b749833179121">MCAN_Type</a></li>
<li>TXBCF&#160;:&#160;<a class="el" href="structMCAN__Type.html#ab093ce371472bdfc6ba95c729b231a28">MCAN_Type</a></li>
<li>TXBCIE&#160;:&#160;<a class="el" href="structMCAN__Type.html#a7e284287b66eb85f0d35cb4065f8dbef">MCAN_Type</a></li>
<li>TXBCR&#160;:&#160;<a class="el" href="structMCAN__Type.html#a4b3c3b5a3c7422277b83bf23c950c182">MCAN_Type</a></li>
<li>TXBRP&#160;:&#160;<a class="el" href="structMCAN__Type.html#afd6dab70054985a3b880f1b2319b465c">MCAN_Type</a></li>
<li>TXBTIE&#160;:&#160;<a class="el" href="structMCAN__Type.html#a07e6c654d523d5bd8fa43f60336028ea">MCAN_Type</a></li>
<li>TXBTO&#160;:&#160;<a class="el" href="structMCAN__Type.html#a75e2197f2d5bac5d3fed24308effd697">MCAN_Type</a></li>
<li>txbuf_cancel_finish_interrupt_mask&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a2737d7ff0e82011f8b29b7dfc3477a9b">mcan_config_struct</a></li>
<li>txbuf_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#ac2c76f85ad448d2eb19b684a36f8baf6">mcan_ram_flexible_config_struct</a></li>
<li>txbuf_data_field_size&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a03d6ee54f64c45787492db131ef2c834">mcan_ram_config_struct</a></li>
<li>txbuf_dedicated_txbuf_elem_count&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a329f3ec712a83358c310412d36d41625">mcan_ram_config_struct</a></li>
<li>txbuf_elem_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#a3ee180edde6972e11b83a5c3c0c334f3">mcan_ram_flexible_config_struct</a></li>
<li>txbuf_fifo_or_queue_elem_count&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#af2c838de931810046cb20c5b9ae131c2">mcan_ram_config_struct</a></li>
<li>txbuf_trans_interrupt_mask&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a8305bec95251b4eb8673dca9f169deff">mcan_config_struct</a></li>
<li>txc_input&#160;:&#160;<a class="el" href="structrtl8201__config__t.html#af4cde4f14639bf9a7f8125515ccd0cef">rtl8201_config_t</a></li>
<li>txclk_shift&#160;:&#160;<a class="el" href="structlvb__config.html#a87ebd90eac57df10f42370f34a96822e">lvb_config</a></li>
<li>TXD&#160;:&#160;<a class="el" href="structI2S__Type.html#ae4f2faeedac0ecf6d5ee163b9e9d5669">I2S_Type</a></li>
<li>txd_cfg&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#a27b4e15412ef2b0e40076de641d95f7c">sei_state_transition_config_t</a></li>
<li>TXDATA&#160;:&#160;<a class="el" href="structTSW__Type.html#a80e46d9a7d94a87bc7eb9b43ccb76fd3">TSW_Type</a></li>
<li>txdma_src&#160;:&#160;<a class="el" href="structhpm__i2s__spi__context__t.html#acb17e7eedcb0bd90de32fa0731624f16">hpm_i2s_spi_context_t</a></li>
<li>TXDSLOT&#160;:&#160;<a class="el" href="structI2S__Type.html#aaa2cc00fccbc70a6da6da68461b3f18e">I2S_Type</a></li>
<li>TXEFA&#160;:&#160;<a class="el" href="structMCAN__Type.html#a46140e54f130551d5fba2f402eeb83f0">MCAN_Type</a></li>
<li>TXEFC&#160;:&#160;<a class="el" href="structMCAN__Type.html#a8db468b0a9b8fad85b396f3fd62c95f8">MCAN_Type</a></li>
<li>TXEFS&#160;:&#160;<a class="el" href="structMCAN__Type.html#ae68320c54cc168128410e0456bd4fa25">MCAN_Type</a></li>
<li>TXESC&#160;:&#160;<a class="el" href="structMCAN__Type.html#ad7f242ef95765c313176215fe92f64c3">MCAN_Type</a></li>
<li>TXFIFO&#160;:&#160;<a class="el" href="structLCDC__Type.html#a93b2d0322896c9a4f540451e38410a4c">LCDC_Type</a></li>
<li>txfifo_or_txqueue_mode&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a714ed84fcfe72da0b3c3e66da1bc3aab">mcan_ram_config_struct</a></li>
<li>TXFILLTUNING&#160;:&#160;<a class="el" href="structUSB__Type.html#a6974f1d981f6d24b9570702acfb77649">USB_Type</a></li>
<li>TXFQS&#160;:&#160;<a class="el" href="structMCAN__Type.html#a8c8c8ed50ee45d24fc6612245f80364d">MCAN_Type</a></li>
<li>txidle_config&#160;:&#160;<a class="el" href="structhpm__uart__config.html#ace2e99cfe8957983b1e903136f250bb2">hpm_uart_config</a></li>
<li>TXOV&#160;:&#160;<a class="el" href="structTSW__Type.html#a0eca318e62fcc903a6e52e77732781d6">TSW_Type</a></li>
<li>TXREG&#160;:&#160;<a class="el" href="structMBX__Type.html#a1096536eae8df334d34fd3bbcc3d32a6">MBX_Type</a></li>
<li>TXSEL&#160;:&#160;<a class="el" href="structTSW__Type.html#a1dd8b802d7e4d72a778489db8c10b2c9">TSW_Type</a></li>
<li>TXWRD&#160;:&#160;<a class="el" href="structMBX__Type.html#aadf96d202034a5ecc6ae120b3bc9b4e5">MBX_Type</a></li>
<li>TYPE&#160;:&#160;<a class="el" href="structESC__Type.html#aa24c45000a95f7df6250441da36069c2">ESC_Type</a></li>
<li>type&#160;:&#160;<a class="el" href="structconsole__config__t.html#a135d66015c118d05eb2839b98f3992a2">console_config_t</a>, <a class="el" href="structmipi__dsi__msg.html#a92dc0767c36f31cb23207a0581d3355f">mipi_dsi_msg</a>, <a class="el" href="structqeo__z__output__mode__t.html#afbb59ca2d7983e11a65fc551981713af">qeo_z_output_mode_t</a>, <a class="el" href="structrtc__alarm__config__t.html#a1246f3e1bddd4ed1f826eb7eba91a62d">rtc_alarm_config_t</a>, <a class="el" href="structtrgm__output.html#a5e1ce6aead79ebd92f28c0ff72165823">trgm_output</a></li>
<li>TYPE_A&#160;:&#160;<a class="el" href="structPLB__Type.html#a239e2e440af72452cf28fb95cc6f35a6">PLB_Type</a></li>
<li>TYPE_B&#160;:&#160;<a class="el" href="structPLB__Type.html#a79eac81b858bdd658127da96367f82ce">PLB_Type</a></li>
<li>TYPE_CFG&#160;:&#160;<a class="el" href="structSEI__Type.html#a7717c1aa2e466eb6c6bd5b8679f4278d">SEI_Type</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:28 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
