<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1290pt" height="1034pt"
 viewBox="0.00 0.00 1290.00 1034.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1030)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1030 1286,-1030 1286,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1262,-8 1262,-8 1268,-8 1274,-14 1274,-20 1274,-20 1274,-1006 1274,-1006 1274,-1012 1268,-1018 1262,-1018 1262,-1018 20,-1018 20,-1018 14,-1018 8,-1012 8,-1006 8,-1006 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="641" y="-1002.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="641" y="-987.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:3221225472&#10;memories=board.memory.module&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1254,-16 1254,-16 1260,-16 1266,-22 1266,-28 1266,-28 1266,-960 1266,-960 1266,-966 1260,-972 1254,-972 1254,-972 28,-972 28,-972 22,-972 16,-966 16,-960 16,-960 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="641" y="-956.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="641" y="-941.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M348,-566C348,-566 1246,-566 1246,-566 1252,-566 1258,-572 1258,-578 1258,-578 1258,-914 1258,-914 1258,-920 1252,-926 1246,-926 1246,-926 348,-926 348,-926 342,-926 336,-920 336,-914 336,-914 336,-578 336,-578 336,-572 342,-566 348,-566"/>
<text text-anchor="middle" x="797" y="-910.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="797" y="-895.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M356,-574C356,-574 1238,-574 1238,-574 1244,-574 1250,-580 1250,-586 1250,-586 1250,-868 1250,-868 1250,-874 1244,-880 1238,-880 1238,-880 356,-880 356,-880 350,-880 344,-874 344,-868 344,-868 344,-586 344,-586 344,-580 350,-574 356,-574"/>
<text text-anchor="middle" x="797" y="-864.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="797" y="-849.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=board.processor.cores.core.SSITIndexingPolicy&#10;SSITReplPolicy=board.processor.cores.core.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M364,-582C364,-582 1230,-582 1230,-582 1236,-582 1242,-588 1242,-594 1242,-594 1242,-822 1242,-822 1242,-828 1236,-834 1230,-834 1230,-834 364,-834 364,-834 358,-834 352,-828 352,-822 352,-822 352,-594 352,-594 352,-588 358,-582 364,-582"/>
<text text-anchor="middle" x="797" y="-818.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="797" y="-803.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M888,-590C888,-590 1222,-590 1222,-590 1228,-590 1234,-596 1234,-602 1234,-602 1234,-776 1234,-776 1234,-782 1228,-788 1222,-788 1222,-788 888,-788 888,-788 882,-788 876,-782 876,-776 876,-776 876,-602 876,-602 876,-596 882,-590 888,-590"/>
<text text-anchor="middle" x="1055" y="-772.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1055" y="-757.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M896,-598C896,-598 1039,-598 1039,-598 1045,-598 1051,-604 1051,-610 1051,-610 1051,-730 1051,-730 1051,-736 1045,-742 1039,-742 1039,-742 896,-742 896,-742 890,-742 884,-736 884,-730 884,-730 884,-610 884,-610 884,-604 890,-598 896,-598"/>
<text text-anchor="middle" x="967.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="967.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M904,-606C904,-606 1031,-606 1031,-606 1037,-606 1043,-612 1043,-618 1043,-618 1043,-684 1043,-684 1043,-690 1037,-696 1031,-696 1031,-696 904,-696 904,-696 898,-696 892,-690 892,-684 892,-684 892,-618 892,-618 892,-612 898,-606 904,-606"/>
<text text-anchor="middle" x="967.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="967.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1071,-598C1071,-598 1214,-598 1214,-598 1220,-598 1226,-604 1226,-610 1226,-610 1226,-730 1226,-730 1226,-736 1220,-742 1214,-742 1214,-742 1071,-742 1071,-742 1065,-742 1059,-736 1059,-730 1059,-730 1059,-610 1059,-610 1059,-604 1065,-598 1071,-598"/>
<text text-anchor="middle" x="1142.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1142.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1079,-606C1079,-606 1206,-606 1206,-606 1212,-606 1218,-612 1218,-618 1218,-618 1218,-684 1218,-684 1218,-690 1212,-696 1206,-696 1206,-696 1079,-696 1079,-696 1073,-696 1067,-690 1067,-684 1067,-684 1067,-618 1067,-618 1067,-612 1073,-606 1079,-606"/>
<text text-anchor="middle" x="1142.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1142.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust134"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M372,-606C372,-606 650,-606 650,-606 656,-606 662,-612 662,-618 662,-618 662,-684 662,-684 662,-690 656,-696 650,-696 650,-696 372,-696 372,-696 366,-696 360,-690 360,-684 360,-684 360,-618 360,-618 360,-612 366,-606 372,-606"/>
<text text-anchor="middle" x="511" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="511" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust136"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-598C136,-598 316,-598 316,-598 322,-598 328,-604 328,-610 328,-610 328,-730 328,-730 328,-736 322,-742 316,-742 316,-742 136,-742 136,-742 130,-742 124,-736 124,-730 124,-730 124,-610 124,-610 124,-604 130,-598 136,-598"/>
<text text-anchor="middle" x="226" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="226" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: SingleChannelSimpleMemory</text>
</a>
</g>
</g>
<g id="clust137" class="cluster">
<title>cluster_board_memory_module</title>
<g id="a_clust137"><a xlink:title="bandwidth=36.000000&#10;clk_domain=board.clk_domain&#10;collect_stats=true&#10;conf_table_reported=true&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=40000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=board.memory.module.power_state&#10;&#13;ange=0:3221225472&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M216,-606C216,-606 308,-606 308,-606 314,-606 320,-612 320,-618 320,-618 320,-684 320,-684 320,-690 314,-696 308,-696 308,-696 216,-696 216,-696 210,-696 204,-690 204,-684 204,-684 204,-618 204,-618 204,-612 210,-606 216,-606"/>
<text text-anchor="middle" x="262" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">module </text>
<text text-anchor="middle" x="262" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust139"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M265,-24C265,-24 1025,-24 1025,-24 1031,-24 1037,-30 1037,-36 1037,-36 1037,-546 1037,-546 1037,-552 1031,-558 1025,-558 1025,-558 265,-558 265,-558 259,-558 253,-552 253,-546 253,-546 253,-36 253,-36 253,-30 259,-24 265,-24"/>
<text text-anchor="middle" x="645" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="645" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1SharedL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust140" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust140"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M273,-284C273,-284 585,-284 585,-284 591,-284 597,-290 597,-296 597,-296 597,-500 597,-500 597,-506 591,-512 585,-512 585,-512 273,-512 273,-512 267,-512 261,-506 261,-500 261,-500 261,-296 261,-296 261,-290 267,-284 273,-284"/>
<text text-anchor="middle" x="429" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="429" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust143" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust143"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M281,-292C281,-292 395,-292 395,-292 401,-292 407,-298 407,-304 407,-304 407,-370 407,-370 407,-376 401,-382 395,-382 395,-382 281,-382 281,-382 275,-382 269,-376 269,-370 269,-370 269,-304 269,-304 269,-298 275,-292 281,-292"/>
<text text-anchor="middle" x="338" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="338" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust145" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust145"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M273,-32C273,-32 435,-32 435,-32 441,-32 447,-38 447,-44 447,-44 447,-110 447,-110 447,-116 441,-122 435,-122 435,-122 273,-122 273,-122 267,-122 261,-116 261,-110 261,-110 261,-44 261,-44 261,-38 267,-32 273,-32"/>
<text text-anchor="middle" x="354" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="354" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust155"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M467,-32C467,-32 629,-32 629,-32 635,-32 641,-38 641,-44 641,-44 641,-110 641,-110 641,-116 635,-122 629,-122 629,-122 467,-122 467,-122 461,-122 455,-116 455,-110 455,-110 455,-44 455,-44 455,-38 461,-32 467,-32"/>
<text text-anchor="middle" x="548" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="548" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust165" class="cluster">
<title>cluster_board_cache_hierarchy_l2bus</title>
<g id="a_clust165"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M511,-162C511,-162 747,-162 747,-162 753,-162 759,-168 759,-174 759,-174 759,-240 759,-240 759,-246 753,-252 747,-252 747,-252 511,-252 511,-252 505,-252 499,-246 499,-240 499,-240 499,-174 499,-174 499,-168 505,-162 511,-162"/>
<text text-anchor="middle" x="629" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="629" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_board_cache_hierarchy_l2cache</title>
<g id="a_clust168"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l2cache.power_state&#10;prefetcher=board.cache_hierarchy.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M617,-292C617,-292 779,-292 779,-292 785,-292 791,-298 791,-304 791,-304 791,-370 791,-370 791,-376 785,-382 779,-382 779,-382 617,-382 617,-382 611,-382 605,-376 605,-370 605,-370 605,-304 605,-304 605,-298 611,-292 617,-292"/>
<text text-anchor="middle" x="698" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="698" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust178" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust178"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M661,-32C661,-32 823,-32 823,-32 829,-32 835,-38 835,-44 835,-44 835,-110 835,-110 835,-116 829,-122 823,-122 823,-122 661,-122 661,-122 655,-122 649,-116 649,-110 649,-110 649,-44 649,-44 649,-38 655,-32 661,-32"/>
<text text-anchor="middle" x="742" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="742" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust184" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust184"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M855,-32C855,-32 1017,-32 1017,-32 1023,-32 1029,-38 1029,-44 1029,-44 1029,-110 1029,-110 1029,-116 1023,-122 1017,-122 1017,-122 855,-122 855,-122 849,-122 843,-116 843,-110 843,-110 843,-44 843,-44 843,-38 849,-32 855,-32"/>
<text text-anchor="middle" x="936" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="936" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-650C103.5,-650 36.5,-650 36.5,-650 30.5,-650 24.5,-644 24.5,-638 24.5,-638 24.5,-626 24.5,-626 24.5,-620 30.5,-614 36.5,-614 36.5,-614 103.5,-614 103.5,-614 109.5,-614 115.5,-620 115.5,-626 115.5,-626 115.5,-638 115.5,-638 115.5,-644 109.5,-650 103.5,-650"/>
<text text-anchor="middle" x="70" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M441,-466C441,-466 357,-466 357,-466 351,-466 345,-460 345,-454 345,-454 345,-442 345,-442 345,-436 351,-430 357,-430 357,-430 441,-430 441,-430 447,-430 453,-436 453,-442 453,-442 453,-454 453,-454 453,-460 447,-466 441,-466"/>
<text text-anchor="middle" x="399" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M96.12,-613.95C121.5,-598.36 161.73,-576.23 200,-566 229.25,-558.18 310.23,-573.89 336,-558 365.72,-539.66 382.89,-501.75 391.59,-475.84"/>
<polygon fill="black" stroke="black" points="394.95,-476.83 394.62,-466.24 388.27,-474.72 394.95,-476.83"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M746,-650C746,-650 684,-650 684,-650 678,-650 672,-644 672,-638 672,-638 672,-626 672,-626 672,-620 678,-614 684,-614 684,-614 746,-614 746,-614 752,-614 758,-620 758,-626 758,-626 758,-638 758,-638 758,-644 752,-650 746,-650"/>
<text text-anchor="middle" x="715" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M426.5,-76C426.5,-76 379.5,-76 379.5,-76 373.5,-76 367.5,-70 367.5,-64 367.5,-64 367.5,-52 367.5,-52 367.5,-46 373.5,-40 379.5,-40 379.5,-40 426.5,-40 426.5,-40 432.5,-40 438.5,-46 438.5,-52 438.5,-52 438.5,-64 438.5,-64 438.5,-70 432.5,-76 426.5,-76"/>
<text text-anchor="middle" x="403" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M722.53,-613.94C739.61,-574.24 780.87,-472.16 795,-382 802.65,-333.19 800.11,-194.61 763,-162 657.98,-69.72 572.07,-191.9 451,-122 436.2,-113.45 424.45,-98.35 416.29,-85.08"/>
<polygon fill="black" stroke="black" points="419.24,-83.19 411.21,-76.28 413.18,-86.69 419.24,-83.19"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M855.5,-650C855.5,-650 788.5,-650 788.5,-650 782.5,-650 776.5,-644 776.5,-638 776.5,-638 776.5,-626 776.5,-626 776.5,-620 782.5,-614 788.5,-614 788.5,-614 855.5,-614 855.5,-614 861.5,-614 867.5,-620 867.5,-626 867.5,-626 867.5,-638 867.5,-638 867.5,-644 861.5,-650 855.5,-650"/>
<text text-anchor="middle" x="822" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M620.5,-76C620.5,-76 573.5,-76 573.5,-76 567.5,-76 561.5,-70 561.5,-64 561.5,-64 561.5,-52 561.5,-52 561.5,-46 567.5,-40 573.5,-40 573.5,-40 620.5,-40 620.5,-40 626.5,-40 632.5,-46 632.5,-52 632.5,-52 632.5,-64 632.5,-64 632.5,-70 626.5,-76 620.5,-76"/>
<text text-anchor="middle" x="597" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M822.65,-613.87C825.55,-533.66 835.86,-197.66 807,-162 760.35,-104.35 707,-162.7 645,-122 630.8,-112.68 619.13,-97.69 610.86,-84.67"/>
<polygon fill="black" stroke="black" points="613.83,-82.83 605.68,-76.07 607.83,-86.44 613.83,-82.83"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M942,-650C942,-650 912,-650 912,-650 906,-650 900,-644 900,-638 900,-638 900,-626 900,-626 900,-620 906,-614 912,-614 912,-614 942,-614 942,-614 948,-614 954,-620 954,-626 954,-626 954,-638 954,-638 954,-644 948,-650 942,-650"/>
<text text-anchor="middle" x="927" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M814.5,-76C814.5,-76 767.5,-76 767.5,-76 761.5,-76 755.5,-70 755.5,-64 755.5,-64 755.5,-52 755.5,-52 755.5,-46 761.5,-40 767.5,-40 767.5,-40 814.5,-40 814.5,-40 820.5,-40 826.5,-46 826.5,-52 826.5,-52 826.5,-64 826.5,-64 826.5,-70 820.5,-76 814.5,-76"/>
<text text-anchor="middle" x="791" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M924.14,-613.77C913.7,-551.99 875.74,-335.96 827,-162 819.62,-135.67 809.12,-106.27 801.36,-85.65"/>
<polygon fill="black" stroke="black" points="804.62,-84.39 797.79,-76.28 798.08,-86.87 804.62,-84.39"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1117,-650C1117,-650 1087,-650 1087,-650 1081,-650 1075,-644 1075,-638 1075,-638 1075,-626 1075,-626 1075,-620 1081,-614 1087,-614 1087,-614 1117,-614 1117,-614 1123,-614 1129,-620 1129,-626 1129,-626 1129,-638 1129,-638 1129,-644 1123,-650 1117,-650"/>
<text text-anchor="middle" x="1102" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1008.5,-76C1008.5,-76 961.5,-76 961.5,-76 955.5,-76 949.5,-70 949.5,-64 949.5,-64 949.5,-52 949.5,-52 949.5,-46 955.5,-40 961.5,-40 961.5,-40 1008.5,-40 1008.5,-40 1014.5,-40 1020.5,-46 1020.5,-52 1020.5,-52 1020.5,-64 1020.5,-64 1020.5,-70 1014.5,-76 1008.5,-76"/>
<text text-anchor="middle" x="985" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1098.5,-613.88C1081.88,-532.64 1010.92,-185.74 990.51,-85.95"/>
<polygon fill="black" stroke="black" points="993.92,-85.15 988.49,-76.05 987.06,-86.55 993.92,-85.15"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M451.5,-650C451.5,-650 380.5,-650 380.5,-650 374.5,-650 368.5,-644 368.5,-638 368.5,-638 368.5,-626 368.5,-626 368.5,-620 374.5,-614 380.5,-614 380.5,-614 451.5,-614 451.5,-614 457.5,-614 463.5,-620 463.5,-626 463.5,-626 463.5,-638 463.5,-638 463.5,-644 457.5,-650 451.5,-650"/>
<text text-anchor="middle" x="416" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M414.4,-613.88C411.45,-582.31 405.13,-514.67 401.57,-476.57"/>
<polygon fill="black" stroke="black" points="405.02,-475.84 400.61,-466.21 398.05,-476.49 405.02,-475.84"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M641.5,-650C641.5,-650 566.5,-650 566.5,-650 560.5,-650 554.5,-644 554.5,-638 554.5,-638 554.5,-626 554.5,-626 554.5,-620 560.5,-614 566.5,-614 566.5,-614 641.5,-614 641.5,-614 647.5,-614 653.5,-620 653.5,-626 653.5,-626 653.5,-638 653.5,-638 653.5,-644 647.5,-650 641.5,-650"/>
<text text-anchor="middle" x="604" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M577,-466C577,-466 483,-466 483,-466 477,-466 471,-460 471,-454 471,-454 471,-442 471,-442 471,-436 477,-430 483,-430 483,-430 577,-430 577,-430 583,-430 589,-436 589,-442 589,-442 589,-454 589,-454 589,-460 583,-466 577,-466"/>
<text text-anchor="middle" x="530" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M593.23,-604.51C577.84,-566.65 549.97,-498.12 537,-466.21"/>
<polygon fill="black" stroke="black" points="590.03,-605.93 597.04,-613.88 596.51,-603.3 590.03,-605.93"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M524,-650C524,-650 494,-650 494,-650 488,-650 482,-644 482,-638 482,-638 482,-626 482,-626 482,-620 488,-614 494,-614 494,-614 524,-614 524,-614 530,-614 536,-620 536,-626 536,-626 536,-638 536,-638 536,-644 530,-650 524,-650"/>
<text text-anchor="middle" x="509" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M512.17,-603.54C516.56,-565.49 524.36,-497.85 528.01,-466.21"/>
<polygon fill="black" stroke="black" points="508.65,-603.54 510.98,-613.88 515.6,-604.35 508.65,-603.54"/>
</g>
<!-- board_memory_module_port -->
<g id="node9" class="node">
<title>board_memory_module_port</title>
<path fill="#4b4746" stroke="#000000" d="M300,-650C300,-650 270,-650 270,-650 264,-650 258,-644 258,-638 258,-638 258,-626 258,-626 258,-620 264,-614 270,-614 270,-614 300,-614 300,-614 306,-614 312,-620 312,-626 312,-626 312,-638 312,-638 312,-644 306,-650 300,-650"/>
<text text-anchor="middle" x="285" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_module_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_module_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M304.7,-606.07C317.61,-591.67 335.81,-574.73 356,-566 377.68,-556.62 441.79,-570.23 462,-558 496.54,-537.1 516.23,-491.27 524.8,-466.2"/>
<polygon fill="black" stroke="black" points="301.96,-603.87 298.08,-613.73 307.27,-608.45 301.96,-603.87"/>
</g>
<!-- board_cache_hierarchy_l2cache_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M681,-336C681,-336 625,-336 625,-336 619,-336 613,-330 613,-324 613,-324 613,-312 613,-312 613,-306 619,-300 625,-300 625,-300 681,-300 681,-300 687,-300 693,-306 693,-312 693,-312 693,-324 693,-324 693,-330 687,-336 681,-336"/>
<text text-anchor="middle" x="653" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M441.95,-425.36C491.95,-400.16 573.5,-359.06 619.21,-336.03"/>
<polygon fill="black" stroke="black" points="440.35,-422.24 432.99,-429.87 443.5,-428.5 440.35,-422.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M314.5,-466C314.5,-466 281.5,-466 281.5,-466 275.5,-466 269.5,-460 269.5,-454 269.5,-454 269.5,-442 269.5,-442 269.5,-436 275.5,-430 281.5,-430 281.5,-430 314.5,-430 314.5,-430 320.5,-430 326.5,-436 326.5,-442 326.5,-442 326.5,-454 326.5,-454 326.5,-460 320.5,-466 314.5,-466"/>
<text text-anchor="middle" x="298" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M319,-336C319,-336 289,-336 289,-336 283,-336 277,-330 277,-324 277,-324 277,-312 277,-312 277,-306 283,-300 289,-300 289,-300 319,-300 319,-300 325,-300 331,-306 331,-312 331,-312 331,-324 331,-324 331,-330 325,-336 319,-336"/>
<text text-anchor="middle" x="304" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M298.81,-429.74C299.81,-408.36 301.53,-371.69 302.71,-346.44"/>
<polygon fill="black" stroke="black" points="306.21,-346.55 303.18,-336.4 299.22,-346.22 306.21,-346.55"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M337,-76C337,-76 281,-76 281,-76 275,-76 269,-70 269,-64 269,-64 269,-52 269,-52 269,-46 275,-40 281,-40 281,-40 337,-40 337,-40 343,-40 349,-46 349,-52 349,-52 349,-64 349,-64 349,-70 343,-76 337,-76"/>
<text text-anchor="middle" x="309" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M531,-76C531,-76 475,-76 475,-76 469,-76 463,-70 463,-64 463,-64 463,-52 463,-52 463,-46 469,-40 475,-40 475,-40 531,-40 531,-40 537,-40 543,-46 543,-52 543,-52 543,-64 543,-64 543,-70 537,-76 531,-76"/>
<text text-anchor="middle" x="503" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M739,-206C739,-206 655,-206 655,-206 649,-206 643,-200 643,-194 643,-194 643,-182 643,-182 643,-176 649,-170 655,-170 655,-170 739,-170 739,-170 745,-170 751,-176 751,-182 751,-182 751,-194 751,-194 751,-200 745,-206 739,-206"/>
<text text-anchor="middle" x="697" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M648.39,-166.42C643.58,-164.77 638.72,-163.26 634,-162 514.68,-130.12 466.05,-183.6 359,-122 340.48,-111.34 326.24,-90.92 317.78,-76.21"/>
<polygon fill="black" stroke="black" points="647.56,-169.84 658.16,-169.95 649.94,-163.26 647.56,-169.84"/>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M647.05,-165.83C608.74,-149.37 561.08,-128.29 553,-122 536.59,-109.21 522.34,-89.97 513.3,-76.12"/>
<polygon fill="black" stroke="black" points="645.99,-169.18 656.56,-169.91 648.74,-162.75 645.99,-169.18"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M725,-76C725,-76 669,-76 669,-76 663,-76 657,-70 657,-64 657,-64 657,-52 657,-52 657,-46 663,-40 669,-40 669,-40 725,-40 725,-40 731,-40 737,-46 737,-52 737,-52 737,-64 737,-64 737,-70 731,-76 725,-76"/>
<text text-anchor="middle" x="697" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M697,-159.72C697,-134.52 697,-97.84 697,-76.4"/>
<polygon fill="black" stroke="black" points="693.5,-159.74 697,-169.74 700.5,-159.74 693.5,-159.74"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M919,-76C919,-76 863,-76 863,-76 857,-76 851,-70 851,-64 851,-64 851,-52 851,-52 851,-46 857,-40 863,-40 863,-40 919,-40 919,-40 925,-40 931,-46 931,-52 931,-52 931,-64 931,-64 931,-70 925,-76 919,-76"/>
<text text-anchor="middle" x="891" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M757.92,-166.19C784.37,-155.43 814.78,-140.61 839,-122 855.76,-109.13 870.62,-89.9 880.12,-76.07"/>
<polygon fill="black" stroke="black" points="756.38,-163.03 748.37,-169.97 758.95,-169.54 756.38,-163.03"/>
</g>
<!-- board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M613,-206C613,-206 519,-206 519,-206 513,-206 507,-200 507,-194 507,-194 507,-182 507,-182 507,-176 513,-170 519,-170 519,-170 613,-170 613,-170 619,-170 625,-176 625,-182 625,-182 625,-194 625,-194 625,-200 619,-206 613,-206"/>
<text text-anchor="middle" x="566" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M770.5,-336C770.5,-336 723.5,-336 723.5,-336 717.5,-336 711.5,-330 711.5,-324 711.5,-324 711.5,-312 711.5,-312 711.5,-306 717.5,-300 723.5,-300 723.5,-300 770.5,-300 770.5,-300 776.5,-300 782.5,-306 782.5,-312 782.5,-312 782.5,-324 782.5,-324 782.5,-330 776.5,-336 770.5,-336"/>
<text text-anchor="middle" x="747" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M716.74,-293.6C711.91,-290.22 706.89,-286.91 702,-284 673.29,-266.93 661.69,-270.68 634,-252 614.26,-238.68 594.61,-219.7 581.55,-206.06"/>
<polygon fill="black" stroke="black" points="714.99,-296.65 725.15,-299.67 719.09,-290.98 714.99,-296.65"/>
</g>
</g>
</svg>
