Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  2 19:25:48 2024
| Host         : LAPTOP-RVL9TNRB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    274         
TIMING-18  Warning           Missing input or output delay  1           
RTGT-1     Advisory          RAM retargeting possibility    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (548)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1536)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (548)
--------------------------
 There are 274 register/latch pins with no clock driven by root clock pin: ClockDiv/clk_count_reg[0]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: ClockDiv/clk_count_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1536)
---------------------------------------------------
 There are 1536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.350        0.000                      0                    2        0.301        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
FPGACLK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGACLK             8.350        0.000                      0                    2        0.301        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGACLK
  To Clock:  FPGACLK

Setup :            0  Failing Endpoints,  Worst Slack        8.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 ClockDiv/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGACLK rise@10.000ns - FPGACLK rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.744ns (44.020%)  route 0.946ns (55.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGACLK rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000     0.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  ClockDiv/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.946     6.451    ClockDiv/clk_count[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.325     6.776 r  ClockDiv/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.776    ClockDiv/p_0_in[1]
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGACLK rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000    10.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    ClockDiv/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 ClockDiv/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGACLK rise@10.000ns - FPGACLK rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.580ns (47.226%)  route 0.648ns (52.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGACLK rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000     0.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  ClockDiv/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.190    ClockDiv/clk_count[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.314 r  ClockDiv/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.314    ClockDiv/p_0_in[0]
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGACLK rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000    10.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.029    15.080    ClockDiv/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  8.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ClockDiv/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGACLK rise@0.000ns - FPGACLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.187ns (45.819%)  route 0.221ns (54.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGACLK rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000     0.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  ClockDiv/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.221     1.808    ClockDiv/clk_count[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046     1.854 r  ClockDiv/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    ClockDiv/p_0_in[1]
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGACLK rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000     0.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    ClockDiv/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ClockDiv/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by FPGACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGACLK rise@0.000ns - FPGACLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.685%)  route 0.221ns (54.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGACLK rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000     0.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  ClockDiv/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.221     1.808    ClockDiv/clk_count[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  ClockDiv/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    ClockDiv/p_0_in[0]
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGACLK rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  FPGACLK (IN)
                         net (fo=0)                   0.000     0.000    FPGACLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  FPGACLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    FPGACLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  FPGACLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    ClockDiv/clk_count_reg[1]_0
    SLICE_X36Y46         FDCE                                         r  ClockDiv/clk_count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    ClockDiv/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGACLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGACLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  FPGACLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   ClockDiv/clk_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   ClockDiv/clk_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ClockDiv/clk_count_reg[1]/C



