-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/08/2016 18:36:15"

-- 
-- Device: Altera EP4CE6F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	banco_de_registradores IS
    PORT (
	clock : IN std_logic;
	regWrite : IN std_logic;
	reset : IN std_logic;
	RS : IN std_logic_vector(4 DOWNTO 0);
	RT : IN std_logic_vector(4 DOWNTO 0);
	RD : IN std_logic_vector(4 DOWNTO 0);
	dadosEscrita : IN std_logic_vector(31 DOWNTO 0);
	leituraRS : BUFFER std_logic_vector(31 DOWNTO 0);
	leituraRT : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END banco_de_registradores;

-- Design Ports Information
-- leituraRS[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[2]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[5]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[8]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[9]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[10]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[11]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[12]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[13]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[14]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[15]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[16]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[17]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[18]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[19]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[20]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[21]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[22]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[23]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[24]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[25]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[26]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[27]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[28]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[29]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[30]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRS[31]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[0]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[5]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[7]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[9]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[10]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[12]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[13]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[14]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[16]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[17]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[18]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[20]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[21]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[22]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[23]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[24]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[25]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[26]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[27]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[28]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[29]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[30]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leituraRT[31]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RS[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RS[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RS[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RS[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RS[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RT[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RT[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RT[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RT[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RT[4]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regWrite	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RD[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[2]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[3]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[5]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[6]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[8]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[9]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[10]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[11]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[12]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[13]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[14]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[15]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[16]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[17]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[18]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[19]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[20]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[21]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[22]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[23]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[24]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[25]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[26]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[27]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[28]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[29]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[30]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadosEscrita[31]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF banco_de_registradores IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_regWrite : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_RS : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_RT : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_RD : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_dadosEscrita : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_leituraRS : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_leituraRT : std_logic_vector(31 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \leituraRS[0]~output_o\ : std_logic;
SIGNAL \leituraRS[1]~output_o\ : std_logic;
SIGNAL \leituraRS[2]~output_o\ : std_logic;
SIGNAL \leituraRS[3]~output_o\ : std_logic;
SIGNAL \leituraRS[4]~output_o\ : std_logic;
SIGNAL \leituraRS[5]~output_o\ : std_logic;
SIGNAL \leituraRS[6]~output_o\ : std_logic;
SIGNAL \leituraRS[7]~output_o\ : std_logic;
SIGNAL \leituraRS[8]~output_o\ : std_logic;
SIGNAL \leituraRS[9]~output_o\ : std_logic;
SIGNAL \leituraRS[10]~output_o\ : std_logic;
SIGNAL \leituraRS[11]~output_o\ : std_logic;
SIGNAL \leituraRS[12]~output_o\ : std_logic;
SIGNAL \leituraRS[13]~output_o\ : std_logic;
SIGNAL \leituraRS[14]~output_o\ : std_logic;
SIGNAL \leituraRS[15]~output_o\ : std_logic;
SIGNAL \leituraRS[16]~output_o\ : std_logic;
SIGNAL \leituraRS[17]~output_o\ : std_logic;
SIGNAL \leituraRS[18]~output_o\ : std_logic;
SIGNAL \leituraRS[19]~output_o\ : std_logic;
SIGNAL \leituraRS[20]~output_o\ : std_logic;
SIGNAL \leituraRS[21]~output_o\ : std_logic;
SIGNAL \leituraRS[22]~output_o\ : std_logic;
SIGNAL \leituraRS[23]~output_o\ : std_logic;
SIGNAL \leituraRS[24]~output_o\ : std_logic;
SIGNAL \leituraRS[25]~output_o\ : std_logic;
SIGNAL \leituraRS[26]~output_o\ : std_logic;
SIGNAL \leituraRS[27]~output_o\ : std_logic;
SIGNAL \leituraRS[28]~output_o\ : std_logic;
SIGNAL \leituraRS[29]~output_o\ : std_logic;
SIGNAL \leituraRS[30]~output_o\ : std_logic;
SIGNAL \leituraRS[31]~output_o\ : std_logic;
SIGNAL \leituraRT[0]~output_o\ : std_logic;
SIGNAL \leituraRT[1]~output_o\ : std_logic;
SIGNAL \leituraRT[2]~output_o\ : std_logic;
SIGNAL \leituraRT[3]~output_o\ : std_logic;
SIGNAL \leituraRT[4]~output_o\ : std_logic;
SIGNAL \leituraRT[5]~output_o\ : std_logic;
SIGNAL \leituraRT[6]~output_o\ : std_logic;
SIGNAL \leituraRT[7]~output_o\ : std_logic;
SIGNAL \leituraRT[8]~output_o\ : std_logic;
SIGNAL \leituraRT[9]~output_o\ : std_logic;
SIGNAL \leituraRT[10]~output_o\ : std_logic;
SIGNAL \leituraRT[11]~output_o\ : std_logic;
SIGNAL \leituraRT[12]~output_o\ : std_logic;
SIGNAL \leituraRT[13]~output_o\ : std_logic;
SIGNAL \leituraRT[14]~output_o\ : std_logic;
SIGNAL \leituraRT[15]~output_o\ : std_logic;
SIGNAL \leituraRT[16]~output_o\ : std_logic;
SIGNAL \leituraRT[17]~output_o\ : std_logic;
SIGNAL \leituraRT[18]~output_o\ : std_logic;
SIGNAL \leituraRT[19]~output_o\ : std_logic;
SIGNAL \leituraRT[20]~output_o\ : std_logic;
SIGNAL \leituraRT[21]~output_o\ : std_logic;
SIGNAL \leituraRT[22]~output_o\ : std_logic;
SIGNAL \leituraRT[23]~output_o\ : std_logic;
SIGNAL \leituraRT[24]~output_o\ : std_logic;
SIGNAL \leituraRT[25]~output_o\ : std_logic;
SIGNAL \leituraRT[26]~output_o\ : std_logic;
SIGNAL \leituraRT[27]~output_o\ : std_logic;
SIGNAL \leituraRT[28]~output_o\ : std_logic;
SIGNAL \leituraRT[29]~output_o\ : std_logic;
SIGNAL \leituraRT[30]~output_o\ : std_logic;
SIGNAL \leituraRT[31]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \dadosEscrita[0]~input_o\ : std_logic;
SIGNAL \regs~0_combout\ : std_logic;
SIGNAL \RD[1]~input_o\ : std_logic;
SIGNAL \RD[2]~input_o\ : std_logic;
SIGNAL \RD[3]~input_o\ : std_logic;
SIGNAL \RD[0]~input_o\ : std_logic;
SIGNAL \Decoder0~3_combout\ : std_logic;
SIGNAL \regWrite~input_o\ : std_logic;
SIGNAL \RD[4]~input_o\ : std_logic;
SIGNAL \regs[30][14]~4_combout\ : std_logic;
SIGNAL \regs[30][0]~q\ : std_logic;
SIGNAL \RS[2]~input_o\ : std_logic;
SIGNAL \RS[3]~input_o\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \regs[26][7]~2_combout\ : std_logic;
SIGNAL \regs[26][0]~q\ : std_logic;
SIGNAL \Decoder0~2_combout\ : std_logic;
SIGNAL \regs[18][14]~3_combout\ : std_logic;
SIGNAL \regs[18][0]~q\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \regs[22][9]~1_combout\ : std_logic;
SIGNAL \regs[22][0]~q\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Decoder0~15_combout\ : std_logic;
SIGNAL \regs[31][0]~16_combout\ : std_logic;
SIGNAL \regs[31][0]~q\ : std_logic;
SIGNAL \Decoder0~12_combout\ : std_logic;
SIGNAL \regs[27][11]~13_combout\ : std_logic;
SIGNAL \regs[27][0]~q\ : std_logic;
SIGNAL \Decoder0~14_combout\ : std_logic;
SIGNAL \regs[19][14]~15_combout\ : std_logic;
SIGNAL \regs[19][0]~q\ : std_logic;
SIGNAL \Decoder0~13_combout\ : std_logic;
SIGNAL \regs[23][14]~14_combout\ : std_logic;
SIGNAL \regs[23][0]~q\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \RS[1]~input_o\ : std_logic;
SIGNAL \RS[0]~input_o\ : std_logic;
SIGNAL \Decoder0~10_combout\ : std_logic;
SIGNAL \regs[16][14]~11_combout\ : std_logic;
SIGNAL \regs[16][0]~q\ : std_logic;
SIGNAL \Decoder0~9_combout\ : std_logic;
SIGNAL \regs[24][14]~10_combout\ : std_logic;
SIGNAL \regs[24][0]~q\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Decoder0~8_combout\ : std_logic;
SIGNAL \regs[20][14]~9_combout\ : std_logic;
SIGNAL \regs[20][0]~q\ : std_logic;
SIGNAL \Decoder0~11_combout\ : std_logic;
SIGNAL \regs[28][14]~12_combout\ : std_logic;
SIGNAL \regs[28][0]~q\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \Decoder0~5_combout\ : std_logic;
SIGNAL \regs[21][23]~6_combout\ : std_logic;
SIGNAL \regs[21][0]~q\ : std_logic;
SIGNAL \Decoder0~6_combout\ : std_logic;
SIGNAL \regs[17][14]~7_combout\ : std_logic;
SIGNAL \regs[17][0]~q\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Decoder0~4_combout\ : std_logic;
SIGNAL \regs[25][14]~5_combout\ : std_logic;
SIGNAL \regs[25][0]~q\ : std_logic;
SIGNAL \Decoder0~7_combout\ : std_logic;
SIGNAL \regs[29][14]~8_combout\ : std_logic;
SIGNAL \regs[29][0]~q\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \RS[4]~input_o\ : std_logic;
SIGNAL \regs[15][6]~32_combout\ : std_logic;
SIGNAL \regs[15][0]~q\ : std_logic;
SIGNAL \regs[12][14]~31_combout\ : std_logic;
SIGNAL \regs[12][0]~q\ : std_logic;
SIGNAL \regs[14][1]~30_combout\ : std_logic;
SIGNAL \regs[14][0]~q\ : std_logic;
SIGNAL \Mux31~17_combout\ : std_logic;
SIGNAL \regs[13][12]~29_combout\ : std_logic;
SIGNAL \regs[13][0]~q\ : std_logic;
SIGNAL \Mux31~18_combout\ : std_logic;
SIGNAL \regs[3][8]~28_combout\ : std_logic;
SIGNAL \regs[3][0]~q\ : std_logic;
SIGNAL \regs[2][8]~25_combout\ : std_logic;
SIGNAL \regs[2][0]~q\ : std_logic;
SIGNAL \regs[1][7]~26_combout\ : std_logic;
SIGNAL \regs[1][0]~q\ : std_logic;
SIGNAL \regs[0][31]~27_combout\ : std_logic;
SIGNAL \regs[0][0]~q\ : std_logic;
SIGNAL \Mux31~14_combout\ : std_logic;
SIGNAL \Mux31~15_combout\ : std_logic;
SIGNAL \regs[7][13]~24_combout\ : std_logic;
SIGNAL \regs[7][0]~q\ : std_logic;
SIGNAL \regs[5][11]~21_combout\ : std_logic;
SIGNAL \regs[5][0]~q\ : std_logic;
SIGNAL \regs[6][11]~22_combout\ : std_logic;
SIGNAL \regs[6][0]~q\ : std_logic;
SIGNAL \regs[4][20]~23_combout\ : std_logic;
SIGNAL \regs[4][0]~q\ : std_logic;
SIGNAL \Mux31~12_combout\ : std_logic;
SIGNAL \Mux31~13_combout\ : std_logic;
SIGNAL \Mux31~16_combout\ : std_logic;
SIGNAL \regs[11][6]~20_combout\ : std_logic;
SIGNAL \regs[11][0]~q\ : std_logic;
SIGNAL \regs[10][2]~17_combout\ : std_logic;
SIGNAL \regs[10][0]~q\ : std_logic;
SIGNAL \regs[8][26]~19_combout\ : std_logic;
SIGNAL \regs[8][0]~q\ : std_logic;
SIGNAL \regs[9][16]~18_combout\ : std_logic;
SIGNAL \regs[9][0]~q\ : std_logic;
SIGNAL \Mux31~10_combout\ : std_logic;
SIGNAL \Mux31~11_combout\ : std_logic;
SIGNAL \Mux31~19_combout\ : std_logic;
SIGNAL \Mux31~20_combout\ : std_logic;
SIGNAL \dadosEscrita[1]~input_o\ : std_logic;
SIGNAL \regs~33_combout\ : std_logic;
SIGNAL \regs[10][1]~q\ : std_logic;
SIGNAL \regs[8][1]~q\ : std_logic;
SIGNAL \Mux30~12_combout\ : std_logic;
SIGNAL \regs[9][1]~q\ : std_logic;
SIGNAL \regs[11][1]~q\ : std_logic;
SIGNAL \Mux30~13_combout\ : std_logic;
SIGNAL \regs[3][1]~q\ : std_logic;
SIGNAL \regs[1][1]~q\ : std_logic;
SIGNAL \regs[2][1]~q\ : std_logic;
SIGNAL \regs[0][1]~q\ : std_logic;
SIGNAL \Mux30~14_combout\ : std_logic;
SIGNAL \Mux30~15_combout\ : std_logic;
SIGNAL \Mux30~16_combout\ : std_logic;
SIGNAL \regs[15][1]~q\ : std_logic;
SIGNAL \regs[12][1]~q\ : std_logic;
SIGNAL \regs[13][1]~q\ : std_logic;
SIGNAL \Mux30~17_combout\ : std_logic;
SIGNAL \regs[14][1]~q\ : std_logic;
SIGNAL \Mux30~18_combout\ : std_logic;
SIGNAL \regs[7][1]~q\ : std_logic;
SIGNAL \regs[6][1]~q\ : std_logic;
SIGNAL \regs[5][1]~q\ : std_logic;
SIGNAL \regs[4][1]~q\ : std_logic;
SIGNAL \Mux30~10_combout\ : std_logic;
SIGNAL \Mux30~11_combout\ : std_logic;
SIGNAL \Mux30~19_combout\ : std_logic;
SIGNAL \regs[25][1]~q\ : std_logic;
SIGNAL \regs[17][1]~q\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \regs[21][1]~q\ : std_logic;
SIGNAL \regs[29][1]~q\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \regs[31][1]~q\ : std_logic;
SIGNAL \regs[23][1]~q\ : std_logic;
SIGNAL \regs[19][1]~q\ : std_logic;
SIGNAL \regs[27][1]~q\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \regs[22][1]~q\ : std_logic;
SIGNAL \regs[18][1]~q\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \regs[26][1]~q\ : std_logic;
SIGNAL \regs[30][1]~q\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \regs[20][1]~q\ : std_logic;
SIGNAL \regs[16][1]~q\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \regs[24][1]~q\ : std_logic;
SIGNAL \regs[28][1]~q\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \Mux30~20_combout\ : std_logic;
SIGNAL \dadosEscrita[2]~input_o\ : std_logic;
SIGNAL \regs~34_combout\ : std_logic;
SIGNAL \regs[26][2]~q\ : std_logic;
SIGNAL \regs[18][2]~q\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \regs[22][2]~q\ : std_logic;
SIGNAL \regs[30][2]~q\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \regs[28][2]~q\ : std_logic;
SIGNAL \regs[20][2]~q\ : std_logic;
SIGNAL \regs[16][2]~q\ : std_logic;
SIGNAL \regs[24][2]~q\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \Mux29~5_combout\ : std_logic;
SIGNAL \regs[17][2]~q\ : std_logic;
SIGNAL \regs[21][2]~q\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \regs[25][2]~q\ : std_logic;
SIGNAL \regs[29][2]~q\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \Mux29~6_combout\ : std_logic;
SIGNAL \regs[31][2]~q\ : std_logic;
SIGNAL \regs[27][2]~q\ : std_logic;
SIGNAL \regs[19][2]~q\ : std_logic;
SIGNAL \regs[23][2]~q\ : std_logic;
SIGNAL \Mux29~7_combout\ : std_logic;
SIGNAL \Mux29~8_combout\ : std_logic;
SIGNAL \Mux29~9_combout\ : std_logic;
SIGNAL \regs[11][2]~q\ : std_logic;
SIGNAL \regs[10][2]~q\ : std_logic;
SIGNAL \regs[8][2]~q\ : std_logic;
SIGNAL \regs[9][2]~q\ : std_logic;
SIGNAL \Mux29~10_combout\ : std_logic;
SIGNAL \Mux29~11_combout\ : std_logic;
SIGNAL \regs[3][2]~q\ : std_logic;
SIGNAL \regs[1][2]~q\ : std_logic;
SIGNAL \regs[0][2]~q\ : std_logic;
SIGNAL \Mux29~14_combout\ : std_logic;
SIGNAL \regs[2][2]~q\ : std_logic;
SIGNAL \Mux29~15_combout\ : std_logic;
SIGNAL \regs[4][2]~q\ : std_logic;
SIGNAL \regs[6][2]~q\ : std_logic;
SIGNAL \Mux29~12_combout\ : std_logic;
SIGNAL \regs[5][2]~q\ : std_logic;
SIGNAL \regs[7][2]~q\ : std_logic;
SIGNAL \Mux29~13_combout\ : std_logic;
SIGNAL \Mux29~16_combout\ : std_logic;
SIGNAL \regs[13][2]~q\ : std_logic;
SIGNAL \regs[15][2]~q\ : std_logic;
SIGNAL \regs[12][2]~q\ : std_logic;
SIGNAL \regs[14][2]~q\ : std_logic;
SIGNAL \Mux29~17_combout\ : std_logic;
SIGNAL \Mux29~18_combout\ : std_logic;
SIGNAL \Mux29~19_combout\ : std_logic;
SIGNAL \Mux29~20_combout\ : std_logic;
SIGNAL \dadosEscrita[3]~input_o\ : std_logic;
SIGNAL \regs~35_combout\ : std_logic;
SIGNAL \regs[19][3]~q\ : std_logic;
SIGNAL \regs[27][3]~q\ : std_logic;
SIGNAL \Mux28~7_combout\ : std_logic;
SIGNAL \regs[23][3]~q\ : std_logic;
SIGNAL \regs[31][3]~q\ : std_logic;
SIGNAL \Mux28~8_combout\ : std_logic;
SIGNAL \regs[17][3]~q\ : std_logic;
SIGNAL \regs[25][3]~q\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \regs[21][3]~q\ : std_logic;
SIGNAL \regs[29][3]~q\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \regs[22][3]~q\ : std_logic;
SIGNAL \regs[18][3]~q\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \regs[26][3]~q\ : std_logic;
SIGNAL \regs[30][3]~q\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \regs[28][3]~q\ : std_logic;
SIGNAL \regs[20][3]~q\ : std_logic;
SIGNAL \regs[16][3]~q\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \regs[24][3]~q\ : std_logic;
SIGNAL \Mux28~5_combout\ : std_logic;
SIGNAL \Mux28~6_combout\ : std_logic;
SIGNAL \Mux28~9_combout\ : std_logic;
SIGNAL \regs[12][3]~q\ : std_logic;
SIGNAL \regs[13][3]~q\ : std_logic;
SIGNAL \Mux28~17_combout\ : std_logic;
SIGNAL \regs[14][3]~q\ : std_logic;
SIGNAL \regs[15][3]~q\ : std_logic;
SIGNAL \Mux28~18_combout\ : std_logic;
SIGNAL \regs[4][3]~q\ : std_logic;
SIGNAL \regs[5][3]~q\ : std_logic;
SIGNAL \Mux28~10_combout\ : std_logic;
SIGNAL \regs[6][3]~q\ : std_logic;
SIGNAL \regs[7][3]~q\ : std_logic;
SIGNAL \Mux28~11_combout\ : std_logic;
SIGNAL \regs[2][3]~q\ : std_logic;
SIGNAL \regs[0][3]~q\ : std_logic;
SIGNAL \Mux28~14_combout\ : std_logic;
SIGNAL \regs[1][3]~q\ : std_logic;
SIGNAL \regs[3][3]~q\ : std_logic;
SIGNAL \Mux28~15_combout\ : std_logic;
SIGNAL \regs[11][3]~q\ : std_logic;
SIGNAL \regs[9][3]~q\ : std_logic;
SIGNAL \regs[10][3]~q\ : std_logic;
SIGNAL \regs[8][3]~q\ : std_logic;
SIGNAL \Mux28~12_combout\ : std_logic;
SIGNAL \Mux28~13_combout\ : std_logic;
SIGNAL \Mux28~16_combout\ : std_logic;
SIGNAL \Mux28~19_combout\ : std_logic;
SIGNAL \Mux28~20_combout\ : std_logic;
SIGNAL \dadosEscrita[4]~input_o\ : std_logic;
SIGNAL \regs~36_combout\ : std_logic;
SIGNAL \regs[12][4]~q\ : std_logic;
SIGNAL \regs[14][4]~q\ : std_logic;
SIGNAL \Mux27~17_combout\ : std_logic;
SIGNAL \regs[15][4]~q\ : std_logic;
SIGNAL \regs[13][4]~q\ : std_logic;
SIGNAL \Mux27~18_combout\ : std_logic;
SIGNAL \regs[11][4]~q\ : std_logic;
SIGNAL \regs[10][4]~q\ : std_logic;
SIGNAL \regs[8][4]~q\ : std_logic;
SIGNAL \regs[9][4]~q\ : std_logic;
SIGNAL \Mux27~10_combout\ : std_logic;
SIGNAL \Mux27~11_combout\ : std_logic;
SIGNAL \regs[3][4]~q\ : std_logic;
SIGNAL \regs[2][4]~q\ : std_logic;
SIGNAL \regs[1][4]~q\ : std_logic;
SIGNAL \regs[0][4]~q\ : std_logic;
SIGNAL \Mux27~14_combout\ : std_logic;
SIGNAL \Mux27~15_combout\ : std_logic;
SIGNAL \regs[7][4]~q\ : std_logic;
SIGNAL \regs[5][4]~q\ : std_logic;
SIGNAL \regs[6][4]~q\ : std_logic;
SIGNAL \regs[4][4]~q\ : std_logic;
SIGNAL \Mux27~12_combout\ : std_logic;
SIGNAL \Mux27~13_combout\ : std_logic;
SIGNAL \Mux27~16_combout\ : std_logic;
SIGNAL \Mux27~19_combout\ : std_logic;
SIGNAL \regs[30][4]~q\ : std_logic;
SIGNAL \regs[22][4]~q\ : std_logic;
SIGNAL \regs[18][4]~q\ : std_logic;
SIGNAL \regs[26][4]~q\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \regs[31][4]~q\ : std_logic;
SIGNAL \regs[23][4]~q\ : std_logic;
SIGNAL \regs[19][4]~q\ : std_logic;
SIGNAL \Mux27~7_combout\ : std_logic;
SIGNAL \regs[27][4]~q\ : std_logic;
SIGNAL \Mux27~8_combout\ : std_logic;
SIGNAL \regs[28][4]~q\ : std_logic;
SIGNAL \regs[16][4]~q\ : std_logic;
SIGNAL \regs[24][4]~q\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \regs[20][4]~q\ : std_logic;
SIGNAL \Mux27~5_combout\ : std_logic;
SIGNAL \regs[29][4]~q\ : std_logic;
SIGNAL \regs[25][4]~q\ : std_logic;
SIGNAL \regs[21][4]~q\ : std_logic;
SIGNAL \regs[17][4]~q\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \Mux27~6_combout\ : std_logic;
SIGNAL \Mux27~9_combout\ : std_logic;
SIGNAL \Mux27~20_combout\ : std_logic;
SIGNAL \dadosEscrita[5]~input_o\ : std_logic;
SIGNAL \regs~37_combout\ : std_logic;
SIGNAL \regs[20][5]~q\ : std_logic;
SIGNAL \regs[16][5]~q\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \regs[24][5]~q\ : std_logic;
SIGNAL \regs[28][5]~q\ : std_logic;
SIGNAL \Mux26~5_combout\ : std_logic;
SIGNAL \regs[30][5]~q\ : std_logic;
SIGNAL \regs[18][5]~q\ : std_logic;
SIGNAL \regs[22][5]~q\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \regs[26][5]~q\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \Mux26~6_combout\ : std_logic;
SIGNAL \regs[31][5]~q\ : std_logic;
SIGNAL \regs[19][5]~q\ : std_logic;
SIGNAL \regs[27][5]~q\ : std_logic;
SIGNAL \Mux26~7_combout\ : std_logic;
SIGNAL \regs[23][5]~q\ : std_logic;
SIGNAL \Mux26~8_combout\ : std_logic;
SIGNAL \regs[29][5]~q\ : std_logic;
SIGNAL \regs[21][5]~q\ : std_logic;
SIGNAL \regs[25][5]~q\ : std_logic;
SIGNAL \regs[17][5]~q\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \Mux26~9_combout\ : std_logic;
SIGNAL \regs[15][5]~q\ : std_logic;
SIGNAL \regs[14][5]~q\ : std_logic;
SIGNAL \regs[12][5]~q\ : std_logic;
SIGNAL \regs[13][5]~q\ : std_logic;
SIGNAL \Mux26~17_combout\ : std_logic;
SIGNAL \Mux26~18_combout\ : std_logic;
SIGNAL \regs[3][5]~q\ : std_logic;
SIGNAL \regs[1][5]~q\ : std_logic;
SIGNAL \regs[2][5]~q\ : std_logic;
SIGNAL \regs[0][5]~q\ : std_logic;
SIGNAL \Mux26~14_combout\ : std_logic;
SIGNAL \Mux26~15_combout\ : std_logic;
SIGNAL \regs[10][5]~q\ : std_logic;
SIGNAL \regs[8][5]~q\ : std_logic;
SIGNAL \Mux26~12_combout\ : std_logic;
SIGNAL \regs[11][5]~q\ : std_logic;
SIGNAL \regs[9][5]~q\ : std_logic;
SIGNAL \Mux26~13_combout\ : std_logic;
SIGNAL \Mux26~16_combout\ : std_logic;
SIGNAL \regs[4][5]~q\ : std_logic;
SIGNAL \regs[5][5]~q\ : std_logic;
SIGNAL \Mux26~10_combout\ : std_logic;
SIGNAL \regs[6][5]~q\ : std_logic;
SIGNAL \regs[7][5]~q\ : std_logic;
SIGNAL \Mux26~11_combout\ : std_logic;
SIGNAL \Mux26~19_combout\ : std_logic;
SIGNAL \Mux26~20_combout\ : std_logic;
SIGNAL \dadosEscrita[6]~input_o\ : std_logic;
SIGNAL \regs~38_combout\ : std_logic;
SIGNAL \regs[15][6]~q\ : std_logic;
SIGNAL \regs[13][6]~q\ : std_logic;
SIGNAL \regs[14][6]~q\ : std_logic;
SIGNAL \regs[12][6]~q\ : std_logic;
SIGNAL \Mux25~17_combout\ : std_logic;
SIGNAL \Mux25~18_combout\ : std_logic;
SIGNAL \regs[3][6]~q\ : std_logic;
SIGNAL \regs[2][6]~q\ : std_logic;
SIGNAL \regs[1][6]~q\ : std_logic;
SIGNAL \regs[0][6]~q\ : std_logic;
SIGNAL \Mux25~14_combout\ : std_logic;
SIGNAL \Mux25~15_combout\ : std_logic;
SIGNAL \regs[6][6]~q\ : std_logic;
SIGNAL \regs[4][6]~q\ : std_logic;
SIGNAL \Mux25~12_combout\ : std_logic;
SIGNAL \regs[5][6]~q\ : std_logic;
SIGNAL \regs[7][6]~q\ : std_logic;
SIGNAL \Mux25~13_combout\ : std_logic;
SIGNAL \Mux25~16_combout\ : std_logic;
SIGNAL \regs[8][6]~q\ : std_logic;
SIGNAL \regs[9][6]~q\ : std_logic;
SIGNAL \Mux25~10_combout\ : std_logic;
SIGNAL \regs[10][6]~q\ : std_logic;
SIGNAL \regs[11][6]~q\ : std_logic;
SIGNAL \Mux25~11_combout\ : std_logic;
SIGNAL \Mux25~19_combout\ : std_logic;
SIGNAL \regs[30][6]~q\ : std_logic;
SIGNAL \regs[22][6]~q\ : std_logic;
SIGNAL \regs[18][6]~q\ : std_logic;
SIGNAL \regs[26][6]~q\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \regs[31][6]~q\ : std_logic;
SIGNAL \regs[27][6]~q\ : std_logic;
SIGNAL \regs[19][6]~q\ : std_logic;
SIGNAL \regs[23][6]~q\ : std_logic;
SIGNAL \Mux25~7_combout\ : std_logic;
SIGNAL \Mux25~8_combout\ : std_logic;
SIGNAL \regs[28][6]~q\ : std_logic;
SIGNAL \regs[20][6]~q\ : std_logic;
SIGNAL \regs[24][6]~q\ : std_logic;
SIGNAL \regs[16][6]~q\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \Mux25~5_combout\ : std_logic;
SIGNAL \regs[29][6]~q\ : std_logic;
SIGNAL \regs[21][6]~q\ : std_logic;
SIGNAL \regs[17][6]~q\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \regs[25][6]~q\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \Mux25~6_combout\ : std_logic;
SIGNAL \Mux25~9_combout\ : std_logic;
SIGNAL \Mux25~20_combout\ : std_logic;
SIGNAL \dadosEscrita[7]~input_o\ : std_logic;
SIGNAL \regs~39_combout\ : std_logic;
SIGNAL \regs[2][7]~q\ : std_logic;
SIGNAL \regs[0][7]~q\ : std_logic;
SIGNAL \Mux24~14_combout\ : std_logic;
SIGNAL \regs[1][7]~q\ : std_logic;
SIGNAL \regs[3][7]~q\ : std_logic;
SIGNAL \Mux24~15_combout\ : std_logic;
SIGNAL \regs[8][7]~q\ : std_logic;
SIGNAL \regs[10][7]~q\ : std_logic;
SIGNAL \Mux24~12_combout\ : std_logic;
SIGNAL \regs[9][7]~q\ : std_logic;
SIGNAL \regs[11][7]~q\ : std_logic;
SIGNAL \Mux24~13_combout\ : std_logic;
SIGNAL \Mux24~16_combout\ : std_logic;
SIGNAL \regs[7][7]~q\ : std_logic;
SIGNAL \regs[6][7]~q\ : std_logic;
SIGNAL \regs[4][7]~q\ : std_logic;
SIGNAL \regs[5][7]~q\ : std_logic;
SIGNAL \Mux24~10_combout\ : std_logic;
SIGNAL \Mux24~11_combout\ : std_logic;
SIGNAL \regs[14][7]~q\ : std_logic;
SIGNAL \regs[12][7]~q\ : std_logic;
SIGNAL \regs[13][7]~q\ : std_logic;
SIGNAL \Mux24~17_combout\ : std_logic;
SIGNAL \regs[15][7]~q\ : std_logic;
SIGNAL \Mux24~18_combout\ : std_logic;
SIGNAL \Mux24~19_combout\ : std_logic;
SIGNAL \regs[19][7]~q\ : std_logic;
SIGNAL \regs[27][7]~q\ : std_logic;
SIGNAL \Mux24~7_combout\ : std_logic;
SIGNAL \regs[23][7]~q\ : std_logic;
SIGNAL \regs[31][7]~q\ : std_logic;
SIGNAL \Mux24~8_combout\ : std_logic;
SIGNAL \regs[25][7]~q\ : std_logic;
SIGNAL \regs[17][7]~q\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \regs[21][7]~q\ : std_logic;
SIGNAL \regs[29][7]~q\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \regs[30][7]~q\ : std_logic;
SIGNAL \regs[26][7]~q\ : std_logic;
SIGNAL \regs[22][7]~q\ : std_logic;
SIGNAL \regs[18][7]~q\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \Mux24~3_combout\ : std_logic;
SIGNAL \regs[28][7]~q\ : std_logic;
SIGNAL \regs[20][7]~q\ : std_logic;
SIGNAL \regs[16][7]~q\ : std_logic;
SIGNAL \Mux24~4_combout\ : std_logic;
SIGNAL \regs[24][7]~q\ : std_logic;
SIGNAL \Mux24~5_combout\ : std_logic;
SIGNAL \Mux24~6_combout\ : std_logic;
SIGNAL \Mux24~9_combout\ : std_logic;
SIGNAL \Mux24~20_combout\ : std_logic;
SIGNAL \dadosEscrita[8]~input_o\ : std_logic;
SIGNAL \regs~40_combout\ : std_logic;
SIGNAL \regs[8][8]~q\ : std_logic;
SIGNAL \regs[9][8]~q\ : std_logic;
SIGNAL \Mux23~10_combout\ : std_logic;
SIGNAL \regs[10][8]~q\ : std_logic;
SIGNAL \regs[11][8]~q\ : std_logic;
SIGNAL \Mux23~11_combout\ : std_logic;
SIGNAL \regs[15][8]~q\ : std_logic;
SIGNAL \regs[13][8]~q\ : std_logic;
SIGNAL \regs[14][8]~q\ : std_logic;
SIGNAL \regs[12][8]~q\ : std_logic;
SIGNAL \Mux23~17_combout\ : std_logic;
SIGNAL \Mux23~18_combout\ : std_logic;
SIGNAL \regs[3][8]~q\ : std_logic;
SIGNAL \regs[2][8]~q\ : std_logic;
SIGNAL \regs[0][8]~q\ : std_logic;
SIGNAL \regs[1][8]~q\ : std_logic;
SIGNAL \Mux23~14_combout\ : std_logic;
SIGNAL \Mux23~15_combout\ : std_logic;
SIGNAL \regs[6][8]~q\ : std_logic;
SIGNAL \regs[4][8]~q\ : std_logic;
SIGNAL \Mux23~12_combout\ : std_logic;
SIGNAL \regs[5][8]~q\ : std_logic;
SIGNAL \regs[7][8]~q\ : std_logic;
SIGNAL \Mux23~13_combout\ : std_logic;
SIGNAL \Mux23~16_combout\ : std_logic;
SIGNAL \Mux23~19_combout\ : std_logic;
SIGNAL \regs[19][8]~q\ : std_logic;
SIGNAL \regs[23][8]~q\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \regs[27][8]~q\ : std_logic;
SIGNAL \regs[31][8]~q\ : std_logic;
SIGNAL \Mux23~8_combout\ : std_logic;
SIGNAL \regs[17][8]~q\ : std_logic;
SIGNAL \regs[21][8]~q\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \regs[25][8]~q\ : std_logic;
SIGNAL \regs[29][8]~q\ : std_logic;
SIGNAL \Mux23~3_combout\ : std_logic;
SIGNAL \regs[16][8]~q\ : std_logic;
SIGNAL \regs[24][8]~q\ : std_logic;
SIGNAL \Mux23~4_combout\ : std_logic;
SIGNAL \regs[20][8]~q\ : std_logic;
SIGNAL \regs[28][8]~q\ : std_logic;
SIGNAL \Mux23~5_combout\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \regs[30][8]~q\ : std_logic;
SIGNAL \regs[22][8]~q\ : std_logic;
SIGNAL \regs[26][8]~q\ : std_logic;
SIGNAL \regs[18][8]~q\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \Mux23~9_combout\ : std_logic;
SIGNAL \Mux23~20_combout\ : std_logic;
SIGNAL \dadosEscrita[9]~input_o\ : std_logic;
SIGNAL \regs~41_combout\ : std_logic;
SIGNAL \regs[7][9]~q\ : std_logic;
SIGNAL \regs[4][9]~q\ : std_logic;
SIGNAL \regs[5][9]~q\ : std_logic;
SIGNAL \Mux22~10_combout\ : std_logic;
SIGNAL \regs[6][9]~q\ : std_logic;
SIGNAL \Mux22~11_combout\ : std_logic;
SIGNAL \regs[14][9]~q\ : std_logic;
SIGNAL \regs[12][9]~q\ : std_logic;
SIGNAL \regs[13][9]~q\ : std_logic;
SIGNAL \Mux22~17_combout\ : std_logic;
SIGNAL \regs[15][9]~q\ : std_logic;
SIGNAL \Mux22~18_combout\ : std_logic;
SIGNAL \regs[3][9]~q\ : std_logic;
SIGNAL \regs[2][9]~q\ : std_logic;
SIGNAL \regs[0][9]~q\ : std_logic;
SIGNAL \Mux22~14_combout\ : std_logic;
SIGNAL \regs[1][9]~q\ : std_logic;
SIGNAL \Mux22~15_combout\ : std_logic;
SIGNAL \regs[10][9]~q\ : std_logic;
SIGNAL \regs[8][9]~q\ : std_logic;
SIGNAL \Mux22~12_combout\ : std_logic;
SIGNAL \regs[9][9]~q\ : std_logic;
SIGNAL \regs[11][9]~q\ : std_logic;
SIGNAL \Mux22~13_combout\ : std_logic;
SIGNAL \Mux22~16_combout\ : std_logic;
SIGNAL \Mux22~19_combout\ : std_logic;
SIGNAL \regs[25][9]~q\ : std_logic;
SIGNAL \regs[17][9]~q\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \regs[21][9]~q\ : std_logic;
SIGNAL \regs[29][9]~q\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \regs[31][9]~q\ : std_logic;
SIGNAL \regs[23][9]~q\ : std_logic;
SIGNAL \regs[19][9]~q\ : std_logic;
SIGNAL \regs[27][9]~q\ : std_logic;
SIGNAL \Mux22~7_combout\ : std_logic;
SIGNAL \Mux22~8_combout\ : std_logic;
SIGNAL \regs[28][9]~q\ : std_logic;
SIGNAL \regs[24][9]~q\ : std_logic;
SIGNAL \regs[20][9]~q\ : std_logic;
SIGNAL \regs[16][9]~q\ : std_logic;
SIGNAL \Mux22~4_combout\ : std_logic;
SIGNAL \Mux22~5_combout\ : std_logic;
SIGNAL \regs[30][9]~q\ : std_logic;
SIGNAL \regs[26][9]~q\ : std_logic;
SIGNAL \regs[18][9]~q\ : std_logic;
SIGNAL \regs[22][9]~q\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux22~3_combout\ : std_logic;
SIGNAL \Mux22~6_combout\ : std_logic;
SIGNAL \Mux22~9_combout\ : std_logic;
SIGNAL \Mux22~20_combout\ : std_logic;
SIGNAL \dadosEscrita[10]~input_o\ : std_logic;
SIGNAL \regs~42_combout\ : std_logic;
SIGNAL \regs[11][10]~q\ : std_logic;
SIGNAL \regs[10][10]~q\ : std_logic;
SIGNAL \regs[9][10]~q\ : std_logic;
SIGNAL \regs[8][10]~q\ : std_logic;
SIGNAL \Mux21~10_combout\ : std_logic;
SIGNAL \Mux21~11_combout\ : std_logic;
SIGNAL \regs[7][10]~q\ : std_logic;
SIGNAL \regs[5][10]~q\ : std_logic;
SIGNAL \regs[6][10]~q\ : std_logic;
SIGNAL \regs[4][10]~q\ : std_logic;
SIGNAL \Mux21~12_combout\ : std_logic;
SIGNAL \Mux21~13_combout\ : std_logic;
SIGNAL \regs[3][10]~q\ : std_logic;
SIGNAL \regs[2][10]~q\ : std_logic;
SIGNAL \regs[1][10]~q\ : std_logic;
SIGNAL \regs[0][10]~q\ : std_logic;
SIGNAL \Mux21~14_combout\ : std_logic;
SIGNAL \Mux21~15_combout\ : std_logic;
SIGNAL \Mux21~16_combout\ : std_logic;
SIGNAL \regs[13][10]~q\ : std_logic;
SIGNAL \regs[15][10]~q\ : std_logic;
SIGNAL \regs[12][10]~q\ : std_logic;
SIGNAL \regs[14][10]~q\ : std_logic;
SIGNAL \Mux21~17_combout\ : std_logic;
SIGNAL \Mux21~18_combout\ : std_logic;
SIGNAL \Mux21~19_combout\ : std_logic;
SIGNAL \regs[23][10]~q\ : std_logic;
SIGNAL \regs[19][10]~q\ : std_logic;
SIGNAL \Mux21~7_combout\ : std_logic;
SIGNAL \regs[27][10]~q\ : std_logic;
SIGNAL \regs[31][10]~q\ : std_logic;
SIGNAL \Mux21~8_combout\ : std_logic;
SIGNAL \regs[29][10]~q\ : std_logic;
SIGNAL \regs[25][10]~q\ : std_logic;
SIGNAL \regs[17][10]~q\ : std_logic;
SIGNAL \regs[21][10]~q\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \regs[24][10]~q\ : std_logic;
SIGNAL \regs[16][10]~q\ : std_logic;
SIGNAL \Mux21~4_combout\ : std_logic;
SIGNAL \regs[28][10]~q\ : std_logic;
SIGNAL \regs[20][10]~q\ : std_logic;
SIGNAL \Mux21~5_combout\ : std_logic;
SIGNAL \Mux21~6_combout\ : std_logic;
SIGNAL \regs[26][10]~q\ : std_logic;
SIGNAL \regs[18][10]~q\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \regs[30][10]~q\ : std_logic;
SIGNAL \regs[22][10]~q\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \Mux21~9_combout\ : std_logic;
SIGNAL \Mux21~20_combout\ : std_logic;
SIGNAL \dadosEscrita[11]~input_o\ : std_logic;
SIGNAL \regs~43_combout\ : std_logic;
SIGNAL \regs[7][11]~q\ : std_logic;
SIGNAL \regs[6][11]~q\ : std_logic;
SIGNAL \regs[4][11]~q\ : std_logic;
SIGNAL \regs[5][11]~q\ : std_logic;
SIGNAL \Mux20~10_combout\ : std_logic;
SIGNAL \Mux20~11_combout\ : std_logic;
SIGNAL \regs[13][11]~q\ : std_logic;
SIGNAL \regs[12][11]~q\ : std_logic;
SIGNAL \Mux20~17_combout\ : std_logic;
SIGNAL \regs[14][11]~q\ : std_logic;
SIGNAL \regs[15][11]~q\ : std_logic;
SIGNAL \Mux20~18_combout\ : std_logic;
SIGNAL \regs[3][11]~q\ : std_logic;
SIGNAL \regs[1][11]~q\ : std_logic;
SIGNAL \regs[2][11]~q\ : std_logic;
SIGNAL \regs[0][11]~q\ : std_logic;
SIGNAL \Mux20~14_combout\ : std_logic;
SIGNAL \Mux20~15_combout\ : std_logic;
SIGNAL \regs[11][11]~q\ : std_logic;
SIGNAL \regs[9][11]~q\ : std_logic;
SIGNAL \regs[8][11]~q\ : std_logic;
SIGNAL \regs[10][11]~q\ : std_logic;
SIGNAL \Mux20~12_combout\ : std_logic;
SIGNAL \Mux20~13_combout\ : std_logic;
SIGNAL \Mux20~16_combout\ : std_logic;
SIGNAL \Mux20~19_combout\ : std_logic;
SIGNAL \regs[25][11]~q\ : std_logic;
SIGNAL \regs[17][11]~q\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \regs[21][11]~q\ : std_logic;
SIGNAL \regs[29][11]~q\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \regs[27][11]~q\ : std_logic;
SIGNAL \regs[19][11]~q\ : std_logic;
SIGNAL \Mux20~7_combout\ : std_logic;
SIGNAL \regs[23][11]~q\ : std_logic;
SIGNAL \regs[31][11]~q\ : std_logic;
SIGNAL \Mux20~8_combout\ : std_logic;
SIGNAL \regs[30][11]~q\ : std_logic;
SIGNAL \regs[22][11]~q\ : std_logic;
SIGNAL \regs[18][11]~q\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \regs[26][11]~q\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \regs[28][11]~q\ : std_logic;
SIGNAL \regs[24][11]~q\ : std_logic;
SIGNAL \regs[20][11]~q\ : std_logic;
SIGNAL \regs[16][11]~q\ : std_logic;
SIGNAL \Mux20~4_combout\ : std_logic;
SIGNAL \Mux20~5_combout\ : std_logic;
SIGNAL \Mux20~6_combout\ : std_logic;
SIGNAL \Mux20~9_combout\ : std_logic;
SIGNAL \Mux20~20_combout\ : std_logic;
SIGNAL \dadosEscrita[12]~input_o\ : std_logic;
SIGNAL \regs~44_combout\ : std_logic;
SIGNAL \regs[18][12]~q\ : std_logic;
SIGNAL \regs[26][12]~q\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \regs[22][12]~q\ : std_logic;
SIGNAL \regs[30][12]~q\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \regs[16][12]~q\ : std_logic;
SIGNAL \regs[24][12]~q\ : std_logic;
SIGNAL \Mux19~4_combout\ : std_logic;
SIGNAL \regs[20][12]~q\ : std_logic;
SIGNAL \regs[28][12]~q\ : std_logic;
SIGNAL \Mux19~5_combout\ : std_logic;
SIGNAL \regs[21][12]~q\ : std_logic;
SIGNAL \regs[17][12]~q\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \regs[25][12]~q\ : std_logic;
SIGNAL \regs[29][12]~q\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \Mux19~6_combout\ : std_logic;
SIGNAL \regs[23][12]~q\ : std_logic;
SIGNAL \regs[19][12]~q\ : std_logic;
SIGNAL \Mux19~7_combout\ : std_logic;
SIGNAL \regs[27][12]~q\ : std_logic;
SIGNAL \regs[31][12]~q\ : std_logic;
SIGNAL \Mux19~8_combout\ : std_logic;
SIGNAL \Mux19~9_combout\ : std_logic;
SIGNAL \regs[13][12]~q\ : std_logic;
SIGNAL \regs[15][12]~q\ : std_logic;
SIGNAL \regs[14][12]~q\ : std_logic;
SIGNAL \regs[12][12]~q\ : std_logic;
SIGNAL \Mux19~17_combout\ : std_logic;
SIGNAL \Mux19~18_combout\ : std_logic;
SIGNAL \regs[6][12]~q\ : std_logic;
SIGNAL \regs[4][12]~q\ : std_logic;
SIGNAL \Mux19~12_combout\ : std_logic;
SIGNAL \regs[5][12]~q\ : std_logic;
SIGNAL \regs[7][12]~q\ : std_logic;
SIGNAL \Mux19~13_combout\ : std_logic;
SIGNAL \regs[3][12]~q\ : std_logic;
SIGNAL \regs[2][12]~q\ : std_logic;
SIGNAL \regs[1][12]~q\ : std_logic;
SIGNAL \regs[0][12]~q\ : std_logic;
SIGNAL \Mux19~14_combout\ : std_logic;
SIGNAL \Mux19~15_combout\ : std_logic;
SIGNAL \Mux19~16_combout\ : std_logic;
SIGNAL \regs[8][12]~q\ : std_logic;
SIGNAL \regs[9][12]~q\ : std_logic;
SIGNAL \Mux19~10_combout\ : std_logic;
SIGNAL \regs[10][12]~q\ : std_logic;
SIGNAL \regs[11][12]~q\ : std_logic;
SIGNAL \Mux19~11_combout\ : std_logic;
SIGNAL \Mux19~19_combout\ : std_logic;
SIGNAL \Mux19~20_combout\ : std_logic;
SIGNAL \dadosEscrita[13]~input_o\ : std_logic;
SIGNAL \regs~45_combout\ : std_logic;
SIGNAL \regs[18][13]~q\ : std_logic;
SIGNAL \regs[22][13]~q\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \regs[26][13]~q\ : std_logic;
SIGNAL \regs[30][13]~q\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \regs[20][13]~q\ : std_logic;
SIGNAL \regs[16][13]~q\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \regs[24][13]~q\ : std_logic;
SIGNAL \regs[28][13]~q\ : std_logic;
SIGNAL \Mux18~5_combout\ : std_logic;
SIGNAL \Mux18~6_combout\ : std_logic;
SIGNAL \regs[19][13]~q\ : std_logic;
SIGNAL \regs[27][13]~q\ : std_logic;
SIGNAL \Mux18~7_combout\ : std_logic;
SIGNAL \regs[31][13]~q\ : std_logic;
SIGNAL \regs[23][13]~q\ : std_logic;
SIGNAL \Mux18~8_combout\ : std_logic;
SIGNAL \regs[29][13]~q\ : std_logic;
SIGNAL \regs[21][13]~q\ : std_logic;
SIGNAL \regs[17][13]~q\ : std_logic;
SIGNAL \regs[25][13]~q\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \Mux18~9_combout\ : std_logic;
SIGNAL \regs[15][13]~q\ : std_logic;
SIGNAL \regs[14][13]~q\ : std_logic;
SIGNAL \regs[13][13]~q\ : std_logic;
SIGNAL \regs[12][13]~q\ : std_logic;
SIGNAL \Mux18~17_combout\ : std_logic;
SIGNAL \Mux18~18_combout\ : std_logic;
SIGNAL \regs[4][13]~q\ : std_logic;
SIGNAL \regs[5][13]~q\ : std_logic;
SIGNAL \Mux18~10_combout\ : std_logic;
SIGNAL \regs[6][13]~q\ : std_logic;
SIGNAL \regs[7][13]~q\ : std_logic;
SIGNAL \Mux18~11_combout\ : std_logic;
SIGNAL \regs[3][13]~q\ : std_logic;
SIGNAL \regs[1][13]~q\ : std_logic;
SIGNAL \regs[2][13]~q\ : std_logic;
SIGNAL \regs[0][13]~q\ : std_logic;
SIGNAL \Mux18~14_combout\ : std_logic;
SIGNAL \Mux18~15_combout\ : std_logic;
SIGNAL \regs[11][13]~q\ : std_logic;
SIGNAL \regs[9][13]~q\ : std_logic;
SIGNAL \regs[10][13]~q\ : std_logic;
SIGNAL \regs[8][13]~q\ : std_logic;
SIGNAL \Mux18~12_combout\ : std_logic;
SIGNAL \Mux18~13_combout\ : std_logic;
SIGNAL \Mux18~16_combout\ : std_logic;
SIGNAL \Mux18~19_combout\ : std_logic;
SIGNAL \Mux18~20_combout\ : std_logic;
SIGNAL \dadosEscrita[14]~input_o\ : std_logic;
SIGNAL \regs~46_combout\ : std_logic;
SIGNAL \regs[15][14]~q\ : std_logic;
SIGNAL \regs[14][14]~q\ : std_logic;
SIGNAL \regs[12][14]~q\ : std_logic;
SIGNAL \Mux17~17_combout\ : std_logic;
SIGNAL \regs[13][14]~q\ : std_logic;
SIGNAL \Mux17~18_combout\ : std_logic;
SIGNAL \regs[4][14]~q\ : std_logic;
SIGNAL \regs[6][14]~q\ : std_logic;
SIGNAL \Mux17~12_combout\ : std_logic;
SIGNAL \regs[5][14]~q\ : std_logic;
SIGNAL \regs[7][14]~q\ : std_logic;
SIGNAL \Mux17~13_combout\ : std_logic;
SIGNAL \regs[3][14]~q\ : std_logic;
SIGNAL \regs[2][14]~q\ : std_logic;
SIGNAL \regs[1][14]~q\ : std_logic;
SIGNAL \regs[0][14]~q\ : std_logic;
SIGNAL \Mux17~14_combout\ : std_logic;
SIGNAL \Mux17~15_combout\ : std_logic;
SIGNAL \Mux17~16_combout\ : std_logic;
SIGNAL \regs[8][14]~q\ : std_logic;
SIGNAL \regs[9][14]~q\ : std_logic;
SIGNAL \Mux17~10_combout\ : std_logic;
SIGNAL \regs[10][14]~q\ : std_logic;
SIGNAL \regs[11][14]~q\ : std_logic;
SIGNAL \Mux17~11_combout\ : std_logic;
SIGNAL \Mux17~19_combout\ : std_logic;
SIGNAL \regs[29][14]~q\ : std_logic;
SIGNAL \regs[25][14]~q\ : std_logic;
SIGNAL \regs[21][14]~q\ : std_logic;
SIGNAL \regs[17][14]~q\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \Mux17~3_combout\ : std_logic;
SIGNAL \regs[24][14]~q\ : std_logic;
SIGNAL \regs[16][14]~q\ : std_logic;
SIGNAL \Mux17~4_combout\ : std_logic;
SIGNAL \regs[28][14]~q\ : std_logic;
SIGNAL \regs[20][14]~q\ : std_logic;
SIGNAL \Mux17~5_combout\ : std_logic;
SIGNAL \Mux17~6_combout\ : std_logic;
SIGNAL \regs[31][14]~q\ : std_logic;
SIGNAL \regs[27][14]~q\ : std_logic;
SIGNAL \regs[19][14]~q\ : std_logic;
SIGNAL \regs[23][14]~q\ : std_logic;
SIGNAL \Mux17~7_combout\ : std_logic;
SIGNAL \Mux17~8_combout\ : std_logic;
SIGNAL \regs[18][14]~q\ : std_logic;
SIGNAL \regs[26][14]~q\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \regs[22][14]~q\ : std_logic;
SIGNAL \regs[30][14]~q\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \Mux17~9_combout\ : std_logic;
SIGNAL \Mux17~20_combout\ : std_logic;
SIGNAL \dadosEscrita[15]~input_o\ : std_logic;
SIGNAL \regs~47_combout\ : std_logic;
SIGNAL \regs[30][15]~q\ : std_logic;
SIGNAL \regs[22][15]~q\ : std_logic;
SIGNAL \regs[18][15]~q\ : std_logic;
SIGNAL \Mux16~2_combout\ : std_logic;
SIGNAL \regs[26][15]~q\ : std_logic;
SIGNAL \Mux16~3_combout\ : std_logic;
SIGNAL \regs[28][15]~q\ : std_logic;
SIGNAL \regs[24][15]~q\ : std_logic;
SIGNAL \regs[20][15]~q\ : std_logic;
SIGNAL \regs[16][15]~q\ : std_logic;
SIGNAL \Mux16~4_combout\ : std_logic;
SIGNAL \Mux16~5_combout\ : std_logic;
SIGNAL \Mux16~6_combout\ : std_logic;
SIGNAL \regs[27][15]~q\ : std_logic;
SIGNAL \regs[19][15]~q\ : std_logic;
SIGNAL \Mux16~7_combout\ : std_logic;
SIGNAL \regs[23][15]~q\ : std_logic;
SIGNAL \regs[31][15]~q\ : std_logic;
SIGNAL \Mux16~8_combout\ : std_logic;
SIGNAL \regs[17][15]~q\ : std_logic;
SIGNAL \regs[25][15]~q\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \regs[21][15]~q\ : std_logic;
SIGNAL \regs[29][15]~q\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \Mux16~9_combout\ : std_logic;
SIGNAL \regs[12][15]~q\ : std_logic;
SIGNAL \regs[13][15]~q\ : std_logic;
SIGNAL \Mux16~17_combout\ : std_logic;
SIGNAL \regs[14][15]~q\ : std_logic;
SIGNAL \regs[15][15]~q\ : std_logic;
SIGNAL \Mux16~18_combout\ : std_logic;
SIGNAL \regs[11][15]~q\ : std_logic;
SIGNAL \regs[9][15]~q\ : std_logic;
SIGNAL \regs[10][15]~q\ : std_logic;
SIGNAL \regs[8][15]~q\ : std_logic;
SIGNAL \Mux16~12_combout\ : std_logic;
SIGNAL \Mux16~13_combout\ : std_logic;
SIGNAL \regs[3][15]~q\ : std_logic;
SIGNAL \regs[1][15]~q\ : std_logic;
SIGNAL \regs[2][15]~q\ : std_logic;
SIGNAL \regs[0][15]~q\ : std_logic;
SIGNAL \Mux16~14_combout\ : std_logic;
SIGNAL \Mux16~15_combout\ : std_logic;
SIGNAL \Mux16~16_combout\ : std_logic;
SIGNAL \regs[7][15]~q\ : std_logic;
SIGNAL \regs[6][15]~q\ : std_logic;
SIGNAL \regs[4][15]~q\ : std_logic;
SIGNAL \regs[5][15]~q\ : std_logic;
SIGNAL \Mux16~10_combout\ : std_logic;
SIGNAL \Mux16~11_combout\ : std_logic;
SIGNAL \Mux16~19_combout\ : std_logic;
SIGNAL \Mux16~20_combout\ : std_logic;
SIGNAL \dadosEscrita[16]~input_o\ : std_logic;
SIGNAL \regs~48_combout\ : std_logic;
SIGNAL \regs[7][16]~q\ : std_logic;
SIGNAL \regs[5][16]~q\ : std_logic;
SIGNAL \regs[6][16]~q\ : std_logic;
SIGNAL \regs[4][16]~q\ : std_logic;
SIGNAL \Mux15~12_combout\ : std_logic;
SIGNAL \Mux15~13_combout\ : std_logic;
SIGNAL \regs[1][16]~q\ : std_logic;
SIGNAL \regs[0][16]~q\ : std_logic;
SIGNAL \Mux15~14_combout\ : std_logic;
SIGNAL \regs[2][16]~q\ : std_logic;
SIGNAL \regs[3][16]~q\ : std_logic;
SIGNAL \Mux15~15_combout\ : std_logic;
SIGNAL \Mux15~16_combout\ : std_logic;
SIGNAL \regs[15][16]~q\ : std_logic;
SIGNAL \regs[12][16]~q\ : std_logic;
SIGNAL \regs[14][16]~q\ : std_logic;
SIGNAL \Mux15~17_combout\ : std_logic;
SIGNAL \regs[13][16]~q\ : std_logic;
SIGNAL \Mux15~18_combout\ : std_logic;
SIGNAL \regs[8][16]~q\ : std_logic;
SIGNAL \regs[9][16]~q\ : std_logic;
SIGNAL \Mux15~10_combout\ : std_logic;
SIGNAL \regs[11][16]~q\ : std_logic;
SIGNAL \regs[10][16]~q\ : std_logic;
SIGNAL \Mux15~11_combout\ : std_logic;
SIGNAL \Mux15~19_combout\ : std_logic;
SIGNAL \regs[28][16]~q\ : std_logic;
SIGNAL \regs[20][16]~q\ : std_logic;
SIGNAL \regs[16][16]~q\ : std_logic;
SIGNAL \regs[24][16]~q\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Mux15~5_combout\ : std_logic;
SIGNAL \regs[17][16]~q\ : std_logic;
SIGNAL \regs[21][16]~q\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \regs[25][16]~q\ : std_logic;
SIGNAL \regs[29][16]~q\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \regs[31][16]~q\ : std_logic;
SIGNAL \regs[23][16]~q\ : std_logic;
SIGNAL \regs[19][16]~q\ : std_logic;
SIGNAL \Mux15~7_combout\ : std_logic;
SIGNAL \regs[27][16]~q\ : std_logic;
SIGNAL \Mux15~8_combout\ : std_logic;
SIGNAL \regs[26][16]~q\ : std_logic;
SIGNAL \regs[18][16]~q\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \regs[22][16]~q\ : std_logic;
SIGNAL \regs[30][16]~q\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \Mux15~9_combout\ : std_logic;
SIGNAL \Mux15~20_combout\ : std_logic;
SIGNAL \dadosEscrita[17]~input_o\ : std_logic;
SIGNAL \regs~49_combout\ : std_logic;
SIGNAL \regs[19][17]~q\ : std_logic;
SIGNAL \regs[27][17]~q\ : std_logic;
SIGNAL \Mux14~7_combout\ : std_logic;
SIGNAL \regs[23][17]~q\ : std_logic;
SIGNAL \regs[31][17]~q\ : std_logic;
SIGNAL \Mux14~8_combout\ : std_logic;
SIGNAL \regs[25][17]~q\ : std_logic;
SIGNAL \regs[17][17]~q\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \regs[21][17]~q\ : std_logic;
SIGNAL \regs[29][17]~q\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \regs[30][17]~q\ : std_logic;
SIGNAL \regs[22][17]~q\ : std_logic;
SIGNAL \regs[18][17]~q\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \regs[26][17]~q\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \regs[28][17]~q\ : std_logic;
SIGNAL \regs[16][17]~q\ : std_logic;
SIGNAL \regs[20][17]~q\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \regs[24][17]~q\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \Mux14~9_combout\ : std_logic;
SIGNAL \regs[4][17]~q\ : std_logic;
SIGNAL \regs[5][17]~q\ : std_logic;
SIGNAL \Mux14~10_combout\ : std_logic;
SIGNAL \regs[6][17]~q\ : std_logic;
SIGNAL \regs[7][17]~q\ : std_logic;
SIGNAL \Mux14~11_combout\ : std_logic;
SIGNAL \regs[15][17]~q\ : std_logic;
SIGNAL \regs[14][17]~q\ : std_logic;
SIGNAL \regs[12][17]~q\ : std_logic;
SIGNAL \regs[13][17]~q\ : std_logic;
SIGNAL \Mux14~17_combout\ : std_logic;
SIGNAL \Mux14~18_combout\ : std_logic;
SIGNAL \regs[3][17]~q\ : std_logic;
SIGNAL \regs[1][17]~q\ : std_logic;
SIGNAL \regs[0][17]~q\ : std_logic;
SIGNAL \regs[2][17]~q\ : std_logic;
SIGNAL \Mux14~14_combout\ : std_logic;
SIGNAL \Mux14~15_combout\ : std_logic;
SIGNAL \regs[11][17]~q\ : std_logic;
SIGNAL \regs[8][17]~q\ : std_logic;
SIGNAL \regs[10][17]~q\ : std_logic;
SIGNAL \Mux14~12_combout\ : std_logic;
SIGNAL \regs[9][17]~q\ : std_logic;
SIGNAL \Mux14~13_combout\ : std_logic;
SIGNAL \Mux14~16_combout\ : std_logic;
SIGNAL \Mux14~19_combout\ : std_logic;
SIGNAL \Mux14~20_combout\ : std_logic;
SIGNAL \dadosEscrita[18]~input_o\ : std_logic;
SIGNAL \regs~50_combout\ : std_logic;
SIGNAL \regs[31][18]~q\ : std_logic;
SIGNAL \regs[27][18]~q\ : std_logic;
SIGNAL \regs[23][18]~q\ : std_logic;
SIGNAL \regs[19][18]~q\ : std_logic;
SIGNAL \Mux13~7_combout\ : std_logic;
SIGNAL \Mux13~8_combout\ : std_logic;
SIGNAL \regs[26][18]~q\ : std_logic;
SIGNAL \regs[18][18]~q\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \regs[22][18]~q\ : std_logic;
SIGNAL \regs[30][18]~q\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \regs[24][18]~q\ : std_logic;
SIGNAL \regs[16][18]~q\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \regs[20][18]~q\ : std_logic;
SIGNAL \regs[28][18]~q\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \regs[29][18]~q\ : std_logic;
SIGNAL \regs[25][18]~q\ : std_logic;
SIGNAL \regs[17][18]~q\ : std_logic;
SIGNAL \regs[21][18]~q\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \Mux13~9_combout\ : std_logic;
SIGNAL \regs[9][18]~q\ : std_logic;
SIGNAL \regs[8][18]~q\ : std_logic;
SIGNAL \Mux13~10_combout\ : std_logic;
SIGNAL \regs[10][18]~q\ : std_logic;
SIGNAL \regs[11][18]~q\ : std_logic;
SIGNAL \Mux13~11_combout\ : std_logic;
SIGNAL \regs[3][18]~q\ : std_logic;
SIGNAL \regs[2][18]~q\ : std_logic;
SIGNAL \regs[1][18]~q\ : std_logic;
SIGNAL \regs[0][18]~q\ : std_logic;
SIGNAL \Mux13~14_combout\ : std_logic;
SIGNAL \Mux13~15_combout\ : std_logic;
SIGNAL \regs[7][18]~q\ : std_logic;
SIGNAL \regs[5][18]~q\ : std_logic;
SIGNAL \regs[4][18]~q\ : std_logic;
SIGNAL \regs[6][18]~q\ : std_logic;
SIGNAL \Mux13~12_combout\ : std_logic;
SIGNAL \Mux13~13_combout\ : std_logic;
SIGNAL \Mux13~16_combout\ : std_logic;
SIGNAL \regs[13][18]~q\ : std_logic;
SIGNAL \regs[14][18]~q\ : std_logic;
SIGNAL \regs[12][18]~q\ : std_logic;
SIGNAL \Mux13~17_combout\ : std_logic;
SIGNAL \regs[15][18]~q\ : std_logic;
SIGNAL \Mux13~18_combout\ : std_logic;
SIGNAL \Mux13~19_combout\ : std_logic;
SIGNAL \Mux13~20_combout\ : std_logic;
SIGNAL \dadosEscrita[19]~input_o\ : std_logic;
SIGNAL \regs~51_combout\ : std_logic;
SIGNAL \regs[14][19]~q\ : std_logic;
SIGNAL \regs[12][19]~q\ : std_logic;
SIGNAL \regs[13][19]~q\ : std_logic;
SIGNAL \Mux12~17_combout\ : std_logic;
SIGNAL \regs[15][19]~q\ : std_logic;
SIGNAL \Mux12~18_combout\ : std_logic;
SIGNAL \regs[4][19]~q\ : std_logic;
SIGNAL \regs[5][19]~q\ : std_logic;
SIGNAL \Mux12~10_combout\ : std_logic;
SIGNAL \regs[6][19]~q\ : std_logic;
SIGNAL \regs[7][19]~q\ : std_logic;
SIGNAL \Mux12~11_combout\ : std_logic;
SIGNAL \regs[2][19]~q\ : std_logic;
SIGNAL \regs[0][19]~q\ : std_logic;
SIGNAL \Mux12~14_combout\ : std_logic;
SIGNAL \regs[1][19]~q\ : std_logic;
SIGNAL \regs[3][19]~q\ : std_logic;
SIGNAL \Mux12~15_combout\ : std_logic;
SIGNAL \regs[10][19]~q\ : std_logic;
SIGNAL \regs[8][19]~q\ : std_logic;
SIGNAL \Mux12~12_combout\ : std_logic;
SIGNAL \regs[9][19]~q\ : std_logic;
SIGNAL \regs[11][19]~q\ : std_logic;
SIGNAL \Mux12~13_combout\ : std_logic;
SIGNAL \Mux12~16_combout\ : std_logic;
SIGNAL \Mux12~19_combout\ : std_logic;
SIGNAL \regs[27][19]~q\ : std_logic;
SIGNAL \regs[19][19]~q\ : std_logic;
SIGNAL \Mux12~7_combout\ : std_logic;
SIGNAL \regs[23][19]~q\ : std_logic;
SIGNAL \regs[31][19]~q\ : std_logic;
SIGNAL \Mux12~8_combout\ : std_logic;
SIGNAL \regs[16][19]~q\ : std_logic;
SIGNAL \regs[20][19]~q\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \regs[24][19]~q\ : std_logic;
SIGNAL \regs[28][19]~q\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \regs[30][19]~q\ : std_logic;
SIGNAL \regs[26][19]~q\ : std_logic;
SIGNAL \regs[22][19]~q\ : std_logic;
SIGNAL \regs[18][19]~q\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \regs[25][19]~q\ : std_logic;
SIGNAL \regs[17][19]~q\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \regs[21][19]~q\ : std_logic;
SIGNAL \regs[29][19]~q\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \Mux12~9_combout\ : std_logic;
SIGNAL \Mux12~20_combout\ : std_logic;
SIGNAL \dadosEscrita[20]~input_o\ : std_logic;
SIGNAL \regs~52_combout\ : std_logic;
SIGNAL \regs[12][20]~q\ : std_logic;
SIGNAL \regs[14][20]~q\ : std_logic;
SIGNAL \Mux11~17_combout\ : std_logic;
SIGNAL \regs[13][20]~q\ : std_logic;
SIGNAL \regs[15][20]~q\ : std_logic;
SIGNAL \Mux11~18_combout\ : std_logic;
SIGNAL \regs[7][20]~q\ : std_logic;
SIGNAL \regs[5][20]~q\ : std_logic;
SIGNAL \regs[6][20]~q\ : std_logic;
SIGNAL \regs[4][20]~q\ : std_logic;
SIGNAL \Mux11~12_combout\ : std_logic;
SIGNAL \Mux11~13_combout\ : std_logic;
SIGNAL \regs[3][20]~q\ : std_logic;
SIGNAL \regs[2][20]~q\ : std_logic;
SIGNAL \regs[1][20]~q\ : std_logic;
SIGNAL \regs[0][20]~q\ : std_logic;
SIGNAL \Mux11~14_combout\ : std_logic;
SIGNAL \Mux11~15_combout\ : std_logic;
SIGNAL \Mux11~16_combout\ : std_logic;
SIGNAL \regs[8][20]~q\ : std_logic;
SIGNAL \regs[9][20]~q\ : std_logic;
SIGNAL \Mux11~10_combout\ : std_logic;
SIGNAL \regs[10][20]~q\ : std_logic;
SIGNAL \regs[11][20]~q\ : std_logic;
SIGNAL \Mux11~11_combout\ : std_logic;
SIGNAL \Mux11~19_combout\ : std_logic;
SIGNAL \regs[30][20]~q\ : std_logic;
SIGNAL \regs[22][20]~q\ : std_logic;
SIGNAL \regs[26][20]~q\ : std_logic;
SIGNAL \regs[18][20]~q\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \regs[19][20]~q\ : std_logic;
SIGNAL \regs[23][20]~q\ : std_logic;
SIGNAL \Mux11~7_combout\ : std_logic;
SIGNAL \regs[27][20]~q\ : std_logic;
SIGNAL \regs[31][20]~q\ : std_logic;
SIGNAL \Mux11~8_combout\ : std_logic;
SIGNAL \regs[24][20]~q\ : std_logic;
SIGNAL \regs[16][20]~q\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \regs[20][20]~q\ : std_logic;
SIGNAL \regs[28][20]~q\ : std_logic;
SIGNAL \Mux11~5_combout\ : std_logic;
SIGNAL \regs[21][20]~q\ : std_logic;
SIGNAL \regs[17][20]~q\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \regs[25][20]~q\ : std_logic;
SIGNAL \regs[29][20]~q\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \Mux11~6_combout\ : std_logic;
SIGNAL \Mux11~9_combout\ : std_logic;
SIGNAL \Mux11~20_combout\ : std_logic;
SIGNAL \dadosEscrita[21]~input_o\ : std_logic;
SIGNAL \regs~53_combout\ : std_logic;
SIGNAL \regs[31][21]~q\ : std_logic;
SIGNAL \regs[23][21]~q\ : std_logic;
SIGNAL \regs[19][21]~q\ : std_logic;
SIGNAL \regs[27][21]~q\ : std_logic;
SIGNAL \Mux10~7_combout\ : std_logic;
SIGNAL \Mux10~8_combout\ : std_logic;
SIGNAL \regs[22][21]~q\ : std_logic;
SIGNAL \regs[18][21]~q\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \regs[26][21]~q\ : std_logic;
SIGNAL \regs[30][21]~q\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \regs[28][21]~q\ : std_logic;
SIGNAL \regs[20][21]~q\ : std_logic;
SIGNAL \regs[16][21]~q\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \regs[24][21]~q\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \regs[17][21]~q\ : std_logic;
SIGNAL \regs[25][21]~q\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \regs[21][21]~q\ : std_logic;
SIGNAL \regs[29][21]~q\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \Mux10~9_combout\ : std_logic;
SIGNAL \regs[14][21]~q\ : std_logic;
SIGNAL \regs[15][21]~q\ : std_logic;
SIGNAL \regs[12][21]~q\ : std_logic;
SIGNAL \regs[13][21]~q\ : std_logic;
SIGNAL \Mux10~17_combout\ : std_logic;
SIGNAL \Mux10~18_combout\ : std_logic;
SIGNAL \regs[7][21]~q\ : std_logic;
SIGNAL \regs[6][21]~q\ : std_logic;
SIGNAL \regs[5][21]~q\ : std_logic;
SIGNAL \regs[4][21]~q\ : std_logic;
SIGNAL \Mux10~10_combout\ : std_logic;
SIGNAL \Mux10~11_combout\ : std_logic;
SIGNAL \regs[2][21]~q\ : std_logic;
SIGNAL \regs[0][21]~q\ : std_logic;
SIGNAL \Mux10~14_combout\ : std_logic;
SIGNAL \regs[1][21]~q\ : std_logic;
SIGNAL \regs[3][21]~q\ : std_logic;
SIGNAL \Mux10~15_combout\ : std_logic;
SIGNAL \regs[10][21]~q\ : std_logic;
SIGNAL \regs[8][21]~q\ : std_logic;
SIGNAL \Mux10~12_combout\ : std_logic;
SIGNAL \regs[9][21]~q\ : std_logic;
SIGNAL \regs[11][21]~q\ : std_logic;
SIGNAL \Mux10~13_combout\ : std_logic;
SIGNAL \Mux10~16_combout\ : std_logic;
SIGNAL \Mux10~19_combout\ : std_logic;
SIGNAL \Mux10~20_combout\ : std_logic;
SIGNAL \dadosEscrita[22]~input_o\ : std_logic;
SIGNAL \regs~54_combout\ : std_logic;
SIGNAL \regs[28][22]~q\ : std_logic;
SIGNAL \regs[20][22]~q\ : std_logic;
SIGNAL \regs[24][22]~q\ : std_logic;
SIGNAL \regs[16][22]~q\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \Mux9~5_combout\ : std_logic;
SIGNAL \regs[21][22]~q\ : std_logic;
SIGNAL \regs[17][22]~q\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \regs[29][22]~q\ : std_logic;
SIGNAL \regs[25][22]~q\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \Mux9~6_combout\ : std_logic;
SIGNAL \regs[19][22]~q\ : std_logic;
SIGNAL \regs[23][22]~q\ : std_logic;
SIGNAL \Mux9~7_combout\ : std_logic;
SIGNAL \regs[27][22]~q\ : std_logic;
SIGNAL \regs[31][22]~q\ : std_logic;
SIGNAL \Mux9~8_combout\ : std_logic;
SIGNAL \regs[26][22]~q\ : std_logic;
SIGNAL \regs[18][22]~q\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \regs[22][22]~q\ : std_logic;
SIGNAL \regs[30][22]~q\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \Mux9~9_combout\ : std_logic;
SIGNAL \regs[12][22]~q\ : std_logic;
SIGNAL \regs[14][22]~q\ : std_logic;
SIGNAL \Mux9~17_combout\ : std_logic;
SIGNAL \regs[15][22]~q\ : std_logic;
SIGNAL \regs[13][22]~q\ : std_logic;
SIGNAL \Mux9~18_combout\ : std_logic;
SIGNAL \regs[6][22]~q\ : std_logic;
SIGNAL \regs[4][22]~q\ : std_logic;
SIGNAL \Mux9~12_combout\ : std_logic;
SIGNAL \regs[5][22]~q\ : std_logic;
SIGNAL \regs[7][22]~q\ : std_logic;
SIGNAL \Mux9~13_combout\ : std_logic;
SIGNAL \regs[3][22]~q\ : std_logic;
SIGNAL \regs[0][22]~q\ : std_logic;
SIGNAL \regs[1][22]~q\ : std_logic;
SIGNAL \Mux9~14_combout\ : std_logic;
SIGNAL \regs[2][22]~q\ : std_logic;
SIGNAL \Mux9~15_combout\ : std_logic;
SIGNAL \Mux9~16_combout\ : std_logic;
SIGNAL \regs[9][22]~q\ : std_logic;
SIGNAL \regs[8][22]~q\ : std_logic;
SIGNAL \Mux9~10_combout\ : std_logic;
SIGNAL \regs[10][22]~q\ : std_logic;
SIGNAL \regs[11][22]~q\ : std_logic;
SIGNAL \Mux9~11_combout\ : std_logic;
SIGNAL \Mux9~19_combout\ : std_logic;
SIGNAL \Mux9~20_combout\ : std_logic;
SIGNAL \dadosEscrita[23]~input_o\ : std_logic;
SIGNAL \regs~55_combout\ : std_logic;
SIGNAL \regs[27][23]~q\ : std_logic;
SIGNAL \regs[19][23]~q\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \regs[23][23]~q\ : std_logic;
SIGNAL \regs[31][23]~q\ : std_logic;
SIGNAL \Mux8~8_combout\ : std_logic;
SIGNAL \regs[30][23]~q\ : std_logic;
SIGNAL \regs[26][23]~q\ : std_logic;
SIGNAL \regs[22][23]~q\ : std_logic;
SIGNAL \regs[18][23]~q\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \regs[20][23]~q\ : std_logic;
SIGNAL \regs[16][23]~q\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \regs[28][23]~q\ : std_logic;
SIGNAL \regs[24][23]~q\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \regs[25][23]~q\ : std_logic;
SIGNAL \regs[17][23]~q\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \regs[21][23]~q\ : std_logic;
SIGNAL \regs[29][23]~q\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \regs[7][23]~q\ : std_logic;
SIGNAL \regs[6][23]~q\ : std_logic;
SIGNAL \regs[5][23]~q\ : std_logic;
SIGNAL \regs[4][23]~q\ : std_logic;
SIGNAL \Mux8~10_combout\ : std_logic;
SIGNAL \Mux8~11_combout\ : std_logic;
SIGNAL \regs[12][23]~q\ : std_logic;
SIGNAL \regs[13][23]~q\ : std_logic;
SIGNAL \Mux8~17_combout\ : std_logic;
SIGNAL \regs[14][23]~q\ : std_logic;
SIGNAL \regs[15][23]~q\ : std_logic;
SIGNAL \Mux8~18_combout\ : std_logic;
SIGNAL \regs[10][23]~q\ : std_logic;
SIGNAL \regs[8][23]~q\ : std_logic;
SIGNAL \Mux8~12_combout\ : std_logic;
SIGNAL \regs[11][23]~q\ : std_logic;
SIGNAL \regs[9][23]~q\ : std_logic;
SIGNAL \Mux8~13_combout\ : std_logic;
SIGNAL \regs[2][23]~q\ : std_logic;
SIGNAL \regs[0][23]~q\ : std_logic;
SIGNAL \Mux8~14_combout\ : std_logic;
SIGNAL \regs[1][23]~q\ : std_logic;
SIGNAL \regs[3][23]~q\ : std_logic;
SIGNAL \Mux8~15_combout\ : std_logic;
SIGNAL \Mux8~16_combout\ : std_logic;
SIGNAL \Mux8~19_combout\ : std_logic;
SIGNAL \Mux8~20_combout\ : std_logic;
SIGNAL \dadosEscrita[24]~input_o\ : std_logic;
SIGNAL \regs~56_combout\ : std_logic;
SIGNAL \regs[24][24]~q\ : std_logic;
SIGNAL \regs[16][24]~q\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \regs[20][24]~q\ : std_logic;
SIGNAL \regs[28][24]~q\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \regs[21][24]~q\ : std_logic;
SIGNAL \regs[17][24]~q\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \regs[25][24]~q\ : std_logic;
SIGNAL \regs[29][24]~q\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \regs[30][24]~q\ : std_logic;
SIGNAL \regs[22][24]~q\ : std_logic;
SIGNAL \regs[26][24]~q\ : std_logic;
SIGNAL \regs[18][24]~q\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \regs[31][24]~q\ : std_logic;
SIGNAL \regs[27][24]~q\ : std_logic;
SIGNAL \regs[19][24]~q\ : std_logic;
SIGNAL \regs[23][24]~q\ : std_logic;
SIGNAL \Mux7~7_combout\ : std_logic;
SIGNAL \Mux7~8_combout\ : std_logic;
SIGNAL \Mux7~9_combout\ : std_logic;
SIGNAL \regs[8][24]~q\ : std_logic;
SIGNAL \regs[9][24]~q\ : std_logic;
SIGNAL \Mux7~10_combout\ : std_logic;
SIGNAL \regs[10][24]~q\ : std_logic;
SIGNAL \regs[11][24]~q\ : std_logic;
SIGNAL \Mux7~11_combout\ : std_logic;
SIGNAL \regs[6][24]~q\ : std_logic;
SIGNAL \regs[4][24]~q\ : std_logic;
SIGNAL \Mux7~12_combout\ : std_logic;
SIGNAL \regs[5][24]~q\ : std_logic;
SIGNAL \regs[7][24]~q\ : std_logic;
SIGNAL \Mux7~13_combout\ : std_logic;
SIGNAL \regs[1][24]~q\ : std_logic;
SIGNAL \regs[0][24]~q\ : std_logic;
SIGNAL \Mux7~14_combout\ : std_logic;
SIGNAL \regs[2][24]~q\ : std_logic;
SIGNAL \regs[3][24]~q\ : std_logic;
SIGNAL \Mux7~15_combout\ : std_logic;
SIGNAL \Mux7~16_combout\ : std_logic;
SIGNAL \regs[14][24]~q\ : std_logic;
SIGNAL \regs[12][24]~q\ : std_logic;
SIGNAL \Mux7~17_combout\ : std_logic;
SIGNAL \regs[15][24]~q\ : std_logic;
SIGNAL \regs[13][24]~q\ : std_logic;
SIGNAL \Mux7~18_combout\ : std_logic;
SIGNAL \Mux7~19_combout\ : std_logic;
SIGNAL \Mux7~20_combout\ : std_logic;
SIGNAL \dadosEscrita[25]~input_o\ : std_logic;
SIGNAL \regs~57_combout\ : std_logic;
SIGNAL \regs[31][25]~q\ : std_logic;
SIGNAL \regs[23][25]~q\ : std_logic;
SIGNAL \regs[27][25]~q\ : std_logic;
SIGNAL \regs[19][25]~q\ : std_logic;
SIGNAL \Mux6~7_combout\ : std_logic;
SIGNAL \Mux6~8_combout\ : std_logic;
SIGNAL \regs[25][25]~q\ : std_logic;
SIGNAL \regs[17][25]~q\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \regs[21][25]~q\ : std_logic;
SIGNAL \regs[29][25]~q\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \regs[28][25]~q\ : std_logic;
SIGNAL \regs[20][25]~q\ : std_logic;
SIGNAL \regs[16][25]~q\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \regs[24][25]~q\ : std_logic;
SIGNAL \Mux6~5_combout\ : std_logic;
SIGNAL \regs[22][25]~q\ : std_logic;
SIGNAL \regs[18][25]~q\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \regs[26][25]~q\ : std_logic;
SIGNAL \regs[30][25]~q\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \Mux6~9_combout\ : std_logic;
SIGNAL \regs[5][25]~q\ : std_logic;
SIGNAL \regs[4][25]~q\ : std_logic;
SIGNAL \Mux6~10_combout\ : std_logic;
SIGNAL \regs[6][25]~q\ : std_logic;
SIGNAL \regs[7][25]~q\ : std_logic;
SIGNAL \Mux6~11_combout\ : std_logic;
SIGNAL \regs[11][25]~q\ : std_logic;
SIGNAL \regs[9][25]~q\ : std_logic;
SIGNAL \regs[10][25]~q\ : std_logic;
SIGNAL \regs[8][25]~q\ : std_logic;
SIGNAL \Mux6~12_combout\ : std_logic;
SIGNAL \Mux6~13_combout\ : std_logic;
SIGNAL \regs[2][25]~q\ : std_logic;
SIGNAL \regs[0][25]~q\ : std_logic;
SIGNAL \Mux6~14_combout\ : std_logic;
SIGNAL \regs[1][25]~q\ : std_logic;
SIGNAL \regs[3][25]~q\ : std_logic;
SIGNAL \Mux6~15_combout\ : std_logic;
SIGNAL \Mux6~16_combout\ : std_logic;
SIGNAL \regs[14][25]~q\ : std_logic;
SIGNAL \regs[15][25]~q\ : std_logic;
SIGNAL \regs[12][25]~q\ : std_logic;
SIGNAL \regs[13][25]~q\ : std_logic;
SIGNAL \Mux6~17_combout\ : std_logic;
SIGNAL \Mux6~18_combout\ : std_logic;
SIGNAL \Mux6~19_combout\ : std_logic;
SIGNAL \Mux6~20_combout\ : std_logic;
SIGNAL \dadosEscrita[26]~input_o\ : std_logic;
SIGNAL \regs~58_combout\ : std_logic;
SIGNAL \regs[13][26]~q\ : std_logic;
SIGNAL \regs[12][26]~q\ : std_logic;
SIGNAL \regs[14][26]~q\ : std_logic;
SIGNAL \Mux5~17_combout\ : std_logic;
SIGNAL \regs[15][26]~q\ : std_logic;
SIGNAL \Mux5~18_combout\ : std_logic;
SIGNAL \regs[8][26]~q\ : std_logic;
SIGNAL \regs[9][26]~q\ : std_logic;
SIGNAL \Mux5~10_combout\ : std_logic;
SIGNAL \regs[10][26]~q\ : std_logic;
SIGNAL \regs[11][26]~q\ : std_logic;
SIGNAL \Mux5~11_combout\ : std_logic;
SIGNAL \regs[4][26]~q\ : std_logic;
SIGNAL \regs[6][26]~q\ : std_logic;
SIGNAL \Mux5~12_combout\ : std_logic;
SIGNAL \regs[5][26]~q\ : std_logic;
SIGNAL \regs[7][26]~q\ : std_logic;
SIGNAL \Mux5~13_combout\ : std_logic;
SIGNAL \regs[3][26]~q\ : std_logic;
SIGNAL \regs[2][26]~q\ : std_logic;
SIGNAL \regs[1][26]~q\ : std_logic;
SIGNAL \regs[0][26]~q\ : std_logic;
SIGNAL \Mux5~14_combout\ : std_logic;
SIGNAL \Mux5~15_combout\ : std_logic;
SIGNAL \Mux5~16_combout\ : std_logic;
SIGNAL \Mux5~19_combout\ : std_logic;
SIGNAL \regs[23][26]~q\ : std_logic;
SIGNAL \regs[19][26]~q\ : std_logic;
SIGNAL \Mux5~7_combout\ : std_logic;
SIGNAL \regs[27][26]~q\ : std_logic;
SIGNAL \regs[31][26]~q\ : std_logic;
SIGNAL \Mux5~8_combout\ : std_logic;
SIGNAL \regs[18][26]~q\ : std_logic;
SIGNAL \regs[26][26]~q\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \regs[22][26]~q\ : std_logic;
SIGNAL \regs[30][26]~q\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \regs[16][26]~q\ : std_logic;
SIGNAL \regs[24][26]~q\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \regs[20][26]~q\ : std_logic;
SIGNAL \regs[28][26]~q\ : std_logic;
SIGNAL \Mux5~5_combout\ : std_logic;
SIGNAL \regs[29][26]~q\ : std_logic;
SIGNAL \regs[25][26]~q\ : std_logic;
SIGNAL \regs[17][26]~q\ : std_logic;
SIGNAL \regs[21][26]~q\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \Mux5~6_combout\ : std_logic;
SIGNAL \Mux5~9_combout\ : std_logic;
SIGNAL \Mux5~20_combout\ : std_logic;
SIGNAL \dadosEscrita[27]~input_o\ : std_logic;
SIGNAL \regs~59_combout\ : std_logic;
SIGNAL \regs[4][27]~q\ : std_logic;
SIGNAL \regs[5][27]~q\ : std_logic;
SIGNAL \Mux4~10_combout\ : std_logic;
SIGNAL \regs[6][27]~q\ : std_logic;
SIGNAL \regs[7][27]~q\ : std_logic;
SIGNAL \Mux4~11_combout\ : std_logic;
SIGNAL \regs[14][27]~q\ : std_logic;
SIGNAL \regs[15][27]~q\ : std_logic;
SIGNAL \regs[12][27]~q\ : std_logic;
SIGNAL \regs[13][27]~q\ : std_logic;
SIGNAL \Mux4~17_combout\ : std_logic;
SIGNAL \Mux4~18_combout\ : std_logic;
SIGNAL \regs[10][27]~q\ : std_logic;
SIGNAL \regs[8][27]~q\ : std_logic;
SIGNAL \Mux4~12_combout\ : std_logic;
SIGNAL \regs[11][27]~q\ : std_logic;
SIGNAL \regs[9][27]~q\ : std_logic;
SIGNAL \Mux4~13_combout\ : std_logic;
SIGNAL \regs[2][27]~q\ : std_logic;
SIGNAL \regs[0][27]~q\ : std_logic;
SIGNAL \Mux4~14_combout\ : std_logic;
SIGNAL \regs[1][27]~q\ : std_logic;
SIGNAL \regs[3][27]~q\ : std_logic;
SIGNAL \Mux4~15_combout\ : std_logic;
SIGNAL \Mux4~16_combout\ : std_logic;
SIGNAL \Mux4~19_combout\ : std_logic;
SIGNAL \regs[31][27]~q\ : std_logic;
SIGNAL \regs[27][27]~q\ : std_logic;
SIGNAL \regs[19][27]~q\ : std_logic;
SIGNAL \Mux4~7_combout\ : std_logic;
SIGNAL \regs[23][27]~q\ : std_logic;
SIGNAL \Mux4~8_combout\ : std_logic;
SIGNAL \regs[25][27]~q\ : std_logic;
SIGNAL \regs[17][27]~q\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \regs[21][27]~q\ : std_logic;
SIGNAL \regs[29][27]~q\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \regs[28][27]~q\ : std_logic;
SIGNAL \regs[24][27]~q\ : std_logic;
SIGNAL \regs[16][27]~q\ : std_logic;
SIGNAL \regs[20][27]~q\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \regs[22][27]~q\ : std_logic;
SIGNAL \regs[18][27]~q\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \regs[26][27]~q\ : std_logic;
SIGNAL \regs[30][27]~q\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \Mux4~9_combout\ : std_logic;
SIGNAL \Mux4~20_combout\ : std_logic;
SIGNAL \dadosEscrita[28]~input_o\ : std_logic;
SIGNAL \regs~60_combout\ : std_logic;
SIGNAL \regs[30][28]~q\ : std_logic;
SIGNAL \regs[22][28]~q\ : std_logic;
SIGNAL \regs[26][28]~q\ : std_logic;
SIGNAL \regs[18][28]~q\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \regs[23][28]~q\ : std_logic;
SIGNAL \regs[19][28]~q\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \regs[27][28]~q\ : std_logic;
SIGNAL \regs[31][28]~q\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \regs[16][28]~q\ : std_logic;
SIGNAL \regs[24][28]~q\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \regs[20][28]~q\ : std_logic;
SIGNAL \regs[28][28]~q\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \regs[29][28]~q\ : std_logic;
SIGNAL \regs[25][28]~q\ : std_logic;
SIGNAL \regs[21][28]~q\ : std_logic;
SIGNAL \regs[17][28]~q\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \regs[8][28]~q\ : std_logic;
SIGNAL \regs[9][28]~q\ : std_logic;
SIGNAL \Mux3~10_combout\ : std_logic;
SIGNAL \regs[10][28]~q\ : std_logic;
SIGNAL \regs[11][28]~q\ : std_logic;
SIGNAL \Mux3~11_combout\ : std_logic;
SIGNAL \regs[12][28]~q\ : std_logic;
SIGNAL \regs[14][28]~q\ : std_logic;
SIGNAL \Mux3~17_combout\ : std_logic;
SIGNAL \regs[15][28]~q\ : std_logic;
SIGNAL \regs[13][28]~q\ : std_logic;
SIGNAL \Mux3~18_combout\ : std_logic;
SIGNAL \regs[0][28]~q\ : std_logic;
SIGNAL \regs[1][28]~q\ : std_logic;
SIGNAL \Mux3~14_combout\ : std_logic;
SIGNAL \regs[2][28]~q\ : std_logic;
SIGNAL \regs[3][28]~q\ : std_logic;
SIGNAL \Mux3~15_combout\ : std_logic;
SIGNAL \regs[7][28]~q\ : std_logic;
SIGNAL \regs[5][28]~q\ : std_logic;
SIGNAL \regs[6][28]~q\ : std_logic;
SIGNAL \regs[4][28]~q\ : std_logic;
SIGNAL \Mux3~12_combout\ : std_logic;
SIGNAL \Mux3~13_combout\ : std_logic;
SIGNAL \Mux3~16_combout\ : std_logic;
SIGNAL \Mux3~19_combout\ : std_logic;
SIGNAL \Mux3~20_combout\ : std_logic;
SIGNAL \dadosEscrita[29]~input_o\ : std_logic;
SIGNAL \regs~61_combout\ : std_logic;
SIGNAL \regs[10][29]~q\ : std_logic;
SIGNAL \regs[8][29]~q\ : std_logic;
SIGNAL \Mux2~12_combout\ : std_logic;
SIGNAL \regs[9][29]~q\ : std_logic;
SIGNAL \regs[11][29]~q\ : std_logic;
SIGNAL \Mux2~13_combout\ : std_logic;
SIGNAL \regs[3][29]~q\ : std_logic;
SIGNAL \regs[1][29]~q\ : std_logic;
SIGNAL \regs[0][29]~q\ : std_logic;
SIGNAL \regs[2][29]~q\ : std_logic;
SIGNAL \Mux2~14_combout\ : std_logic;
SIGNAL \Mux2~15_combout\ : std_logic;
SIGNAL \Mux2~16_combout\ : std_logic;
SIGNAL \regs[12][29]~q\ : std_logic;
SIGNAL \regs[13][29]~q\ : std_logic;
SIGNAL \Mux2~17_combout\ : std_logic;
SIGNAL \regs[15][29]~q\ : std_logic;
SIGNAL \regs[14][29]~q\ : std_logic;
SIGNAL \Mux2~18_combout\ : std_logic;
SIGNAL \regs[7][29]~q\ : std_logic;
SIGNAL \regs[6][29]~q\ : std_logic;
SIGNAL \regs[5][29]~q\ : std_logic;
SIGNAL \regs[4][29]~q\ : std_logic;
SIGNAL \Mux2~10_combout\ : std_logic;
SIGNAL \Mux2~11_combout\ : std_logic;
SIGNAL \Mux2~19_combout\ : std_logic;
SIGNAL \regs[28][29]~q\ : std_logic;
SIGNAL \regs[20][29]~q\ : std_logic;
SIGNAL \regs[16][29]~q\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \regs[24][29]~q\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \regs[18][29]~q\ : std_logic;
SIGNAL \regs[22][29]~q\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \regs[26][29]~q\ : std_logic;
SIGNAL \regs[30][29]~q\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \regs[27][29]~q\ : std_logic;
SIGNAL \regs[19][29]~q\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \regs[23][29]~q\ : std_logic;
SIGNAL \regs[31][29]~q\ : std_logic;
SIGNAL \Mux2~8_combout\ : std_logic;
SIGNAL \regs[25][29]~q\ : std_logic;
SIGNAL \regs[17][29]~q\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \regs[21][29]~q\ : std_logic;
SIGNAL \regs[29][29]~q\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~9_combout\ : std_logic;
SIGNAL \Mux2~20_combout\ : std_logic;
SIGNAL \dadosEscrita[30]~input_o\ : std_logic;
SIGNAL \regs~62_combout\ : std_logic;
SIGNAL \regs[30][30]~q\ : std_logic;
SIGNAL \regs[22][30]~q\ : std_logic;
SIGNAL \regs[26][30]~q\ : std_logic;
SIGNAL \regs[18][30]~q\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \regs[23][30]~q\ : std_logic;
SIGNAL \regs[19][30]~q\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \regs[27][30]~q\ : std_logic;
SIGNAL \regs[31][30]~q\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \regs[21][30]~q\ : std_logic;
SIGNAL \regs[17][30]~q\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \regs[25][30]~q\ : std_logic;
SIGNAL \regs[29][30]~q\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \regs[28][30]~q\ : std_logic;
SIGNAL \regs[24][30]~q\ : std_logic;
SIGNAL \regs[16][30]~q\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \regs[20][30]~q\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \regs[9][30]~q\ : std_logic;
SIGNAL \regs[8][30]~q\ : std_logic;
SIGNAL \Mux1~10_combout\ : std_logic;
SIGNAL \regs[10][30]~q\ : std_logic;
SIGNAL \regs[11][30]~q\ : std_logic;
SIGNAL \Mux1~11_combout\ : std_logic;
SIGNAL \regs[12][30]~q\ : std_logic;
SIGNAL \regs[14][30]~q\ : std_logic;
SIGNAL \Mux1~17_combout\ : std_logic;
SIGNAL \regs[15][30]~q\ : std_logic;
SIGNAL \regs[13][30]~q\ : std_logic;
SIGNAL \Mux1~18_combout\ : std_logic;
SIGNAL \regs[3][30]~q\ : std_logic;
SIGNAL \regs[0][30]~q\ : std_logic;
SIGNAL \regs[1][30]~q\ : std_logic;
SIGNAL \Mux1~14_combout\ : std_logic;
SIGNAL \regs[2][30]~q\ : std_logic;
SIGNAL \Mux1~15_combout\ : std_logic;
SIGNAL \regs[6][30]~q\ : std_logic;
SIGNAL \regs[4][30]~q\ : std_logic;
SIGNAL \Mux1~12_combout\ : std_logic;
SIGNAL \regs[5][30]~q\ : std_logic;
SIGNAL \regs[7][30]~q\ : std_logic;
SIGNAL \Mux1~13_combout\ : std_logic;
SIGNAL \Mux1~16_combout\ : std_logic;
SIGNAL \Mux1~19_combout\ : std_logic;
SIGNAL \Mux1~20_combout\ : std_logic;
SIGNAL \dadosEscrita[31]~input_o\ : std_logic;
SIGNAL \regs~63_combout\ : std_logic;
SIGNAL \regs[4][31]~q\ : std_logic;
SIGNAL \regs[5][31]~q\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \regs[7][31]~q\ : std_logic;
SIGNAL \regs[6][31]~q\ : std_logic;
SIGNAL \Mux0~11_combout\ : std_logic;
SIGNAL \regs[2][31]~q\ : std_logic;
SIGNAL \regs[0][31]~q\ : std_logic;
SIGNAL \Mux0~14_combout\ : std_logic;
SIGNAL \regs[3][31]~q\ : std_logic;
SIGNAL \regs[1][31]~q\ : std_logic;
SIGNAL \Mux0~15_combout\ : std_logic;
SIGNAL \regs[10][31]~q\ : std_logic;
SIGNAL \regs[8][31]~q\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \regs[9][31]~q\ : std_logic;
SIGNAL \regs[11][31]~q\ : std_logic;
SIGNAL \Mux0~13_combout\ : std_logic;
SIGNAL \Mux0~16_combout\ : std_logic;
SIGNAL \regs[12][31]~q\ : std_logic;
SIGNAL \regs[13][31]~q\ : std_logic;
SIGNAL \Mux0~17_combout\ : std_logic;
SIGNAL \regs[15][31]~q\ : std_logic;
SIGNAL \regs[14][31]~q\ : std_logic;
SIGNAL \Mux0~18_combout\ : std_logic;
SIGNAL \Mux0~19_combout\ : std_logic;
SIGNAL \regs[25][31]~q\ : std_logic;
SIGNAL \regs[17][31]~q\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \regs[29][31]~q\ : std_logic;
SIGNAL \regs[21][31]~q\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \regs[27][31]~q\ : std_logic;
SIGNAL \regs[19][31]~q\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \regs[23][31]~q\ : std_logic;
SIGNAL \regs[31][31]~q\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \regs[20][31]~q\ : std_logic;
SIGNAL \regs[16][31]~q\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \regs[28][31]~q\ : std_logic;
SIGNAL \regs[24][31]~q\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \regs[30][31]~q\ : std_logic;
SIGNAL \regs[26][31]~q\ : std_logic;
SIGNAL \regs[22][31]~q\ : std_logic;
SIGNAL \regs[18][31]~q\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \Mux0~20_combout\ : std_logic;
SIGNAL \RT[4]~input_o\ : std_logic;
SIGNAL \RT[1]~input_o\ : std_logic;
SIGNAL \RT[0]~input_o\ : std_logic;
SIGNAL \Mux63~10_combout\ : std_logic;
SIGNAL \Mux63~11_combout\ : std_logic;
SIGNAL \RT[3]~input_o\ : std_logic;
SIGNAL \Mux63~14_combout\ : std_logic;
SIGNAL \Mux63~15_combout\ : std_logic;
SIGNAL \RT[2]~input_o\ : std_logic;
SIGNAL \Mux63~12_combout\ : std_logic;
SIGNAL \Mux63~13_combout\ : std_logic;
SIGNAL \Mux63~16_combout\ : std_logic;
SIGNAL \Mux63~17_combout\ : std_logic;
SIGNAL \Mux63~18_combout\ : std_logic;
SIGNAL \Mux63~19_combout\ : std_logic;
SIGNAL \Mux63~7_combout\ : std_logic;
SIGNAL \Mux63~8_combout\ : std_logic;
SIGNAL \Mux63~4_combout\ : std_logic;
SIGNAL \Mux63~5_combout\ : std_logic;
SIGNAL \Mux63~2_combout\ : std_logic;
SIGNAL \Mux63~3_combout\ : std_logic;
SIGNAL \Mux63~6_combout\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \Mux63~1_combout\ : std_logic;
SIGNAL \Mux63~9_combout\ : std_logic;
SIGNAL \Mux63~20_combout\ : std_logic;
SIGNAL \Mux62~17_combout\ : std_logic;
SIGNAL \Mux62~18_combout\ : std_logic;
SIGNAL \Mux62~12_combout\ : std_logic;
SIGNAL \Mux62~13_combout\ : std_logic;
SIGNAL \Mux62~14_combout\ : std_logic;
SIGNAL \Mux62~15_combout\ : std_logic;
SIGNAL \Mux62~16_combout\ : std_logic;
SIGNAL \Mux62~10_combout\ : std_logic;
SIGNAL \Mux62~11_combout\ : std_logic;
SIGNAL \Mux62~19_combout\ : std_logic;
SIGNAL \Mux62~7_combout\ : std_logic;
SIGNAL \Mux62~8_combout\ : std_logic;
SIGNAL \Mux62~2_combout\ : std_logic;
SIGNAL \Mux62~3_combout\ : std_logic;
SIGNAL \Mux62~4_combout\ : std_logic;
SIGNAL \Mux62~5_combout\ : std_logic;
SIGNAL \Mux62~6_combout\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \Mux62~1_combout\ : std_logic;
SIGNAL \Mux62~9_combout\ : std_logic;
SIGNAL \Mux62~20_combout\ : std_logic;
SIGNAL \Mux61~4_combout\ : std_logic;
SIGNAL \Mux61~5_combout\ : std_logic;
SIGNAL \Mux61~2_combout\ : std_logic;
SIGNAL \Mux61~3_combout\ : std_logic;
SIGNAL \Mux61~6_combout\ : std_logic;
SIGNAL \Mux61~7_combout\ : std_logic;
SIGNAL \Mux61~8_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \Mux61~1_combout\ : std_logic;
SIGNAL \Mux61~9_combout\ : std_logic;
SIGNAL \Mux61~10_combout\ : std_logic;
SIGNAL \Mux61~11_combout\ : std_logic;
SIGNAL \Mux61~17_combout\ : std_logic;
SIGNAL \Mux61~18_combout\ : std_logic;
SIGNAL \Mux61~12_combout\ : std_logic;
SIGNAL \Mux61~13_combout\ : std_logic;
SIGNAL \Mux61~14_combout\ : std_logic;
SIGNAL \Mux61~15_combout\ : std_logic;
SIGNAL \Mux61~16_combout\ : std_logic;
SIGNAL \Mux61~19_combout\ : std_logic;
SIGNAL \Mux61~20_combout\ : std_logic;
SIGNAL \Mux60~17_combout\ : std_logic;
SIGNAL \Mux60~18_combout\ : std_logic;
SIGNAL \Mux60~10_combout\ : std_logic;
SIGNAL \Mux60~11_combout\ : std_logic;
SIGNAL \Mux60~14_combout\ : std_logic;
SIGNAL \Mux60~15_combout\ : std_logic;
SIGNAL \Mux60~12_combout\ : std_logic;
SIGNAL \Mux60~13_combout\ : std_logic;
SIGNAL \Mux60~16_combout\ : std_logic;
SIGNAL \Mux60~19_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \Mux60~1_combout\ : std_logic;
SIGNAL \Mux60~4_combout\ : std_logic;
SIGNAL \Mux60~5_combout\ : std_logic;
SIGNAL \Mux60~2_combout\ : std_logic;
SIGNAL \Mux60~3_combout\ : std_logic;
SIGNAL \Mux60~6_combout\ : std_logic;
SIGNAL \Mux60~7_combout\ : std_logic;
SIGNAL \Mux60~8_combout\ : std_logic;
SIGNAL \Mux60~9_combout\ : std_logic;
SIGNAL \Mux60~20_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \Mux59~1_combout\ : std_logic;
SIGNAL \Mux59~7_combout\ : std_logic;
SIGNAL \Mux59~8_combout\ : std_logic;
SIGNAL \Mux59~2_combout\ : std_logic;
SIGNAL \Mux59~3_combout\ : std_logic;
SIGNAL \Mux59~4_combout\ : std_logic;
SIGNAL \Mux59~5_combout\ : std_logic;
SIGNAL \Mux59~6_combout\ : std_logic;
SIGNAL \Mux59~9_combout\ : std_logic;
SIGNAL \Mux59~10_combout\ : std_logic;
SIGNAL \Mux59~11_combout\ : std_logic;
SIGNAL \Mux59~17_combout\ : std_logic;
SIGNAL \Mux59~18_combout\ : std_logic;
SIGNAL \Mux59~14_combout\ : std_logic;
SIGNAL \Mux59~15_combout\ : std_logic;
SIGNAL \Mux59~12_combout\ : std_logic;
SIGNAL \Mux59~13_combout\ : std_logic;
SIGNAL \Mux59~16_combout\ : std_logic;
SIGNAL \Mux59~19_combout\ : std_logic;
SIGNAL \Mux59~20_combout\ : std_logic;
SIGNAL \Mux58~10_combout\ : std_logic;
SIGNAL \Mux58~11_combout\ : std_logic;
SIGNAL \Mux58~17_combout\ : std_logic;
SIGNAL \Mux58~18_combout\ : std_logic;
SIGNAL \Mux58~12_combout\ : std_logic;
SIGNAL \Mux58~13_combout\ : std_logic;
SIGNAL \Mux58~14_combout\ : std_logic;
SIGNAL \Mux58~15_combout\ : std_logic;
SIGNAL \Mux58~16_combout\ : std_logic;
SIGNAL \Mux58~19_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \Mux58~1_combout\ : std_logic;
SIGNAL \Mux58~4_combout\ : std_logic;
SIGNAL \Mux58~5_combout\ : std_logic;
SIGNAL \Mux58~2_combout\ : std_logic;
SIGNAL \Mux58~3_combout\ : std_logic;
SIGNAL \Mux58~6_combout\ : std_logic;
SIGNAL \Mux58~7_combout\ : std_logic;
SIGNAL \Mux58~8_combout\ : std_logic;
SIGNAL \Mux58~9_combout\ : std_logic;
SIGNAL \Mux58~20_combout\ : std_logic;
SIGNAL \Mux57~10_combout\ : std_logic;
SIGNAL \Mux57~11_combout\ : std_logic;
SIGNAL \Mux57~17_combout\ : std_logic;
SIGNAL \Mux57~18_combout\ : std_logic;
SIGNAL \Mux57~12_combout\ : std_logic;
SIGNAL \Mux57~13_combout\ : std_logic;
SIGNAL \Mux57~14_combout\ : std_logic;
SIGNAL \Mux57~15_combout\ : std_logic;
SIGNAL \Mux57~16_combout\ : std_logic;
SIGNAL \Mux57~19_combout\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \Mux57~1_combout\ : std_logic;
SIGNAL \Mux57~7_combout\ : std_logic;
SIGNAL \Mux57~8_combout\ : std_logic;
SIGNAL \Mux57~2_combout\ : std_logic;
SIGNAL \Mux57~3_combout\ : std_logic;
SIGNAL \Mux57~4_combout\ : std_logic;
SIGNAL \Mux57~5_combout\ : std_logic;
SIGNAL \Mux57~6_combout\ : std_logic;
SIGNAL \Mux57~9_combout\ : std_logic;
SIGNAL \Mux57~20_combout\ : std_logic;
SIGNAL \Mux56~10_combout\ : std_logic;
SIGNAL \Mux56~11_combout\ : std_logic;
SIGNAL \Mux56~17_combout\ : std_logic;
SIGNAL \Mux56~18_combout\ : std_logic;
SIGNAL \Mux56~12_combout\ : std_logic;
SIGNAL \Mux56~13_combout\ : std_logic;
SIGNAL \Mux56~14_combout\ : std_logic;
SIGNAL \Mux56~15_combout\ : std_logic;
SIGNAL \Mux56~16_combout\ : std_logic;
SIGNAL \Mux56~19_combout\ : std_logic;
SIGNAL \Mux56~4_combout\ : std_logic;
SIGNAL \Mux56~5_combout\ : std_logic;
SIGNAL \Mux56~2_combout\ : std_logic;
SIGNAL \Mux56~3_combout\ : std_logic;
SIGNAL \Mux56~6_combout\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \Mux56~1_combout\ : std_logic;
SIGNAL \Mux56~7_combout\ : std_logic;
SIGNAL \Mux56~8_combout\ : std_logic;
SIGNAL \Mux56~9_combout\ : std_logic;
SIGNAL \Mux56~20_combout\ : std_logic;
SIGNAL \Mux55~7_combout\ : std_logic;
SIGNAL \Mux55~8_combout\ : std_logic;
SIGNAL \Mux55~2_combout\ : std_logic;
SIGNAL \Mux55~3_combout\ : std_logic;
SIGNAL \Mux55~4_combout\ : std_logic;
SIGNAL \Mux55~5_combout\ : std_logic;
SIGNAL \Mux55~6_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \Mux55~1_combout\ : std_logic;
SIGNAL \Mux55~9_combout\ : std_logic;
SIGNAL \Mux55~10_combout\ : std_logic;
SIGNAL \Mux55~11_combout\ : std_logic;
SIGNAL \Mux55~17_combout\ : std_logic;
SIGNAL \Mux55~18_combout\ : std_logic;
SIGNAL \Mux55~12_combout\ : std_logic;
SIGNAL \Mux55~13_combout\ : std_logic;
SIGNAL \Mux55~14_combout\ : std_logic;
SIGNAL \Mux55~15_combout\ : std_logic;
SIGNAL \Mux55~16_combout\ : std_logic;
SIGNAL \Mux55~19_combout\ : std_logic;
SIGNAL \Mux55~20_combout\ : std_logic;
SIGNAL \Mux54~10_combout\ : std_logic;
SIGNAL \Mux54~11_combout\ : std_logic;
SIGNAL \Mux54~12_combout\ : std_logic;
SIGNAL \Mux54~13_combout\ : std_logic;
SIGNAL \Mux54~14_combout\ : std_logic;
SIGNAL \Mux54~15_combout\ : std_logic;
SIGNAL \Mux54~16_combout\ : std_logic;
SIGNAL \Mux54~17_combout\ : std_logic;
SIGNAL \Mux54~18_combout\ : std_logic;
SIGNAL \Mux54~19_combout\ : std_logic;
SIGNAL \Mux54~2_combout\ : std_logic;
SIGNAL \Mux54~3_combout\ : std_logic;
SIGNAL \Mux54~4_combout\ : std_logic;
SIGNAL \Mux54~5_combout\ : std_logic;
SIGNAL \Mux54~6_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Mux54~1_combout\ : std_logic;
SIGNAL \Mux54~7_combout\ : std_logic;
SIGNAL \Mux54~8_combout\ : std_logic;
SIGNAL \Mux54~9_combout\ : std_logic;
SIGNAL \Mux54~20_combout\ : std_logic;
SIGNAL \Mux53~17_combout\ : std_logic;
SIGNAL \Mux53~18_combout\ : std_logic;
SIGNAL \Mux53~14_combout\ : std_logic;
SIGNAL \Mux53~15_combout\ : std_logic;
SIGNAL \Mux53~12_combout\ : std_logic;
SIGNAL \Mux53~13_combout\ : std_logic;
SIGNAL \Mux53~16_combout\ : std_logic;
SIGNAL \Mux53~10_combout\ : std_logic;
SIGNAL \Mux53~11_combout\ : std_logic;
SIGNAL \Mux53~19_combout\ : std_logic;
SIGNAL \Mux53~7_combout\ : std_logic;
SIGNAL \Mux53~8_combout\ : std_logic;
SIGNAL \Mux53~4_combout\ : std_logic;
SIGNAL \Mux53~5_combout\ : std_logic;
SIGNAL \Mux53~2_combout\ : std_logic;
SIGNAL \Mux53~3_combout\ : std_logic;
SIGNAL \Mux53~6_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \Mux53~1_combout\ : std_logic;
SIGNAL \Mux53~9_combout\ : std_logic;
SIGNAL \Mux53~20_combout\ : std_logic;
SIGNAL \Mux52~10_combout\ : std_logic;
SIGNAL \Mux52~11_combout\ : std_logic;
SIGNAL \Mux52~12_combout\ : std_logic;
SIGNAL \Mux52~13_combout\ : std_logic;
SIGNAL \Mux52~14_combout\ : std_logic;
SIGNAL \Mux52~15_combout\ : std_logic;
SIGNAL \Mux52~16_combout\ : std_logic;
SIGNAL \Mux52~17_combout\ : std_logic;
SIGNAL \Mux52~18_combout\ : std_logic;
SIGNAL \Mux52~19_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Mux52~1_combout\ : std_logic;
SIGNAL \Mux52~4_combout\ : std_logic;
SIGNAL \Mux52~5_combout\ : std_logic;
SIGNAL \Mux52~2_combout\ : std_logic;
SIGNAL \Mux52~3_combout\ : std_logic;
SIGNAL \Mux52~6_combout\ : std_logic;
SIGNAL \Mux52~7_combout\ : std_logic;
SIGNAL \Mux52~8_combout\ : std_logic;
SIGNAL \Mux52~9_combout\ : std_logic;
SIGNAL \Mux52~20_combout\ : std_logic;
SIGNAL \Mux51~10_combout\ : std_logic;
SIGNAL \Mux51~11_combout\ : std_logic;
SIGNAL \Mux51~12_combout\ : std_logic;
SIGNAL \Mux51~13_combout\ : std_logic;
SIGNAL \Mux51~14_combout\ : std_logic;
SIGNAL \Mux51~15_combout\ : std_logic;
SIGNAL \Mux51~16_combout\ : std_logic;
SIGNAL \Mux51~17_combout\ : std_logic;
SIGNAL \Mux51~18_combout\ : std_logic;
SIGNAL \Mux51~19_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \Mux51~1_combout\ : std_logic;
SIGNAL \Mux51~2_combout\ : std_logic;
SIGNAL \Mux51~3_combout\ : std_logic;
SIGNAL \Mux51~4_combout\ : std_logic;
SIGNAL \Mux51~5_combout\ : std_logic;
SIGNAL \Mux51~6_combout\ : std_logic;
SIGNAL \Mux51~7_combout\ : std_logic;
SIGNAL \Mux51~8_combout\ : std_logic;
SIGNAL \Mux51~9_combout\ : std_logic;
SIGNAL \Mux51~20_combout\ : std_logic;
SIGNAL \Mux50~2_combout\ : std_logic;
SIGNAL \Mux50~3_combout\ : std_logic;
SIGNAL \Mux50~4_combout\ : std_logic;
SIGNAL \Mux50~5_combout\ : std_logic;
SIGNAL \Mux50~6_combout\ : std_logic;
SIGNAL \Mux50~7_combout\ : std_logic;
SIGNAL \Mux50~8_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \Mux50~1_combout\ : std_logic;
SIGNAL \Mux50~9_combout\ : std_logic;
SIGNAL \Mux50~10_combout\ : std_logic;
SIGNAL \Mux50~11_combout\ : std_logic;
SIGNAL \Mux50~14_combout\ : std_logic;
SIGNAL \Mux50~15_combout\ : std_logic;
SIGNAL \Mux50~12_combout\ : std_logic;
SIGNAL \Mux50~13_combout\ : std_logic;
SIGNAL \Mux50~16_combout\ : std_logic;
SIGNAL \Mux50~17_combout\ : std_logic;
SIGNAL \Mux50~18_combout\ : std_logic;
SIGNAL \Mux50~19_combout\ : std_logic;
SIGNAL \Mux50~20_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \Mux49~1_combout\ : std_logic;
SIGNAL \Mux49~4_combout\ : std_logic;
SIGNAL \Mux49~5_combout\ : std_logic;
SIGNAL \Mux49~2_combout\ : std_logic;
SIGNAL \Mux49~3_combout\ : std_logic;
SIGNAL \Mux49~6_combout\ : std_logic;
SIGNAL \Mux49~7_combout\ : std_logic;
SIGNAL \Mux49~8_combout\ : std_logic;
SIGNAL \Mux49~9_combout\ : std_logic;
SIGNAL \Mux49~17_combout\ : std_logic;
SIGNAL \Mux49~18_combout\ : std_logic;
SIGNAL \Mux49~10_combout\ : std_logic;
SIGNAL \Mux49~11_combout\ : std_logic;
SIGNAL \Mux49~14_combout\ : std_logic;
SIGNAL \Mux49~15_combout\ : std_logic;
SIGNAL \Mux49~12_combout\ : std_logic;
SIGNAL \Mux49~13_combout\ : std_logic;
SIGNAL \Mux49~16_combout\ : std_logic;
SIGNAL \Mux49~19_combout\ : std_logic;
SIGNAL \Mux49~20_combout\ : std_logic;
SIGNAL \Mux48~17_combout\ : std_logic;
SIGNAL \Mux48~18_combout\ : std_logic;
SIGNAL \Mux48~10_combout\ : std_logic;
SIGNAL \Mux48~11_combout\ : std_logic;
SIGNAL \Mux48~14_combout\ : std_logic;
SIGNAL \Mux48~15_combout\ : std_logic;
SIGNAL \Mux48~12_combout\ : std_logic;
SIGNAL \Mux48~13_combout\ : std_logic;
SIGNAL \Mux48~16_combout\ : std_logic;
SIGNAL \Mux48~19_combout\ : std_logic;
SIGNAL \Mux48~7_combout\ : std_logic;
SIGNAL \Mux48~8_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux48~1_combout\ : std_logic;
SIGNAL \Mux48~2_combout\ : std_logic;
SIGNAL \Mux48~3_combout\ : std_logic;
SIGNAL \Mux48~4_combout\ : std_logic;
SIGNAL \Mux48~5_combout\ : std_logic;
SIGNAL \Mux48~6_combout\ : std_logic;
SIGNAL \Mux48~9_combout\ : std_logic;
SIGNAL \Mux48~20_combout\ : std_logic;
SIGNAL \Mux47~10_combout\ : std_logic;
SIGNAL \Mux47~11_combout\ : std_logic;
SIGNAL \Mux47~17_combout\ : std_logic;
SIGNAL \Mux47~18_combout\ : std_logic;
SIGNAL \Mux47~12_combout\ : std_logic;
SIGNAL \Mux47~13_combout\ : std_logic;
SIGNAL \Mux47~14_combout\ : std_logic;
SIGNAL \Mux47~15_combout\ : std_logic;
SIGNAL \Mux47~16_combout\ : std_logic;
SIGNAL \Mux47~19_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~1_combout\ : std_logic;
SIGNAL \Mux47~7_combout\ : std_logic;
SIGNAL \Mux47~8_combout\ : std_logic;
SIGNAL \Mux47~2_combout\ : std_logic;
SIGNAL \Mux47~3_combout\ : std_logic;
SIGNAL \Mux47~4_combout\ : std_logic;
SIGNAL \Mux47~5_combout\ : std_logic;
SIGNAL \Mux47~6_combout\ : std_logic;
SIGNAL \Mux47~9_combout\ : std_logic;
SIGNAL \Mux47~20_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Mux46~1_combout\ : std_logic;
SIGNAL \Mux46~7_combout\ : std_logic;
SIGNAL \Mux46~8_combout\ : std_logic;
SIGNAL \Mux46~4_combout\ : std_logic;
SIGNAL \Mux46~5_combout\ : std_logic;
SIGNAL \Mux46~2_combout\ : std_logic;
SIGNAL \Mux46~3_combout\ : std_logic;
SIGNAL \Mux46~6_combout\ : std_logic;
SIGNAL \Mux46~9_combout\ : std_logic;
SIGNAL \Mux46~17_combout\ : std_logic;
SIGNAL \Mux46~18_combout\ : std_logic;
SIGNAL \Mux46~10_combout\ : std_logic;
SIGNAL \Mux46~11_combout\ : std_logic;
SIGNAL \Mux46~12_combout\ : std_logic;
SIGNAL \Mux46~13_combout\ : std_logic;
SIGNAL \Mux46~14_combout\ : std_logic;
SIGNAL \Mux46~15_combout\ : std_logic;
SIGNAL \Mux46~16_combout\ : std_logic;
SIGNAL \Mux46~19_combout\ : std_logic;
SIGNAL \Mux46~20_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux45~1_combout\ : std_logic;
SIGNAL \Mux45~7_combout\ : std_logic;
SIGNAL \Mux45~8_combout\ : std_logic;
SIGNAL \Mux45~4_combout\ : std_logic;
SIGNAL \Mux45~5_combout\ : std_logic;
SIGNAL \Mux45~2_combout\ : std_logic;
SIGNAL \Mux45~3_combout\ : std_logic;
SIGNAL \Mux45~6_combout\ : std_logic;
SIGNAL \Mux45~9_combout\ : std_logic;
SIGNAL \Mux45~14_combout\ : std_logic;
SIGNAL \Mux45~15_combout\ : std_logic;
SIGNAL \Mux45~12_combout\ : std_logic;
SIGNAL \Mux45~13_combout\ : std_logic;
SIGNAL \Mux45~16_combout\ : std_logic;
SIGNAL \Mux45~17_combout\ : std_logic;
SIGNAL \Mux45~18_combout\ : std_logic;
SIGNAL \Mux45~10_combout\ : std_logic;
SIGNAL \Mux45~11_combout\ : std_logic;
SIGNAL \Mux45~19_combout\ : std_logic;
SIGNAL \Mux45~20_combout\ : std_logic;
SIGNAL \Mux44~14_combout\ : std_logic;
SIGNAL \Mux44~15_combout\ : std_logic;
SIGNAL \Mux44~12_combout\ : std_logic;
SIGNAL \Mux44~13_combout\ : std_logic;
SIGNAL \Mux44~16_combout\ : std_logic;
SIGNAL \Mux44~10_combout\ : std_logic;
SIGNAL \Mux44~11_combout\ : std_logic;
SIGNAL \Mux44~17_combout\ : std_logic;
SIGNAL \Mux44~18_combout\ : std_logic;
SIGNAL \Mux44~19_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Mux44~1_combout\ : std_logic;
SIGNAL \Mux44~2_combout\ : std_logic;
SIGNAL \Mux44~3_combout\ : std_logic;
SIGNAL \Mux44~4_combout\ : std_logic;
SIGNAL \Mux44~5_combout\ : std_logic;
SIGNAL \Mux44~6_combout\ : std_logic;
SIGNAL \Mux44~7_combout\ : std_logic;
SIGNAL \Mux44~8_combout\ : std_logic;
SIGNAL \Mux44~9_combout\ : std_logic;
SIGNAL \Mux44~20_combout\ : std_logic;
SIGNAL \Mux43~14_combout\ : std_logic;
SIGNAL \Mux43~15_combout\ : std_logic;
SIGNAL \Mux43~12_combout\ : std_logic;
SIGNAL \Mux43~13_combout\ : std_logic;
SIGNAL \Mux43~16_combout\ : std_logic;
SIGNAL \Mux43~17_combout\ : std_logic;
SIGNAL \Mux43~18_combout\ : std_logic;
SIGNAL \Mux43~10_combout\ : std_logic;
SIGNAL \Mux43~11_combout\ : std_logic;
SIGNAL \Mux43~19_combout\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux43~1_combout\ : std_logic;
SIGNAL \Mux43~2_combout\ : std_logic;
SIGNAL \Mux43~3_combout\ : std_logic;
SIGNAL \Mux43~4_combout\ : std_logic;
SIGNAL \Mux43~5_combout\ : std_logic;
SIGNAL \Mux43~6_combout\ : std_logic;
SIGNAL \Mux43~7_combout\ : std_logic;
SIGNAL \Mux43~8_combout\ : std_logic;
SIGNAL \Mux43~9_combout\ : std_logic;
SIGNAL \Mux43~20_combout\ : std_logic;
SIGNAL \Mux42~17_combout\ : std_logic;
SIGNAL \Mux42~18_combout\ : std_logic;
SIGNAL \Mux42~10_combout\ : std_logic;
SIGNAL \Mux42~11_combout\ : std_logic;
SIGNAL \Mux42~12_combout\ : std_logic;
SIGNAL \Mux42~13_combout\ : std_logic;
SIGNAL \Mux42~14_combout\ : std_logic;
SIGNAL \Mux42~15_combout\ : std_logic;
SIGNAL \Mux42~16_combout\ : std_logic;
SIGNAL \Mux42~19_combout\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \Mux42~1_combout\ : std_logic;
SIGNAL \Mux42~7_combout\ : std_logic;
SIGNAL \Mux42~8_combout\ : std_logic;
SIGNAL \Mux42~4_combout\ : std_logic;
SIGNAL \Mux42~5_combout\ : std_logic;
SIGNAL \Mux42~2_combout\ : std_logic;
SIGNAL \Mux42~3_combout\ : std_logic;
SIGNAL \Mux42~6_combout\ : std_logic;
SIGNAL \Mux42~9_combout\ : std_logic;
SIGNAL \Mux42~20_combout\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \Mux41~1_combout\ : std_logic;
SIGNAL \Mux41~7_combout\ : std_logic;
SIGNAL \Mux41~8_combout\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \Mux41~4_combout\ : std_logic;
SIGNAL \Mux41~5_combout\ : std_logic;
SIGNAL \Mux41~6_combout\ : std_logic;
SIGNAL \Mux41~9_combout\ : std_logic;
SIGNAL \Mux41~10_combout\ : std_logic;
SIGNAL \Mux41~11_combout\ : std_logic;
SIGNAL \Mux41~17_combout\ : std_logic;
SIGNAL \Mux41~18_combout\ : std_logic;
SIGNAL \Mux41~14_combout\ : std_logic;
SIGNAL \Mux41~15_combout\ : std_logic;
SIGNAL \Mux41~12_combout\ : std_logic;
SIGNAL \Mux41~13_combout\ : std_logic;
SIGNAL \Mux41~16_combout\ : std_logic;
SIGNAL \Mux41~19_combout\ : std_logic;
SIGNAL \Mux41~20_combout\ : std_logic;
SIGNAL \Mux40~17_combout\ : std_logic;
SIGNAL \Mux40~18_combout\ : std_logic;
SIGNAL \Mux40~10_combout\ : std_logic;
SIGNAL \Mux40~11_combout\ : std_logic;
SIGNAL \Mux40~12_combout\ : std_logic;
SIGNAL \Mux40~13_combout\ : std_logic;
SIGNAL \Mux40~14_combout\ : std_logic;
SIGNAL \Mux40~15_combout\ : std_logic;
SIGNAL \Mux40~16_combout\ : std_logic;
SIGNAL \Mux40~19_combout\ : std_logic;
SIGNAL \Mux40~4_combout\ : std_logic;
SIGNAL \Mux40~5_combout\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \Mux40~6_combout\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Mux40~1_combout\ : std_logic;
SIGNAL \Mux40~7_combout\ : std_logic;
SIGNAL \Mux40~8_combout\ : std_logic;
SIGNAL \Mux40~9_combout\ : std_logic;
SIGNAL \Mux40~20_combout\ : std_logic;
SIGNAL \Mux39~17_combout\ : std_logic;
SIGNAL \Mux39~18_combout\ : std_logic;
SIGNAL \Mux39~10_combout\ : std_logic;
SIGNAL \Mux39~11_combout\ : std_logic;
SIGNAL \Mux39~12_combout\ : std_logic;
SIGNAL \Mux39~13_combout\ : std_logic;
SIGNAL \Mux39~14_combout\ : std_logic;
SIGNAL \Mux39~15_combout\ : std_logic;
SIGNAL \Mux39~16_combout\ : std_logic;
SIGNAL \Mux39~19_combout\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \Mux39~1_combout\ : std_logic;
SIGNAL \Mux39~7_combout\ : std_logic;
SIGNAL \Mux39~8_combout\ : std_logic;
SIGNAL \Mux39~2_combout\ : std_logic;
SIGNAL \Mux39~3_combout\ : std_logic;
SIGNAL \Mux39~4_combout\ : std_logic;
SIGNAL \Mux39~5_combout\ : std_logic;
SIGNAL \Mux39~6_combout\ : std_logic;
SIGNAL \Mux39~9_combout\ : std_logic;
SIGNAL \Mux39~20_combout\ : std_logic;
SIGNAL \Mux38~14_combout\ : std_logic;
SIGNAL \Mux38~15_combout\ : std_logic;
SIGNAL \Mux38~12_combout\ : std_logic;
SIGNAL \Mux38~13_combout\ : std_logic;
SIGNAL \Mux38~16_combout\ : std_logic;
SIGNAL \Mux38~10_combout\ : std_logic;
SIGNAL \Mux38~11_combout\ : std_logic;
SIGNAL \Mux38~17_combout\ : std_logic;
SIGNAL \Mux38~18_combout\ : std_logic;
SIGNAL \Mux38~19_combout\ : std_logic;
SIGNAL \Mux38~4_combout\ : std_logic;
SIGNAL \Mux38~5_combout\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \Mux38~6_combout\ : std_logic;
SIGNAL \Mux38~7_combout\ : std_logic;
SIGNAL \Mux38~8_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux38~1_combout\ : std_logic;
SIGNAL \Mux38~9_combout\ : std_logic;
SIGNAL \Mux38~20_combout\ : std_logic;
SIGNAL \Mux37~10_combout\ : std_logic;
SIGNAL \Mux37~11_combout\ : std_logic;
SIGNAL \Mux37~17_combout\ : std_logic;
SIGNAL \Mux37~18_combout\ : std_logic;
SIGNAL \Mux37~14_combout\ : std_logic;
SIGNAL \Mux37~15_combout\ : std_logic;
SIGNAL \Mux37~12_combout\ : std_logic;
SIGNAL \Mux37~13_combout\ : std_logic;
SIGNAL \Mux37~16_combout\ : std_logic;
SIGNAL \Mux37~19_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Mux37~1_combout\ : std_logic;
SIGNAL \Mux37~7_combout\ : std_logic;
SIGNAL \Mux37~8_combout\ : std_logic;
SIGNAL \Mux37~4_combout\ : std_logic;
SIGNAL \Mux37~5_combout\ : std_logic;
SIGNAL \Mux37~2_combout\ : std_logic;
SIGNAL \Mux37~3_combout\ : std_logic;
SIGNAL \Mux37~6_combout\ : std_logic;
SIGNAL \Mux37~9_combout\ : std_logic;
SIGNAL \Mux37~20_combout\ : std_logic;
SIGNAL \Mux36~14_combout\ : std_logic;
SIGNAL \Mux36~15_combout\ : std_logic;
SIGNAL \Mux36~12_combout\ : std_logic;
SIGNAL \Mux36~13_combout\ : std_logic;
SIGNAL \Mux36~16_combout\ : std_logic;
SIGNAL \Mux36~10_combout\ : std_logic;
SIGNAL \Mux36~11_combout\ : std_logic;
SIGNAL \Mux36~17_combout\ : std_logic;
SIGNAL \Mux36~18_combout\ : std_logic;
SIGNAL \Mux36~19_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Mux36~1_combout\ : std_logic;
SIGNAL \Mux36~7_combout\ : std_logic;
SIGNAL \Mux36~8_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \Mux36~4_combout\ : std_logic;
SIGNAL \Mux36~5_combout\ : std_logic;
SIGNAL \Mux36~6_combout\ : std_logic;
SIGNAL \Mux36~9_combout\ : std_logic;
SIGNAL \Mux36~20_combout\ : std_logic;
SIGNAL \Mux35~10_combout\ : std_logic;
SIGNAL \Mux35~11_combout\ : std_logic;
SIGNAL \Mux35~17_combout\ : std_logic;
SIGNAL \Mux35~18_combout\ : std_logic;
SIGNAL \Mux35~14_combout\ : std_logic;
SIGNAL \Mux35~15_combout\ : std_logic;
SIGNAL \Mux35~12_combout\ : std_logic;
SIGNAL \Mux35~13_combout\ : std_logic;
SIGNAL \Mux35~16_combout\ : std_logic;
SIGNAL \Mux35~19_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \Mux35~1_combout\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \Mux35~4_combout\ : std_logic;
SIGNAL \Mux35~5_combout\ : std_logic;
SIGNAL \Mux35~6_combout\ : std_logic;
SIGNAL \Mux35~7_combout\ : std_logic;
SIGNAL \Mux35~8_combout\ : std_logic;
SIGNAL \Mux35~9_combout\ : std_logic;
SIGNAL \Mux35~20_combout\ : std_logic;
SIGNAL \Mux34~14_combout\ : std_logic;
SIGNAL \Mux34~15_combout\ : std_logic;
SIGNAL \Mux34~12_combout\ : std_logic;
SIGNAL \Mux34~13_combout\ : std_logic;
SIGNAL \Mux34~16_combout\ : std_logic;
SIGNAL \Mux34~10_combout\ : std_logic;
SIGNAL \Mux34~11_combout\ : std_logic;
SIGNAL \Mux34~17_combout\ : std_logic;
SIGNAL \Mux34~18_combout\ : std_logic;
SIGNAL \Mux34~19_combout\ : std_logic;
SIGNAL \Mux34~7_combout\ : std_logic;
SIGNAL \Mux34~8_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux34~1_combout\ : std_logic;
SIGNAL \Mux34~4_combout\ : std_logic;
SIGNAL \Mux34~5_combout\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \Mux34~3_combout\ : std_logic;
SIGNAL \Mux34~6_combout\ : std_logic;
SIGNAL \Mux34~9_combout\ : std_logic;
SIGNAL \Mux34~20_combout\ : std_logic;
SIGNAL \Mux33~10_combout\ : std_logic;
SIGNAL \Mux33~11_combout\ : std_logic;
SIGNAL \Mux33~17_combout\ : std_logic;
SIGNAL \Mux33~18_combout\ : std_logic;
SIGNAL \Mux33~14_combout\ : std_logic;
SIGNAL \Mux33~15_combout\ : std_logic;
SIGNAL \Mux33~12_combout\ : std_logic;
SIGNAL \Mux33~13_combout\ : std_logic;
SIGNAL \Mux33~16_combout\ : std_logic;
SIGNAL \Mux33~19_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \Mux33~5_combout\ : std_logic;
SIGNAL \Mux33~6_combout\ : std_logic;
SIGNAL \Mux33~7_combout\ : std_logic;
SIGNAL \Mux33~8_combout\ : std_logic;
SIGNAL \Mux33~9_combout\ : std_logic;
SIGNAL \Mux33~20_combout\ : std_logic;
SIGNAL \Mux32~10_combout\ : std_logic;
SIGNAL \Mux32~11_combout\ : std_logic;
SIGNAL \Mux32~17_combout\ : std_logic;
SIGNAL \Mux32~18_combout\ : std_logic;
SIGNAL \Mux32~14_combout\ : std_logic;
SIGNAL \Mux32~15_combout\ : std_logic;
SIGNAL \Mux32~12_combout\ : std_logic;
SIGNAL \Mux32~13_combout\ : std_logic;
SIGNAL \Mux32~16_combout\ : std_logic;
SIGNAL \Mux32~19_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Mux32~1_combout\ : std_logic;
SIGNAL \Mux32~7_combout\ : std_logic;
SIGNAL \Mux32~8_combout\ : std_logic;
SIGNAL \Mux32~4_combout\ : std_logic;
SIGNAL \Mux32~5_combout\ : std_logic;
SIGNAL \Mux32~2_combout\ : std_logic;
SIGNAL \Mux32~3_combout\ : std_logic;
SIGNAL \Mux32~6_combout\ : std_logic;
SIGNAL \Mux32~9_combout\ : std_logic;
SIGNAL \Mux32~20_combout\ : std_logic;

BEGIN

ww_clock <= clock;
ww_regWrite <= regWrite;
ww_reset <= reset;
ww_RS <= RS;
ww_RT <= RT;
ww_RD <= RD;
ww_dadosEscrita <= dadosEscrita;
leituraRS <= ww_leituraRS;
leituraRT <= ww_leituraRT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

-- Location: IOOBUF_X9_Y24_N23
\leituraRS[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux31~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[0]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\leituraRS[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux30~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[1]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\leituraRS[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux29~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[2]~output_o\);

-- Location: IOOBUF_X34_Y10_N9
\leituraRS[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux28~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[3]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\leituraRS[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux27~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[4]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\leituraRS[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux26~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[5]~output_o\);

-- Location: IOOBUF_X21_Y0_N16
\leituraRS[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux25~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[6]~output_o\);

-- Location: IOOBUF_X25_Y24_N2
\leituraRS[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux24~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[7]~output_o\);

-- Location: IOOBUF_X30_Y24_N23
\leituraRS[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux23~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[8]~output_o\);

-- Location: IOOBUF_X34_Y9_N2
\leituraRS[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux22~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[9]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\leituraRS[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux21~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[10]~output_o\);

-- Location: IOOBUF_X32_Y24_N16
\leituraRS[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux20~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[11]~output_o\);

-- Location: IOOBUF_X32_Y24_N23
\leituraRS[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux19~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[12]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\leituraRS[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux18~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[13]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\leituraRS[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux17~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[14]~output_o\);

-- Location: IOOBUF_X34_Y20_N16
\leituraRS[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux16~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[15]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\leituraRS[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux15~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[16]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\leituraRS[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux14~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[17]~output_o\);

-- Location: IOOBUF_X13_Y24_N23
\leituraRS[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux13~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[18]~output_o\);

-- Location: IOOBUF_X34_Y17_N2
\leituraRS[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux12~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[19]~output_o\);

-- Location: IOOBUF_X5_Y24_N2
\leituraRS[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux11~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[20]~output_o\);

-- Location: IOOBUF_X5_Y24_N16
\leituraRS[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux10~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[21]~output_o\);

-- Location: IOOBUF_X5_Y24_N9
\leituraRS[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux9~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[22]~output_o\);

-- Location: IOOBUF_X11_Y24_N23
\leituraRS[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux8~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[23]~output_o\);

-- Location: IOOBUF_X3_Y24_N23
\leituraRS[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux7~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[24]~output_o\);

-- Location: IOOBUF_X3_Y24_N9
\leituraRS[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux6~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[25]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\leituraRS[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux5~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[26]~output_o\);

-- Location: IOOBUF_X11_Y24_N9
\leituraRS[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[27]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\leituraRS[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[28]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\leituraRS[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux2~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[29]~output_o\);

-- Location: IOOBUF_X18_Y24_N9
\leituraRS[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[30]~output_o\);

-- Location: IOOBUF_X34_Y9_N16
\leituraRS[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0~20_combout\,
	devoe => ww_devoe,
	o => \leituraRS[31]~output_o\);

-- Location: IOOBUF_X0_Y9_N2
\leituraRT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux63~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[0]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\leituraRT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux62~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[1]~output_o\);

-- Location: IOOBUF_X13_Y0_N16
\leituraRT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux61~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[2]~output_o\);

-- Location: IOOBUF_X34_Y10_N2
\leituraRT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux60~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[3]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\leituraRT[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux59~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[4]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\leituraRT[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux58~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[5]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\leituraRT[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux57~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[6]~output_o\);

-- Location: IOOBUF_X7_Y24_N2
\leituraRT[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux56~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[7]~output_o\);

-- Location: IOOBUF_X7_Y24_N16
\leituraRT[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux55~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[8]~output_o\);

-- Location: IOOBUF_X34_Y8_N16
\leituraRT[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux54~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[9]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\leituraRT[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux53~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[10]~output_o\);

-- Location: IOOBUF_X34_Y17_N16
\leituraRT[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux52~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[11]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\leituraRT[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux51~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[12]~output_o\);

-- Location: IOOBUF_X34_Y11_N2
\leituraRT[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux50~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[13]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\leituraRT[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux49~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[14]~output_o\);

-- Location: IOOBUF_X13_Y24_N2
\leituraRT[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux48~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[15]~output_o\);

-- Location: IOOBUF_X28_Y24_N16
\leituraRT[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux47~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[16]~output_o\);

-- Location: IOOBUF_X0_Y22_N2
\leituraRT[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux46~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[17]~output_o\);

-- Location: IOOBUF_X7_Y24_N9
\leituraRT[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux45~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[18]~output_o\);

-- Location: IOOBUF_X34_Y11_N9
\leituraRT[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux44~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[19]~output_o\);

-- Location: IOOBUF_X0_Y19_N23
\leituraRT[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux43~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[20]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\leituraRT[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux42~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[21]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\leituraRT[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux41~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[22]~output_o\);

-- Location: IOOBUF_X34_Y17_N23
\leituraRT[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux40~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[23]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\leituraRT[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux39~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[24]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\leituraRT[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux38~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[25]~output_o\);

-- Location: IOOBUF_X28_Y24_N9
\leituraRT[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux37~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[26]~output_o\);

-- Location: IOOBUF_X3_Y24_N2
\leituraRT[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux36~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[27]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\leituraRT[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux35~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[28]~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\leituraRT[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux34~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[29]~output_o\);

-- Location: IOOBUF_X23_Y24_N23
\leituraRT[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux33~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[30]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\leituraRT[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux32~20_combout\,
	devoe => ww_devoe,
	o => \leituraRT[31]~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G2
\clock~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X23_Y24_N8
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\dadosEscrita[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(0),
	o => \dadosEscrita[0]~input_o\);

-- Location: LCCOMB_X16_Y9_N26
\regs~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~0_combout\ = (!\reset~input_o\ & \dadosEscrita[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \dadosEscrita[0]~input_o\,
	combout => \regs~0_combout\);

-- Location: IOIBUF_X32_Y24_N8
\RD[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RD(1),
	o => \RD[1]~input_o\);

-- Location: IOIBUF_X25_Y24_N15
\RD[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RD(2),
	o => \RD[2]~input_o\);

-- Location: IOIBUF_X30_Y24_N1
\RD[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RD(3),
	o => \RD[3]~input_o\);

-- Location: IOIBUF_X34_Y19_N15
\RD[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RD(0),
	o => \RD[0]~input_o\);

-- Location: LCCOMB_X24_Y19_N6
\Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~3_combout\ = (\RD[1]~input_o\ & (\RD[2]~input_o\ & (\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~3_combout\);

-- Location: IOIBUF_X25_Y0_N15
\regWrite~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regWrite,
	o => \regWrite~input_o\);

-- Location: IOIBUF_X34_Y19_N8
\RD[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RD(4),
	o => \RD[4]~input_o\);

-- Location: LCCOMB_X23_Y19_N24
\regs[30][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[30][14]~4_combout\ = (\reset~input_o\) # ((\Decoder0~3_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~3_combout\,
	datab => \regWrite~input_o\,
	datac => \RD[4]~input_o\,
	datad => \reset~input_o\,
	combout => \regs[30][14]~4_combout\);

-- Location: FF_X16_Y16_N17
\regs[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][0]~q\);

-- Location: IOIBUF_X23_Y24_N1
\RS[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RS(2),
	o => \RS[2]~input_o\);

-- Location: IOIBUF_X11_Y24_N1
\RS[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RS(3),
	o => \RS[3]~input_o\);

-- Location: LCCOMB_X24_Y19_N2
\Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = (\RD[1]~input_o\ & (!\RD[2]~input_o\ & (\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~1_combout\);

-- Location: LCCOMB_X23_Y19_N20
\regs[26][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[26][7]~2_combout\ = (\reset~input_o\) # ((\Decoder0~1_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~1_combout\,
	datab => \regWrite~input_o\,
	datac => \RD[4]~input_o\,
	datad => \reset~input_o\,
	combout => \regs[26][7]~2_combout\);

-- Location: FF_X16_Y10_N1
\regs[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][0]~q\);

-- Location: LCCOMB_X24_Y19_N4
\Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~2_combout\ = (\RD[1]~input_o\ & (!\RD[2]~input_o\ & (!\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~2_combout\);

-- Location: LCCOMB_X23_Y19_N22
\regs[18][14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[18][14]~3_combout\ = (\reset~input_o\) # ((\Decoder0~2_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datab => \regWrite~input_o\,
	datac => \RD[4]~input_o\,
	datad => \reset~input_o\,
	combout => \regs[18][14]~3_combout\);

-- Location: FF_X16_Y10_N3
\regs[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][0]~q\);

-- Location: LCCOMB_X16_Y10_N0
\Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[26][0]~q\)) # (!\RS[3]~input_o\ & ((\regs[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][0]~q\,
	datad => \regs[18][0]~q\,
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X24_Y19_N24
\Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = (\RD[1]~input_o\ & (\RD[2]~input_o\ & (!\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~0_combout\);

-- Location: LCCOMB_X23_Y19_N10
\regs[22][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[22][9]~1_combout\ = (\reset~input_o\) # ((\RD[4]~input_o\ & (\Decoder0~0_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~0_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[22][9]~1_combout\);

-- Location: FF_X16_Y13_N9
\regs[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][0]~q\);

-- Location: LCCOMB_X16_Y13_N8
\Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\Mux31~0_combout\ & ((\regs[30][0]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux31~0_combout\ & (((\regs[22][0]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][0]~q\,
	datab => \Mux31~0_combout\,
	datac => \regs[22][0]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux31~1_combout\);

-- Location: LCCOMB_X24_Y19_N22
\Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~15_combout\ = (\RD[1]~input_o\ & (\RD[2]~input_o\ & (\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~15_combout\);

-- Location: LCCOMB_X23_Y19_N16
\regs[31][0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[31][0]~16_combout\ = (\reset~input_o\) # ((\RD[4]~input_o\ & (\Decoder0~15_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~15_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[31][0]~16_combout\);

-- Location: FF_X14_Y18_N11
\regs[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][0]~q\);

-- Location: LCCOMB_X24_Y19_N8
\Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~12_combout\ = (\RD[1]~input_o\ & (!\RD[2]~input_o\ & (\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~12_combout\);

-- Location: LCCOMB_X24_Y18_N20
\regs[27][11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[27][11]~13_combout\ = (\reset~input_o\) # ((\Decoder0~12_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[27][11]~13_combout\);

-- Location: FF_X14_Y18_N9
\regs[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][0]~q\);

-- Location: LCCOMB_X24_Y19_N28
\Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~14_combout\ = (\RD[1]~input_o\ & (!\RD[2]~input_o\ & (!\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~14_combout\);

-- Location: LCCOMB_X23_Y19_N14
\regs[19][14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[19][14]~15_combout\ = (\reset~input_o\) # ((\RD[4]~input_o\ & (\Decoder0~14_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~14_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[19][14]~15_combout\);

-- Location: FF_X14_Y17_N27
\regs[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][0]~q\);

-- Location: LCCOMB_X24_Y19_N10
\Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~13_combout\ = (\RD[1]~input_o\ & (\RD[2]~input_o\ & (!\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~13_combout\);

-- Location: LCCOMB_X24_Y18_N14
\regs[23][14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[23][14]~14_combout\ = (\reset~input_o\) # ((\regWrite~input_o\ & (\Decoder0~13_combout\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \regWrite~input_o\,
	datac => \Decoder0~13_combout\,
	datad => \RD[4]~input_o\,
	combout => \regs[23][14]~14_combout\);

-- Location: FF_X14_Y17_N25
\regs[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][0]~q\);

-- Location: LCCOMB_X14_Y17_N24
\Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[23][0]~q\))) # (!\RS[2]~input_o\ & (\regs[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][0]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][0]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux31~7_combout\);

-- Location: LCCOMB_X14_Y18_N8
\Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = (\RS[3]~input_o\ & ((\Mux31~7_combout\ & (\regs[31][0]~q\)) # (!\Mux31~7_combout\ & ((\regs[27][0]~q\))))) # (!\RS[3]~input_o\ & (((\Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[31][0]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][0]~q\,
	datad => \Mux31~7_combout\,
	combout => \Mux31~8_combout\);

-- Location: IOIBUF_X21_Y24_N8
\RS[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RS(1),
	o => \RS[1]~input_o\);

-- Location: IOIBUF_X25_Y24_N22
\RS[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RS(0),
	o => \RS[0]~input_o\);

-- Location: LCCOMB_X24_Y19_N20
\Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~10_combout\ = (!\RD[1]~input_o\ & (!\RD[2]~input_o\ & (!\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~10_combout\);

-- Location: LCCOMB_X24_Y18_N24
\regs[16][14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[16][14]~11_combout\ = (\reset~input_o\) # ((\Decoder0~10_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~10_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[16][14]~11_combout\);

-- Location: FF_X17_Y10_N19
\regs[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][0]~q\);

-- Location: LCCOMB_X24_Y19_N26
\Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~9_combout\ = (!\RD[1]~input_o\ & (!\RD[2]~input_o\ & (\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~9_combout\);

-- Location: LCCOMB_X24_Y18_N6
\regs[24][14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[24][14]~10_combout\ = (\reset~input_o\) # ((\Decoder0~9_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~9_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[24][14]~10_combout\);

-- Location: FF_X17_Y10_N9
\regs[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][0]~q\);

-- Location: LCCOMB_X17_Y10_N8
\Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[24][0]~q\))) # (!\RS[3]~input_o\ & (\regs[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[16][0]~q\,
	datac => \regs[24][0]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux31~4_combout\);

-- Location: LCCOMB_X24_Y19_N16
\Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~8_combout\ = (!\RD[1]~input_o\ & (\RD[2]~input_o\ & (!\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~8_combout\);

-- Location: LCCOMB_X24_Y18_N12
\regs[20][14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[20][14]~9_combout\ = (\reset~input_o\) # ((\Decoder0~8_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~8_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[20][14]~9_combout\);

-- Location: FF_X18_Y10_N1
\regs[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][0]~q\);

-- Location: LCCOMB_X24_Y19_N30
\Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~11_combout\ = (!\RD[1]~input_o\ & (\RD[2]~input_o\ & (\RD[3]~input_o\ & !\RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~11_combout\);

-- Location: LCCOMB_X24_Y18_N10
\regs[28][14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[28][14]~12_combout\ = (\reset~input_o\) # ((\Decoder0~11_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[28][14]~12_combout\);

-- Location: FF_X18_Y10_N11
\regs[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][0]~q\);

-- Location: LCCOMB_X18_Y10_N0
\Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = (\Mux31~4_combout\ & (((\regs[28][0]~q\)) # (!\RS[2]~input_o\))) # (!\Mux31~4_combout\ & (\RS[2]~input_o\ & (\regs[20][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~4_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][0]~q\,
	datad => \regs[28][0]~q\,
	combout => \Mux31~5_combout\);

-- Location: LCCOMB_X24_Y19_N18
\Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~5_combout\ = (!\RD[1]~input_o\ & (\RD[2]~input_o\ & (!\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~5_combout\);

-- Location: LCCOMB_X24_Y18_N16
\regs[21][23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[21][23]~6_combout\ = (\reset~input_o\) # ((\Decoder0~5_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~5_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[21][23]~6_combout\);

-- Location: FF_X12_Y10_N25
\regs[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][0]~q\);

-- Location: LCCOMB_X24_Y19_N12
\Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~6_combout\ = (!\RD[1]~input_o\ & (!\RD[2]~input_o\ & (!\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~6_combout\);

-- Location: LCCOMB_X24_Y18_N2
\regs[17][14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[17][14]~7_combout\ = (\reset~input_o\) # ((\Decoder0~6_combout\ & (\regWrite~input_o\ & \RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~6_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[17][14]~7_combout\);

-- Location: FF_X12_Y10_N3
\regs[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][0]~q\);

-- Location: LCCOMB_X12_Y10_N24
\Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[21][0]~q\)) # (!\RS[2]~input_o\ & ((\regs[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][0]~q\,
	datad => \regs[17][0]~q\,
	combout => \Mux31~2_combout\);

-- Location: LCCOMB_X24_Y19_N0
\Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~4_combout\ = (!\RD[1]~input_o\ & (!\RD[2]~input_o\ & (\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~4_combout\);

-- Location: LCCOMB_X23_Y19_N26
\regs[25][14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[25][14]~5_combout\ = (\reset~input_o\) # ((\RD[4]~input_o\ & (\Decoder0~4_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~4_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[25][14]~5_combout\);

-- Location: FF_X12_Y12_N25
\regs[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][0]~q\);

-- Location: LCCOMB_X24_Y19_N14
\Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder0~7_combout\ = (!\RD[1]~input_o\ & (\RD[2]~input_o\ & (\RD[3]~input_o\ & \RD[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[1]~input_o\,
	datab => \RD[2]~input_o\,
	datac => \RD[3]~input_o\,
	datad => \RD[0]~input_o\,
	combout => \Decoder0~7_combout\);

-- Location: LCCOMB_X23_Y19_N4
\regs[29][14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[29][14]~8_combout\ = (\reset~input_o\) # ((\RD[4]~input_o\ & (\Decoder0~7_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~7_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[29][14]~8_combout\);

-- Location: FF_X12_Y12_N19
\regs[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][0]~q\);

-- Location: LCCOMB_X12_Y12_N24
\Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = (\Mux31~2_combout\ & (((\regs[29][0]~q\)) # (!\RS[3]~input_o\))) # (!\Mux31~2_combout\ & (\RS[3]~input_o\ & (\regs[25][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][0]~q\,
	datad => \regs[29][0]~q\,
	combout => \Mux31~3_combout\);

-- Location: LCCOMB_X16_Y10_N28
\Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\) # (\Mux31~3_combout\)))) # (!\RS[0]~input_o\ & (\Mux31~5_combout\ & (!\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux31~5_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux31~3_combout\,
	combout => \Mux31~6_combout\);

-- Location: LCCOMB_X16_Y10_N6
\Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = (\RS[1]~input_o\ & ((\Mux31~6_combout\ & ((\Mux31~8_combout\))) # (!\Mux31~6_combout\ & (\Mux31~1_combout\)))) # (!\RS[1]~input_o\ & (((\Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~1_combout\,
	datab => \Mux31~8_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux31~6_combout\,
	combout => \Mux31~9_combout\);

-- Location: IOIBUF_X21_Y24_N15
\RS[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RS(4),
	o => \RS[4]~input_o\);

-- Location: LCCOMB_X23_Y19_N6
\regs[15][6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[15][6]~32_combout\ = (\reset~input_o\) # ((!\RD[4]~input_o\ & (\Decoder0~15_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~15_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[15][6]~32_combout\);

-- Location: FF_X16_Y9_N27
\regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~0_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][0]~q\);

-- Location: LCCOMB_X24_Y18_N22
\regs[12][14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[12][14]~31_combout\ = (\reset~input_o\) # ((\Decoder0~11_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~11_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[12][14]~31_combout\);

-- Location: FF_X17_Y9_N19
\regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][0]~q\);

-- Location: LCCOMB_X23_Y19_N12
\regs[14][1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[14][1]~30_combout\ = (\reset~input_o\) # ((\Decoder0~3_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~3_combout\,
	datab => \regWrite~input_o\,
	datac => \RD[4]~input_o\,
	datad => \reset~input_o\,
	combout => \regs[14][1]~30_combout\);

-- Location: FF_X17_Y9_N25
\regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][0]~q\);

-- Location: LCCOMB_X17_Y9_N24
\Mux31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~17_combout\ = (\RS[1]~input_o\ & (((\regs[14][0]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[12][0]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[12][0]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[14][0]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux31~17_combout\);

-- Location: LCCOMB_X23_Y19_N18
\regs[13][12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[13][12]~29_combout\ = (\reset~input_o\) # ((!\RD[4]~input_o\ & (\Decoder0~7_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~7_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[13][12]~29_combout\);

-- Location: FF_X16_Y9_N1
\regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][0]~q\);

-- Location: LCCOMB_X16_Y10_N26
\Mux31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~18_combout\ = (\RS[0]~input_o\ & ((\Mux31~17_combout\ & (\regs[15][0]~q\)) # (!\Mux31~17_combout\ & ((\regs[13][0]~q\))))) # (!\RS[0]~input_o\ & (((\Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[15][0]~q\,
	datac => \Mux31~17_combout\,
	datad => \regs[13][0]~q\,
	combout => \Mux31~18_combout\);

-- Location: LCCOMB_X24_Y15_N20
\regs[3][8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[3][8]~28_combout\ = (\reset~input_o\) # ((\Decoder0~14_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~14_combout\,
	datab => \reset~input_o\,
	datac => \regWrite~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[3][8]~28_combout\);

-- Location: FF_X21_Y13_N3
\regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][0]~q\);

-- Location: LCCOMB_X23_Y19_N8
\regs[2][8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[2][8]~25_combout\ = (\reset~input_o\) # ((\Decoder0~2_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~2_combout\,
	datab => \regWrite~input_o\,
	datac => \RD[4]~input_o\,
	datad => \reset~input_o\,
	combout => \regs[2][8]~25_combout\);

-- Location: FF_X21_Y13_N1
\regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][0]~q\);

-- Location: LCCOMB_X24_Y18_N18
\regs[1][7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[1][7]~26_combout\ = (\reset~input_o\) # ((\Decoder0~6_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~6_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[1][7]~26_combout\);

-- Location: FF_X22_Y14_N9
\regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][0]~q\);

-- Location: LCCOMB_X24_Y18_N28
\regs[0][31]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[0][31]~27_combout\ = (\reset~input_o\) # ((\Decoder0~10_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~10_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[0][31]~27_combout\);

-- Location: FF_X23_Y13_N25
\regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][0]~q\);

-- Location: LCCOMB_X22_Y14_N8
\Mux31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~14_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[1][0]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[1][0]~q\,
	datad => \regs[0][0]~q\,
	combout => \Mux31~14_combout\);

-- Location: LCCOMB_X21_Y13_N0
\Mux31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~15_combout\ = (\RS[1]~input_o\ & ((\Mux31~14_combout\ & (\regs[3][0]~q\)) # (!\Mux31~14_combout\ & ((\regs[2][0]~q\))))) # (!\RS[1]~input_o\ & (((\Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[3][0]~q\,
	datac => \regs[2][0]~q\,
	datad => \Mux31~14_combout\,
	combout => \Mux31~15_combout\);

-- Location: LCCOMB_X24_Y18_N8
\regs[7][13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[7][13]~24_combout\ = (\reset~input_o\) # ((\regWrite~input_o\ & (\Decoder0~13_combout\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \regWrite~input_o\,
	datac => \Decoder0~13_combout\,
	datad => \RD[4]~input_o\,
	combout => \regs[7][13]~24_combout\);

-- Location: FF_X11_Y17_N27
\regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][0]~q\);

-- Location: LCCOMB_X24_Y18_N4
\regs[5][11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[5][11]~21_combout\ = (\reset~input_o\) # ((\Decoder0~5_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~5_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[5][11]~21_combout\);

-- Location: FF_X12_Y17_N17
\regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][0]~q\);

-- Location: LCCOMB_X23_Y19_N30
\regs[6][11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[6][11]~22_combout\ = (\reset~input_o\) # ((!\RD[4]~input_o\ & (\Decoder0~0_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~0_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[6][11]~22_combout\);

-- Location: FF_X11_Y17_N9
\regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][0]~q\);

-- Location: LCCOMB_X24_Y18_N30
\regs[4][20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[4][20]~23_combout\ = (\reset~input_o\) # ((\Decoder0~8_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~8_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[4][20]~23_combout\);

-- Location: FF_X12_Y17_N27
\regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][0]~q\);

-- Location: LCCOMB_X11_Y17_N8
\Mux31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[6][0]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[6][0]~q\,
	datad => \regs[4][0]~q\,
	combout => \Mux31~12_combout\);

-- Location: LCCOMB_X12_Y17_N16
\Mux31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~13_combout\ = (\RS[0]~input_o\ & ((\Mux31~12_combout\ & (\regs[7][0]~q\)) # (!\Mux31~12_combout\ & ((\regs[5][0]~q\))))) # (!\RS[0]~input_o\ & (((\Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][0]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][0]~q\,
	datad => \Mux31~12_combout\,
	combout => \Mux31~13_combout\);

-- Location: LCCOMB_X16_Y10_N16
\Mux31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~16_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\) # (\Mux31~13_combout\)))) # (!\RS[2]~input_o\ & (\Mux31~15_combout\ & (!\RS[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux31~15_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux31~13_combout\,
	combout => \Mux31~16_combout\);

-- Location: LCCOMB_X24_Y18_N26
\regs[11][6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[11][6]~20_combout\ = (\reset~input_o\) # ((\Decoder0~12_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[11][6]~20_combout\);

-- Location: FF_X17_Y11_N11
\regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][0]~q\);

-- Location: LCCOMB_X23_Y19_N2
\regs[10][2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[10][2]~17_combout\ = (\reset~input_o\) # ((\Decoder0~1_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~1_combout\,
	datab => \regWrite~input_o\,
	datac => \RD[4]~input_o\,
	datad => \reset~input_o\,
	combout => \regs[10][2]~17_combout\);

-- Location: FF_X17_Y11_N17
\regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][0]~q\);

-- Location: LCCOMB_X24_Y18_N0
\regs[8][26]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[8][26]~19_combout\ = (\reset~input_o\) # ((\Decoder0~9_combout\ & (\regWrite~input_o\ & !\RD[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~9_combout\,
	datab => \regWrite~input_o\,
	datac => \reset~input_o\,
	datad => \RD[4]~input_o\,
	combout => \regs[8][26]~19_combout\);

-- Location: FF_X18_Y11_N19
\regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][0]~q\);

-- Location: LCCOMB_X23_Y19_N28
\regs[9][16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs[9][16]~18_combout\ = (\reset~input_o\) # ((!\RD[4]~input_o\ & (\Decoder0~4_combout\ & \regWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RD[4]~input_o\,
	datab => \Decoder0~4_combout\,
	datac => \regWrite~input_o\,
	datad => \reset~input_o\,
	combout => \regs[9][16]~18_combout\);

-- Location: FF_X18_Y11_N17
\regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~0_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][0]~q\);

-- Location: LCCOMB_X18_Y11_N16
\Mux31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~10_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[9][0]~q\))) # (!\RS[0]~input_o\ & (\regs[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][0]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[9][0]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux31~10_combout\);

-- Location: LCCOMB_X17_Y11_N16
\Mux31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~11_combout\ = (\RS[1]~input_o\ & ((\Mux31~10_combout\ & (\regs[11][0]~q\)) # (!\Mux31~10_combout\ & ((\regs[10][0]~q\))))) # (!\RS[1]~input_o\ & (((\Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[11][0]~q\,
	datac => \regs[10][0]~q\,
	datad => \Mux31~10_combout\,
	combout => \Mux31~11_combout\);

-- Location: LCCOMB_X16_Y10_N12
\Mux31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~19_combout\ = (\Mux31~16_combout\ & ((\Mux31~18_combout\) # ((!\RS[3]~input_o\)))) # (!\Mux31~16_combout\ & (((\RS[3]~input_o\ & \Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~18_combout\,
	datab => \Mux31~16_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux31~11_combout\,
	combout => \Mux31~19_combout\);

-- Location: LCCOMB_X16_Y10_N22
\Mux31~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~20_combout\ = (\RS[4]~input_o\ & (\Mux31~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~9_combout\,
	datab => \RS[4]~input_o\,
	datad => \Mux31~19_combout\,
	combout => \Mux31~20_combout\);

-- Location: IOIBUF_X16_Y0_N1
\dadosEscrita[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(1),
	o => \dadosEscrita[1]~input_o\);

-- Location: LCCOMB_X16_Y9_N14
\regs~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~33_combout\ = (\dadosEscrita[1]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dadosEscrita[1]~input_o\,
	datac => \reset~input_o\,
	combout => \regs~33_combout\);

-- Location: FF_X18_Y14_N1
\regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][1]~q\);

-- Location: FF_X18_Y14_N19
\regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][1]~q\);

-- Location: LCCOMB_X18_Y14_N0
\Mux30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][1]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][1]~q\,
	datad => \regs[8][1]~q\,
	combout => \Mux30~12_combout\);

-- Location: FF_X17_Y15_N27
\regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][1]~q\);

-- Location: FF_X17_Y11_N13
\regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][1]~q\);

-- Location: LCCOMB_X17_Y15_N26
\Mux30~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~13_combout\ = (\Mux30~12_combout\ & (((\regs[11][1]~q\)) # (!\RS[0]~input_o\))) # (!\Mux30~12_combout\ & (\RS[0]~input_o\ & (\regs[9][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][1]~q\,
	datad => \regs[11][1]~q\,
	combout => \Mux30~13_combout\);

-- Location: FF_X22_Y12_N27
\regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][1]~q\);

-- Location: FF_X23_Y12_N17
\regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][1]~q\);

-- Location: FF_X22_Y12_N9
\regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][1]~q\);

-- Location: FF_X23_Y13_N27
\regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][1]~q\);

-- Location: LCCOMB_X22_Y12_N8
\Mux30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][1]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][1]~q\,
	datad => \regs[0][1]~q\,
	combout => \Mux30~14_combout\);

-- Location: LCCOMB_X23_Y12_N16
\Mux30~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~15_combout\ = (\RS[0]~input_o\ & ((\Mux30~14_combout\ & (\regs[3][1]~q\)) # (!\Mux30~14_combout\ & ((\regs[1][1]~q\))))) # (!\RS[0]~input_o\ & (((\Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][1]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][1]~q\,
	datad => \Mux30~14_combout\,
	combout => \Mux30~15_combout\);

-- Location: LCCOMB_X17_Y15_N20
\Mux30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~16_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\Mux30~13_combout\)) # (!\RS[3]~input_o\ & ((\Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \Mux30~13_combout\,
	datad => \Mux30~15_combout\,
	combout => \Mux30~16_combout\);

-- Location: FF_X16_Y9_N15
\regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~33_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][1]~q\);

-- Location: FF_X17_Y9_N15
\regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][1]~q\);

-- Location: FF_X16_Y9_N29
\regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][1]~q\);

-- Location: LCCOMB_X16_Y9_N28
\Mux30~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~17_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[13][1]~q\))) # (!\RS[0]~input_o\ & (\regs[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[12][1]~q\,
	datac => \regs[13][1]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux30~17_combout\);

-- Location: FF_X17_Y9_N29
\regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][1]~q\);

-- Location: LCCOMB_X16_Y10_N30
\Mux30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~18_combout\ = (\Mux30~17_combout\ & ((\regs[15][1]~q\) # ((!\RS[1]~input_o\)))) # (!\Mux30~17_combout\ & (((\RS[1]~input_o\ & \regs[14][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][1]~q\,
	datab => \Mux30~17_combout\,
	datac => \RS[1]~input_o\,
	datad => \regs[14][1]~q\,
	combout => \Mux30~18_combout\);

-- Location: FF_X17_Y17_N11
\regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][1]~q\);

-- Location: FF_X17_Y17_N25
\regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][1]~q\);

-- Location: FF_X12_Y17_N29
\regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][1]~q\);

-- Location: FF_X12_Y17_N7
\regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][1]~q\);

-- Location: LCCOMB_X12_Y17_N28
\Mux30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~10_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[5][1]~q\)) # (!\RS[0]~input_o\ & ((\regs[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][1]~q\,
	datad => \regs[4][1]~q\,
	combout => \Mux30~10_combout\);

-- Location: LCCOMB_X17_Y17_N24
\Mux30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~11_combout\ = (\RS[1]~input_o\ & ((\Mux30~10_combout\ & (\regs[7][1]~q\)) # (!\Mux30~10_combout\ & ((\regs[6][1]~q\))))) # (!\RS[1]~input_o\ & (((\Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][1]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][1]~q\,
	datad => \Mux30~10_combout\,
	combout => \Mux30~11_combout\);

-- Location: LCCOMB_X16_Y10_N8
\Mux30~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~19_combout\ = (\RS[2]~input_o\ & ((\Mux30~16_combout\ & (\Mux30~18_combout\)) # (!\Mux30~16_combout\ & ((\Mux30~11_combout\))))) # (!\RS[2]~input_o\ & (\Mux30~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux30~16_combout\,
	datac => \Mux30~18_combout\,
	datad => \Mux30~11_combout\,
	combout => \Mux30~19_combout\);

-- Location: FF_X12_Y15_N1
\regs[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][1]~q\);

-- Location: FF_X12_Y15_N27
\regs[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][1]~q\);

-- Location: LCCOMB_X12_Y15_N0
\Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][1]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][1]~q\,
	datad => \regs[17][1]~q\,
	combout => \Mux30~0_combout\);

-- Location: FF_X17_Y15_N1
\regs[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][1]~q\);

-- Location: FF_X12_Y12_N13
\regs[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][1]~q\);

-- Location: LCCOMB_X17_Y15_N0
\Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\RS[2]~input_o\ & ((\Mux30~0_combout\ & ((\regs[29][1]~q\))) # (!\Mux30~0_combout\ & (\regs[21][1]~q\)))) # (!\RS[2]~input_o\ & (\Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux30~0_combout\,
	datac => \regs[21][1]~q\,
	datad => \regs[29][1]~q\,
	combout => \Mux30~1_combout\);

-- Location: FF_X18_Y17_N19
\regs[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][1]~q\);

-- Location: FF_X18_Y17_N9
\regs[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][1]~q\);

-- Location: FF_X22_Y17_N1
\regs[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][1]~q\);

-- Location: FF_X22_Y11_N17
\regs[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][1]~q\);

-- Location: LCCOMB_X22_Y11_N16
\Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~7_combout\ = (\RS[3]~input_o\ & (((\regs[27][1]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[19][1]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[19][1]~q\,
	datac => \regs[27][1]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux30~7_combout\);

-- Location: LCCOMB_X18_Y17_N8
\Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~8_combout\ = (\RS[2]~input_o\ & ((\Mux30~7_combout\ & (\regs[31][1]~q\)) # (!\Mux30~7_combout\ & ((\regs[23][1]~q\))))) # (!\RS[2]~input_o\ & (((\Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[31][1]~q\,
	datac => \regs[23][1]~q\,
	datad => \Mux30~7_combout\,
	combout => \Mux30~8_combout\);

-- Location: FF_X13_Y13_N1
\regs[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][1]~q\);

-- Location: FF_X14_Y10_N1
\regs[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][1]~q\);

-- Location: LCCOMB_X13_Y13_N0
\Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[22][1]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[22][1]~q\,
	datad => \regs[18][1]~q\,
	combout => \Mux30~2_combout\);

-- Location: FF_X16_Y10_N25
\regs[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][1]~q\);

-- Location: FF_X14_Y10_N27
\regs[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][1]~q\);

-- Location: LCCOMB_X16_Y10_N24
\Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = (\Mux30~2_combout\ & (((\regs[30][1]~q\)) # (!\RS[3]~input_o\))) # (!\Mux30~2_combout\ & (\RS[3]~input_o\ & (\regs[26][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][1]~q\,
	datad => \regs[30][1]~q\,
	combout => \Mux30~3_combout\);

-- Location: FF_X19_Y12_N1
\regs[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][1]~q\);

-- Location: FF_X19_Y12_N3
\regs[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][1]~q\);

-- Location: LCCOMB_X19_Y12_N0
\Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][1]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][1]~q\,
	datad => \regs[16][1]~q\,
	combout => \Mux30~4_combout\);

-- Location: FF_X16_Y12_N1
\regs[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][1]~q\);

-- Location: FF_X16_Y12_N19
\regs[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~33_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][1]~q\);

-- Location: LCCOMB_X16_Y12_N0
\Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = (\RS[3]~input_o\ & ((\Mux30~4_combout\ & ((\regs[28][1]~q\))) # (!\Mux30~4_combout\ & (\regs[24][1]~q\)))) # (!\RS[3]~input_o\ & (\Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux30~4_combout\,
	datac => \regs[24][1]~q\,
	datad => \regs[28][1]~q\,
	combout => \Mux30~5_combout\);

-- Location: LCCOMB_X16_Y10_N10
\Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\Mux30~3_combout\)) # (!\RS[1]~input_o\ & ((\Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux30~3_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux30~5_combout\,
	combout => \Mux30~6_combout\);

-- Location: LCCOMB_X16_Y10_N20
\Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~9_combout\ = (\RS[0]~input_o\ & ((\Mux30~6_combout\ & ((\Mux30~8_combout\))) # (!\Mux30~6_combout\ & (\Mux30~1_combout\)))) # (!\RS[0]~input_o\ & (((\Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux30~1_combout\,
	datac => \Mux30~8_combout\,
	datad => \Mux30~6_combout\,
	combout => \Mux30~9_combout\);

-- Location: LCCOMB_X16_Y10_N18
\Mux30~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~20_combout\ = (\RS[4]~input_o\ & ((\Mux30~9_combout\))) # (!\RS[4]~input_o\ & (\Mux30~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RS[4]~input_o\,
	datac => \Mux30~19_combout\,
	datad => \Mux30~9_combout\,
	combout => \Mux30~20_combout\);

-- Location: IOIBUF_X0_Y8_N1
\dadosEscrita[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(2),
	o => \dadosEscrita[2]~input_o\);

-- Location: LCCOMB_X16_Y9_N18
\regs~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~34_combout\ = (\dadosEscrita[2]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dadosEscrita[2]~input_o\,
	datac => \reset~input_o\,
	combout => \regs~34_combout\);

-- Location: FF_X14_Y13_N17
\regs[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][2]~q\);

-- Location: FF_X14_Y10_N21
\regs[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][2]~q\);

-- Location: LCCOMB_X14_Y13_N16
\Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[26][2]~q\)) # (!\RS[3]~input_o\ & ((\regs[18][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][2]~q\,
	datad => \regs[18][2]~q\,
	combout => \Mux29~0_combout\);

-- Location: FF_X16_Y13_N19
\regs[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][2]~q\);

-- Location: FF_X14_Y10_N7
\regs[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][2]~q\);

-- Location: LCCOMB_X16_Y13_N18
\Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\Mux29~0_combout\ & (((\regs[30][2]~q\)) # (!\RS[2]~input_o\))) # (!\Mux29~0_combout\ & (\RS[2]~input_o\ & (\regs[22][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][2]~q\,
	datad => \regs[30][2]~q\,
	combout => \Mux29~1_combout\);

-- Location: FF_X18_Y10_N7
\regs[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][2]~q\);

-- Location: FF_X18_Y10_N13
\regs[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][2]~q\);

-- Location: FF_X17_Y10_N15
\regs[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][2]~q\);

-- Location: FF_X17_Y10_N29
\regs[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][2]~q\);

-- Location: LCCOMB_X17_Y10_N28
\Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[24][2]~q\))) # (!\RS[3]~input_o\ & (\regs[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[16][2]~q\,
	datac => \regs[24][2]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux29~4_combout\);

-- Location: LCCOMB_X18_Y10_N12
\Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~5_combout\ = (\RS[2]~input_o\ & ((\Mux29~4_combout\ & (\regs[28][2]~q\)) # (!\Mux29~4_combout\ & ((\regs[20][2]~q\))))) # (!\RS[2]~input_o\ & (((\Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][2]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][2]~q\,
	datad => \Mux29~4_combout\,
	combout => \Mux29~5_combout\);

-- Location: FF_X12_Y10_N23
\regs[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][2]~q\);

-- Location: FF_X12_Y10_N29
\regs[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][2]~q\);

-- Location: LCCOMB_X12_Y10_N28
\Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = (\RS[2]~input_o\ & (((\regs[21][2]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[17][2]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[17][2]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][2]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux29~2_combout\);

-- Location: FF_X12_Y12_N23
\regs[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][2]~q\);

-- Location: FF_X12_Y12_N17
\regs[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][2]~q\);

-- Location: LCCOMB_X12_Y12_N22
\Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = (\Mux29~2_combout\ & (((\regs[29][2]~q\)) # (!\RS[3]~input_o\))) # (!\Mux29~2_combout\ & (\RS[3]~input_o\ & (\regs[25][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][2]~q\,
	datad => \regs[29][2]~q\,
	combout => \Mux29~3_combout\);

-- Location: LCCOMB_X12_Y10_N8
\Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\Mux29~3_combout\))) # (!\RS[0]~input_o\ & (\Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~5_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux29~3_combout\,
	datad => \RS[0]~input_o\,
	combout => \Mux29~6_combout\);

-- Location: FF_X14_Y18_N23
\regs[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][2]~q\);

-- Location: FF_X14_Y18_N21
\regs[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][2]~q\);

-- Location: FF_X14_Y17_N23
\regs[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][2]~q\);

-- Location: FF_X14_Y17_N21
\regs[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][2]~q\);

-- Location: LCCOMB_X14_Y17_N20
\Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~7_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[23][2]~q\))) # (!\RS[2]~input_o\ & (\regs[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][2]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][2]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux29~7_combout\);

-- Location: LCCOMB_X14_Y18_N20
\Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~8_combout\ = (\RS[3]~input_o\ & ((\Mux29~7_combout\ & (\regs[31][2]~q\)) # (!\Mux29~7_combout\ & ((\regs[27][2]~q\))))) # (!\RS[3]~input_o\ & (((\Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[31][2]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][2]~q\,
	datad => \Mux29~7_combout\,
	combout => \Mux29~8_combout\);

-- Location: LCCOMB_X12_Y10_N10
\Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~9_combout\ = (\Mux29~6_combout\ & (((\Mux29~8_combout\) # (!\RS[1]~input_o\)))) # (!\Mux29~6_combout\ & (\Mux29~1_combout\ & (\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux29~6_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux29~8_combout\,
	combout => \Mux29~9_combout\);

-- Location: FF_X17_Y14_N11
\regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][2]~q\);

-- Location: FF_X18_Y14_N13
\regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][2]~q\);

-- Location: FF_X18_Y14_N15
\regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][2]~q\);

-- Location: FF_X17_Y14_N9
\regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][2]~q\);

-- Location: LCCOMB_X17_Y14_N8
\Mux29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~10_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[9][2]~q\))) # (!\RS[0]~input_o\ & (\regs[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][2]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[9][2]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux29~10_combout\);

-- Location: LCCOMB_X18_Y14_N12
\Mux29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~11_combout\ = (\RS[1]~input_o\ & ((\Mux29~10_combout\ & (\regs[11][2]~q\)) # (!\Mux29~10_combout\ & ((\regs[10][2]~q\))))) # (!\RS[1]~input_o\ & (((\Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[11][2]~q\,
	datac => \regs[10][2]~q\,
	datad => \Mux29~10_combout\,
	combout => \Mux29~11_combout\);

-- Location: FF_X21_Y13_N23
\regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][2]~q\);

-- Location: FF_X23_Y13_N13
\regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][2]~q\);

-- Location: FF_X23_Y13_N31
\regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][2]~q\);

-- Location: LCCOMB_X23_Y13_N12
\Mux29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~14_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[1][2]~q\)) # (!\RS[0]~input_o\ & ((\regs[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][2]~q\,
	datad => \regs[0][2]~q\,
	combout => \Mux29~14_combout\);

-- Location: FF_X21_Y13_N21
\regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][2]~q\);

-- Location: LCCOMB_X21_Y13_N20
\Mux29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~15_combout\ = (\Mux29~14_combout\ & ((\regs[3][2]~q\) # ((!\RS[1]~input_o\)))) # (!\Mux29~14_combout\ & (((\regs[2][2]~q\ & \RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][2]~q\,
	datab => \Mux29~14_combout\,
	datac => \regs[2][2]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux29~15_combout\);

-- Location: FF_X12_Y17_N11
\regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][2]~q\);

-- Location: FF_X13_Y17_N1
\regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][2]~q\);

-- Location: LCCOMB_X13_Y17_N0
\Mux29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~12_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[6][2]~q\))) # (!\RS[1]~input_o\ & (\regs[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][2]~q\,
	datac => \regs[6][2]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux29~12_combout\);

-- Location: FF_X12_Y17_N9
\regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][2]~q\);

-- Location: FF_X13_Y17_N3
\regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][2]~q\);

-- Location: LCCOMB_X12_Y17_N8
\Mux29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~13_combout\ = (\RS[0]~input_o\ & ((\Mux29~12_combout\ & ((\regs[7][2]~q\))) # (!\Mux29~12_combout\ & (\regs[5][2]~q\)))) # (!\RS[0]~input_o\ & (\Mux29~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux29~12_combout\,
	datac => \regs[5][2]~q\,
	datad => \regs[7][2]~q\,
	combout => \Mux29~13_combout\);

-- Location: LCCOMB_X12_Y10_N12
\Mux29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~16_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\Mux29~13_combout\))) # (!\RS[2]~input_o\ & (\Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \Mux29~15_combout\,
	datad => \Mux29~13_combout\,
	combout => \Mux29~16_combout\);

-- Location: FF_X16_Y9_N17
\regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][2]~q\);

-- Location: FF_X16_Y9_N19
\regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~34_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][2]~q\);

-- Location: FF_X17_Y9_N27
\regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][2]~q\);

-- Location: FF_X17_Y9_N9
\regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~34_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][2]~q\);

-- Location: LCCOMB_X17_Y9_N8
\Mux29~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~17_combout\ = (\RS[1]~input_o\ & (((\regs[14][2]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[12][2]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[12][2]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[14][2]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux29~17_combout\);

-- Location: LCCOMB_X12_Y10_N6
\Mux29~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~18_combout\ = (\RS[0]~input_o\ & ((\Mux29~17_combout\ & ((\regs[15][2]~q\))) # (!\Mux29~17_combout\ & (\regs[13][2]~q\)))) # (!\RS[0]~input_o\ & (((\Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[13][2]~q\,
	datac => \regs[15][2]~q\,
	datad => \Mux29~17_combout\,
	combout => \Mux29~18_combout\);

-- Location: LCCOMB_X12_Y10_N0
\Mux29~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~19_combout\ = (\RS[3]~input_o\ & ((\Mux29~16_combout\ & ((\Mux29~18_combout\))) # (!\Mux29~16_combout\ & (\Mux29~11_combout\)))) # (!\RS[3]~input_o\ & (((\Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux29~11_combout\,
	datac => \Mux29~16_combout\,
	datad => \Mux29~18_combout\,
	combout => \Mux29~19_combout\);

-- Location: LCCOMB_X12_Y10_N18
\Mux29~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~20_combout\ = (\RS[4]~input_o\ & (\Mux29~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datab => \RS[4]~input_o\,
	datad => \Mux29~19_combout\,
	combout => \Mux29~20_combout\);

-- Location: IOIBUF_X34_Y9_N22
\dadosEscrita[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(3),
	o => \dadosEscrita[3]~input_o\);

-- Location: LCCOMB_X16_Y9_N6
\regs~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~35_combout\ = (!\reset~input_o\ & \dadosEscrita[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \dadosEscrita[3]~input_o\,
	combout => \regs~35_combout\);

-- Location: FF_X11_Y15_N17
\regs[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][3]~q\);

-- Location: FF_X21_Y15_N27
\regs[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][3]~q\);

-- Location: LCCOMB_X21_Y15_N26
\Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~7_combout\ = (\RS[3]~input_o\ & (((\regs[27][3]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[19][3]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[19][3]~q\,
	datac => \regs[27][3]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux28~7_combout\);

-- Location: FF_X18_Y17_N29
\regs[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][3]~q\);

-- Location: FF_X18_Y17_N7
\regs[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][3]~q\);

-- Location: LCCOMB_X18_Y17_N28
\Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~8_combout\ = (\RS[2]~input_o\ & ((\Mux28~7_combout\ & ((\regs[31][3]~q\))) # (!\Mux28~7_combout\ & (\regs[23][3]~q\)))) # (!\RS[2]~input_o\ & (\Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux28~7_combout\,
	datac => \regs[23][3]~q\,
	datad => \regs[31][3]~q\,
	combout => \Mux28~8_combout\);

-- Location: FF_X12_Y15_N31
\regs[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][3]~q\);

-- Location: FF_X12_Y15_N29
\regs[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][3]~q\);

-- Location: LCCOMB_X12_Y15_N28
\Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\RS[3]~input_o\ & (((\regs[25][3]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[17][3]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[17][3]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][3]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux28~0_combout\);

-- Location: FF_X12_Y10_N5
\regs[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][3]~q\);

-- Location: FF_X12_Y12_N11
\regs[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][3]~q\);

-- Location: LCCOMB_X12_Y10_N4
\Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\Mux28~0_combout\ & (((\regs[29][3]~q\)) # (!\RS[2]~input_o\))) # (!\Mux28~0_combout\ & (\RS[2]~input_o\ & (\regs[21][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][3]~q\,
	datad => \regs[29][3]~q\,
	combout => \Mux28~1_combout\);

-- Location: FF_X13_Y13_N19
\regs[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][3]~q\);

-- Location: FF_X14_Y10_N25
\regs[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][3]~q\);

-- Location: LCCOMB_X13_Y13_N18
\Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[22][3]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[22][3]~q\,
	datad => \regs[18][3]~q\,
	combout => \Mux28~2_combout\);

-- Location: FF_X12_Y11_N9
\regs[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][3]~q\);

-- Location: FF_X14_Y10_N3
\regs[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][3]~q\);

-- Location: LCCOMB_X12_Y11_N8
\Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = (\Mux28~2_combout\ & (((\regs[30][3]~q\)) # (!\RS[3]~input_o\))) # (!\Mux28~2_combout\ & (\RS[3]~input_o\ & (\regs[26][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][3]~q\,
	datad => \regs[30][3]~q\,
	combout => \Mux28~3_combout\);

-- Location: FF_X16_Y12_N7
\regs[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][3]~q\);

-- Location: FF_X19_Y12_N29
\regs[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][3]~q\);

-- Location: FF_X19_Y12_N7
\regs[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][3]~q\);

-- Location: LCCOMB_X19_Y12_N28
\Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][3]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][3]~q\,
	datad => \regs[16][3]~q\,
	combout => \Mux28~4_combout\);

-- Location: FF_X16_Y12_N5
\regs[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][3]~q\);

-- Location: LCCOMB_X16_Y12_N4
\Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~5_combout\ = (\Mux28~4_combout\ & ((\regs[28][3]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux28~4_combout\ & (((\regs[24][3]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][3]~q\,
	datab => \Mux28~4_combout\,
	datac => \regs[24][3]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux28~5_combout\);

-- Location: LCCOMB_X21_Y15_N8
\Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~6_combout\ = (\RS[1]~input_o\ & ((\Mux28~3_combout\) # ((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (((!\RS[0]~input_o\ & \Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux28~3_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux28~5_combout\,
	combout => \Mux28~6_combout\);

-- Location: LCCOMB_X12_Y10_N30
\Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~9_combout\ = (\RS[0]~input_o\ & ((\Mux28~6_combout\ & (\Mux28~8_combout\)) # (!\Mux28~6_combout\ & ((\Mux28~1_combout\))))) # (!\RS[0]~input_o\ & (((\Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux28~8_combout\,
	datac => \Mux28~1_combout\,
	datad => \Mux28~6_combout\,
	combout => \Mux28~9_combout\);

-- Location: FF_X17_Y9_N31
\regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][3]~q\);

-- Location: FF_X16_Y9_N21
\regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][3]~q\);

-- Location: LCCOMB_X16_Y9_N20
\Mux28~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~17_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[13][3]~q\))) # (!\RS[0]~input_o\ & (\regs[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[12][3]~q\,
	datac => \regs[13][3]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux28~17_combout\);

-- Location: FF_X17_Y9_N5
\regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][3]~q\);

-- Location: FF_X16_Y9_N7
\regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~35_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][3]~q\);

-- Location: LCCOMB_X12_Y10_N26
\Mux28~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~18_combout\ = (\Mux28~17_combout\ & (((\regs[15][3]~q\) # (!\RS[1]~input_o\)))) # (!\Mux28~17_combout\ & (\regs[14][3]~q\ & (\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~17_combout\,
	datab => \regs[14][3]~q\,
	datac => \RS[1]~input_o\,
	datad => \regs[15][3]~q\,
	combout => \Mux28~18_combout\);

-- Location: FF_X12_Y17_N23
\regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][3]~q\);

-- Location: FF_X12_Y17_N21
\regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][3]~q\);

-- Location: LCCOMB_X12_Y17_N20
\Mux28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][3]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][3]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[4][3]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][3]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux28~10_combout\);

-- Location: FF_X17_Y17_N29
\regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][3]~q\);

-- Location: FF_X17_Y17_N7
\regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][3]~q\);

-- Location: LCCOMB_X17_Y17_N28
\Mux28~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~11_combout\ = (\Mux28~10_combout\ & (((\regs[7][3]~q\)) # (!\RS[1]~input_o\))) # (!\Mux28~10_combout\ & (\RS[1]~input_o\ & (\regs[6][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][3]~q\,
	datad => \regs[7][3]~q\,
	combout => \Mux28~11_combout\);

-- Location: FF_X23_Y14_N17
\regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][3]~q\);

-- Location: FF_X23_Y14_N3
\regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][3]~q\);

-- Location: LCCOMB_X23_Y14_N16
\Mux28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~14_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[2][3]~q\)) # (!\RS[1]~input_o\ & ((\regs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][3]~q\,
	datad => \regs[0][3]~q\,
	combout => \Mux28~14_combout\);

-- Location: FF_X23_Y12_N11
\regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][3]~q\);

-- Location: FF_X22_Y12_N29
\regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][3]~q\);

-- Location: LCCOMB_X23_Y12_N10
\Mux28~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~15_combout\ = (\Mux28~14_combout\ & (((\regs[3][3]~q\)) # (!\RS[0]~input_o\))) # (!\Mux28~14_combout\ & (\RS[0]~input_o\ & (\regs[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~14_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][3]~q\,
	datad => \regs[3][3]~q\,
	combout => \Mux28~15_combout\);

-- Location: FF_X17_Y14_N23
\regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][3]~q\);

-- Location: FF_X17_Y14_N21
\regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][3]~q\);

-- Location: FF_X18_Y14_N25
\regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][3]~q\);

-- Location: FF_X18_Y14_N11
\regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~35_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][3]~q\);

-- Location: LCCOMB_X18_Y14_N24
\Mux28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][3]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][3]~q\,
	datad => \regs[8][3]~q\,
	combout => \Mux28~12_combout\);

-- Location: LCCOMB_X17_Y14_N20
\Mux28~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~13_combout\ = (\RS[0]~input_o\ & ((\Mux28~12_combout\ & (\regs[11][3]~q\)) # (!\Mux28~12_combout\ & ((\regs[9][3]~q\))))) # (!\RS[0]~input_o\ & (((\Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[11][3]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][3]~q\,
	datad => \Mux28~12_combout\,
	combout => \Mux28~13_combout\);

-- Location: LCCOMB_X12_Y10_N16
\Mux28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\) # (\Mux28~13_combout\)))) # (!\RS[3]~input_o\ & (\Mux28~15_combout\ & (!\RS[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux28~15_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux28~13_combout\,
	combout => \Mux28~16_combout\);

-- Location: LCCOMB_X12_Y10_N20
\Mux28~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~19_combout\ = (\RS[2]~input_o\ & ((\Mux28~16_combout\ & (\Mux28~18_combout\)) # (!\Mux28~16_combout\ & ((\Mux28~11_combout\))))) # (!\RS[2]~input_o\ & (((\Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~18_combout\,
	datab => \Mux28~11_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux28~16_combout\,
	combout => \Mux28~19_combout\);

-- Location: LCCOMB_X12_Y10_N14
\Mux28~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~20_combout\ = (\RS[4]~input_o\ & (\Mux28~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RS[4]~input_o\,
	datac => \Mux28~9_combout\,
	datad => \Mux28~19_combout\,
	combout => \Mux28~20_combout\);

-- Location: IOIBUF_X16_Y0_N22
\dadosEscrita[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(4),
	o => \dadosEscrita[4]~input_o\);

-- Location: LCCOMB_X16_Y9_N10
\regs~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~36_combout\ = (!\reset~input_o\ & \dadosEscrita[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \dadosEscrita[4]~input_o\,
	combout => \regs~36_combout\);

-- Location: FF_X17_Y9_N11
\regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][4]~q\);

-- Location: FF_X17_Y9_N1
\regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][4]~q\);

-- Location: LCCOMB_X17_Y9_N0
\Mux27~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~17_combout\ = (\RS[1]~input_o\ & (((\regs[14][4]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[12][4]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[12][4]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[14][4]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux27~17_combout\);

-- Location: FF_X16_Y9_N11
\regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~36_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][4]~q\);

-- Location: FF_X16_Y9_N25
\regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][4]~q\);

-- Location: LCCOMB_X17_Y10_N10
\Mux27~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~18_combout\ = (\RS[0]~input_o\ & ((\Mux27~17_combout\ & (\regs[15][4]~q\)) # (!\Mux27~17_combout\ & ((\regs[13][4]~q\))))) # (!\RS[0]~input_o\ & (\Mux27~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux27~17_combout\,
	datac => \regs[15][4]~q\,
	datad => \regs[13][4]~q\,
	combout => \Mux27~18_combout\);

-- Location: FF_X18_Y16_N19
\regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][4]~q\);

-- Location: FF_X18_Y16_N25
\regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][4]~q\);

-- Location: FF_X18_Y14_N21
\regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][4]~q\);

-- Location: FF_X25_Y15_N25
\regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][4]~q\);

-- Location: LCCOMB_X25_Y15_N24
\Mux27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~10_combout\ = (\RS[0]~input_o\ & (((\regs[9][4]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[8][4]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][4]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][4]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux27~10_combout\);

-- Location: LCCOMB_X18_Y16_N24
\Mux27~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~11_combout\ = (\RS[1]~input_o\ & ((\Mux27~10_combout\ & (\regs[11][4]~q\)) # (!\Mux27~10_combout\ & ((\regs[10][4]~q\))))) # (!\RS[1]~input_o\ & (((\Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[11][4]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][4]~q\,
	datad => \Mux27~10_combout\,
	combout => \Mux27~11_combout\);

-- Location: FF_X21_Y13_N19
\regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][4]~q\);

-- Location: FF_X21_Y13_N9
\regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][4]~q\);

-- Location: FF_X22_Y14_N27
\regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][4]~q\);

-- Location: FF_X23_Y16_N9
\regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][4]~q\);

-- Location: LCCOMB_X22_Y14_N26
\Mux27~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~14_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[1][4]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[1][4]~q\,
	datad => \regs[0][4]~q\,
	combout => \Mux27~14_combout\);

-- Location: LCCOMB_X21_Y13_N8
\Mux27~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~15_combout\ = (\RS[1]~input_o\ & ((\Mux27~14_combout\ & (\regs[3][4]~q\)) # (!\Mux27~14_combout\ & ((\regs[2][4]~q\))))) # (!\RS[1]~input_o\ & (((\Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[3][4]~q\,
	datac => \regs[2][4]~q\,
	datad => \Mux27~14_combout\,
	combout => \Mux27~15_combout\);

-- Location: FF_X13_Y17_N7
\regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][4]~q\);

-- Location: FF_X12_Y17_N25
\regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][4]~q\);

-- Location: FF_X13_Y17_N29
\regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][4]~q\);

-- Location: FF_X12_Y17_N3
\regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][4]~q\);

-- Location: LCCOMB_X13_Y17_N28
\Mux27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][4]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][4]~q\,
	datad => \regs[4][4]~q\,
	combout => \Mux27~12_combout\);

-- Location: LCCOMB_X12_Y17_N24
\Mux27~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~13_combout\ = (\RS[0]~input_o\ & ((\Mux27~12_combout\ & (\regs[7][4]~q\)) # (!\Mux27~12_combout\ & ((\regs[5][4]~q\))))) # (!\RS[0]~input_o\ & (((\Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][4]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][4]~q\,
	datad => \Mux27~12_combout\,
	combout => \Mux27~13_combout\);

-- Location: LCCOMB_X17_Y10_N0
\Mux27~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~16_combout\ = (\RS[2]~input_o\ & (((\Mux27~13_combout\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\Mux27~15_combout\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~15_combout\,
	datab => \Mux27~13_combout\,
	datac => \RS[2]~input_o\,
	datad => \RS[3]~input_o\,
	combout => \Mux27~16_combout\);

-- Location: LCCOMB_X17_Y10_N12
\Mux27~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~19_combout\ = (\RS[3]~input_o\ & ((\Mux27~16_combout\ & (\Mux27~18_combout\)) # (!\Mux27~16_combout\ & ((\Mux27~11_combout\))))) # (!\RS[3]~input_o\ & (((\Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~18_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux27~11_combout\,
	datad => \Mux27~16_combout\,
	combout => \Mux27~19_combout\);

-- Location: FF_X14_Y13_N13
\regs[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][4]~q\);

-- Location: FF_X13_Y10_N17
\regs[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][4]~q\);

-- Location: FF_X13_Y10_N27
\regs[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][4]~q\);

-- Location: FF_X14_Y13_N11
\regs[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][4]~q\);

-- Location: LCCOMB_X14_Y13_N10
\Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[26][4]~q\))) # (!\RS[3]~input_o\ & (\regs[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[18][4]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][4]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X13_Y10_N16
\Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = (\RS[2]~input_o\ & ((\Mux27~0_combout\ & (\regs[30][4]~q\)) # (!\Mux27~0_combout\ & ((\regs[22][4]~q\))))) # (!\RS[2]~input_o\ & (((\Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[30][4]~q\,
	datac => \regs[22][4]~q\,
	datad => \Mux27~0_combout\,
	combout => \Mux27~1_combout\);

-- Location: FF_X14_Y18_N27
\regs[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][4]~q\);

-- Location: FF_X16_Y18_N1
\regs[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][4]~q\);

-- Location: FF_X16_Y18_N3
\regs[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][4]~q\);

-- Location: LCCOMB_X16_Y18_N0
\Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][4]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][4]~q\,
	datad => \regs[19][4]~q\,
	combout => \Mux27~7_combout\);

-- Location: FF_X14_Y18_N25
\regs[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][4]~q\);

-- Location: LCCOMB_X14_Y18_N24
\Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~8_combout\ = (\Mux27~7_combout\ & ((\regs[31][4]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux27~7_combout\ & (((\regs[27][4]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[31][4]~q\,
	datab => \Mux27~7_combout\,
	datac => \regs[27][4]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux27~8_combout\);

-- Location: FF_X14_Y9_N1
\regs[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][4]~q\);

-- Location: FF_X17_Y10_N27
\regs[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][4]~q\);

-- Location: FF_X17_Y10_N25
\regs[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][4]~q\);

-- Location: LCCOMB_X17_Y10_N24
\Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[24][4]~q\))) # (!\RS[3]~input_o\ & (\regs[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[16][4]~q\,
	datac => \regs[24][4]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux27~4_combout\);

-- Location: FF_X17_Y18_N25
\regs[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][4]~q\);

-- Location: LCCOMB_X17_Y18_N24
\Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~5_combout\ = (\Mux27~4_combout\ & ((\regs[28][4]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux27~4_combout\ & (((\regs[20][4]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][4]~q\,
	datab => \Mux27~4_combout\,
	datac => \regs[20][4]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux27~5_combout\);

-- Location: FF_X12_Y12_N29
\regs[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][4]~q\);

-- Location: FF_X12_Y15_N9
\regs[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][4]~q\);

-- Location: FF_X12_Y19_N17
\regs[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][4]~q\);

-- Location: FF_X12_Y15_N3
\regs[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~36_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][4]~q\);

-- Location: LCCOMB_X12_Y19_N16
\Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][4]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][4]~q\,
	datad => \regs[17][4]~q\,
	combout => \Mux27~2_combout\);

-- Location: LCCOMB_X12_Y15_N8
\Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = (\RS[3]~input_o\ & ((\Mux27~2_combout\ & (\regs[29][4]~q\)) # (!\Mux27~2_combout\ & ((\regs[25][4]~q\))))) # (!\RS[3]~input_o\ & (((\Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[29][4]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][4]~q\,
	datad => \Mux27~2_combout\,
	combout => \Mux27~3_combout\);

-- Location: LCCOMB_X17_Y10_N20
\Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\) # (\Mux27~3_combout\)))) # (!\RS[0]~input_o\ & (\Mux27~5_combout\ & (!\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux27~5_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux27~3_combout\,
	combout => \Mux27~6_combout\);

-- Location: LCCOMB_X17_Y10_N30
\Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~9_combout\ = (\RS[1]~input_o\ & ((\Mux27~6_combout\ & ((\Mux27~8_combout\))) # (!\Mux27~6_combout\ & (\Mux27~1_combout\)))) # (!\RS[1]~input_o\ & (((\Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~1_combout\,
	datab => \Mux27~8_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux27~6_combout\,
	combout => \Mux27~9_combout\);

-- Location: LCCOMB_X17_Y10_N22
\Mux27~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~20_combout\ = (\RS[4]~input_o\ & ((\Mux27~9_combout\))) # (!\RS[4]~input_o\ & (\Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~19_combout\,
	datab => \RS[4]~input_o\,
	datac => \Mux27~9_combout\,
	combout => \Mux27~20_combout\);

-- Location: IOIBUF_X16_Y0_N8
\dadosEscrita[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(5),
	o => \dadosEscrita[5]~input_o\);

-- Location: LCCOMB_X16_Y9_N30
\regs~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~37_combout\ = (!\reset~input_o\ & \dadosEscrita[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \dadosEscrita[5]~input_o\,
	combout => \regs~37_combout\);

-- Location: FF_X19_Y12_N9
\regs[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][5]~q\);

-- Location: FF_X19_Y12_N11
\regs[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][5]~q\);

-- Location: LCCOMB_X19_Y12_N8
\Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][5]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][5]~q\,
	datad => \regs[16][5]~q\,
	combout => \Mux26~4_combout\);

-- Location: FF_X16_Y12_N17
\regs[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][5]~q\);

-- Location: FF_X16_Y12_N3
\regs[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][5]~q\);

-- Location: LCCOMB_X16_Y12_N16
\Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~5_combout\ = (\RS[3]~input_o\ & ((\Mux26~4_combout\ & ((\regs[28][5]~q\))) # (!\Mux26~4_combout\ & (\regs[24][5]~q\)))) # (!\RS[3]~input_o\ & (\Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux26~4_combout\,
	datac => \regs[24][5]~q\,
	datad => \regs[28][5]~q\,
	combout => \Mux26~5_combout\);

-- Location: FF_X13_Y14_N11
\regs[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][5]~q\);

-- Location: FF_X14_Y16_N27
\regs[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][5]~q\);

-- Location: FF_X14_Y16_N1
\regs[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][5]~q\);

-- Location: LCCOMB_X14_Y16_N0
\Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = (\RS[2]~input_o\ & (((\regs[22][5]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[18][5]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[18][5]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][5]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux26~2_combout\);

-- Location: FF_X13_Y14_N1
\regs[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][5]~q\);

-- Location: LCCOMB_X13_Y14_N0
\Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = (\Mux26~2_combout\ & ((\regs[30][5]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux26~2_combout\ & (((\regs[26][5]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][5]~q\,
	datab => \Mux26~2_combout\,
	datac => \regs[26][5]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux26~3_combout\);

-- Location: LCCOMB_X12_Y14_N26
\Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~6_combout\ = (\RS[1]~input_o\ & (((\Mux26~3_combout\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\Mux26~5_combout\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~5_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux26~3_combout\,
	datad => \RS[0]~input_o\,
	combout => \Mux26~6_combout\);

-- Location: FF_X18_Y17_N27
\regs[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][5]~q\);

-- Location: FF_X21_Y17_N27
\regs[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][5]~q\);

-- Location: FF_X21_Y17_N25
\regs[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][5]~q\);

-- Location: LCCOMB_X21_Y17_N24
\Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~7_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[27][5]~q\))) # (!\RS[3]~input_o\ & (\regs[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][5]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][5]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux26~7_combout\);

-- Location: FF_X18_Y17_N25
\regs[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][5]~q\);

-- Location: LCCOMB_X18_Y17_N24
\Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~8_combout\ = (\Mux26~7_combout\ & ((\regs[31][5]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux26~7_combout\ & (((\regs[23][5]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[31][5]~q\,
	datab => \Mux26~7_combout\,
	datac => \regs[23][5]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux26~8_combout\);

-- Location: FF_X12_Y12_N15
\regs[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][5]~q\);

-- Location: FF_X12_Y14_N17
\regs[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][5]~q\);

-- Location: FF_X12_Y15_N13
\regs[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][5]~q\);

-- Location: FF_X12_Y15_N23
\regs[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][5]~q\);

-- Location: LCCOMB_X12_Y15_N12
\Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][5]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][5]~q\,
	datad => \regs[17][5]~q\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X12_Y14_N16
\Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\RS[2]~input_o\ & ((\Mux26~0_combout\ & (\regs[29][5]~q\)) # (!\Mux26~0_combout\ & ((\regs[21][5]~q\))))) # (!\RS[2]~input_o\ & (((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[29][5]~q\,
	datac => \regs[21][5]~q\,
	datad => \Mux26~0_combout\,
	combout => \Mux26~1_combout\);

-- Location: LCCOMB_X12_Y14_N20
\Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~9_combout\ = (\Mux26~6_combout\ & (((\Mux26~8_combout\)) # (!\RS[0]~input_o\))) # (!\Mux26~6_combout\ & (\RS[0]~input_o\ & ((\Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~6_combout\,
	datab => \RS[0]~input_o\,
	datac => \Mux26~8_combout\,
	datad => \Mux26~1_combout\,
	combout => \Mux26~9_combout\);

-- Location: FF_X16_Y9_N31
\regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~37_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][5]~q\);

-- Location: FF_X17_Y9_N21
\regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][5]~q\);

-- Location: FF_X17_Y9_N7
\regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][5]~q\);

-- Location: FF_X16_Y9_N5
\regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][5]~q\);

-- Location: LCCOMB_X16_Y9_N4
\Mux26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~17_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[13][5]~q\))) # (!\RS[0]~input_o\ & (\regs[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[12][5]~q\,
	datac => \regs[13][5]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux26~17_combout\);

-- Location: LCCOMB_X17_Y10_N2
\Mux26~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~18_combout\ = (\RS[1]~input_o\ & ((\Mux26~17_combout\ & (\regs[15][5]~q\)) # (!\Mux26~17_combout\ & ((\regs[14][5]~q\))))) # (!\RS[1]~input_o\ & (((\Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][5]~q\,
	datab => \regs[14][5]~q\,
	datac => \RS[1]~input_o\,
	datad => \Mux26~17_combout\,
	combout => \Mux26~18_combout\);

-- Location: FF_X22_Y12_N17
\regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][5]~q\);

-- Location: FF_X23_Y12_N21
\regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][5]~q\);

-- Location: FF_X22_Y12_N15
\regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][5]~q\);

-- Location: FF_X23_Y13_N17
\regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][5]~q\);

-- Location: LCCOMB_X22_Y12_N14
\Mux26~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][5]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][5]~q\,
	datad => \regs[0][5]~q\,
	combout => \Mux26~14_combout\);

-- Location: LCCOMB_X23_Y12_N20
\Mux26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~15_combout\ = (\RS[0]~input_o\ & ((\Mux26~14_combout\ & (\regs[3][5]~q\)) # (!\Mux26~14_combout\ & ((\regs[1][5]~q\))))) # (!\RS[0]~input_o\ & (((\Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][5]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][5]~q\,
	datad => \Mux26~14_combout\,
	combout => \Mux26~15_combout\);

-- Location: FF_X18_Y14_N31
\regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][5]~q\);

-- Location: FF_X18_Y14_N17
\regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][5]~q\);

-- Location: LCCOMB_X18_Y14_N30
\Mux26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][5]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][5]~q\,
	datad => \regs[8][5]~q\,
	combout => \Mux26~12_combout\);

-- Location: FF_X17_Y14_N19
\regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][5]~q\);

-- Location: FF_X17_Y14_N25
\regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][5]~q\);

-- Location: LCCOMB_X17_Y14_N24
\Mux26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~13_combout\ = (\Mux26~12_combout\ & ((\regs[11][5]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux26~12_combout\ & (((\regs[9][5]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~12_combout\,
	datab => \regs[11][5]~q\,
	datac => \regs[9][5]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux26~13_combout\);

-- Location: LCCOMB_X17_Y10_N16
\Mux26~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~16_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\Mux26~13_combout\))) # (!\RS[3]~input_o\ & (\Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~15_combout\,
	datab => \Mux26~13_combout\,
	datac => \RS[2]~input_o\,
	datad => \RS[3]~input_o\,
	combout => \Mux26~16_combout\);

-- Location: FF_X12_Y17_N15
\regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][5]~q\);

-- Location: FF_X12_Y17_N5
\regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][5]~q\);

-- Location: LCCOMB_X12_Y17_N4
\Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][5]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][5]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][5]~q\,
	datac => \regs[5][5]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux26~10_combout\);

-- Location: FF_X17_Y17_N17
\regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][5]~q\);

-- Location: FF_X17_Y17_N19
\regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~37_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][5]~q\);

-- Location: LCCOMB_X17_Y17_N16
\Mux26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~11_combout\ = (\Mux26~10_combout\ & (((\regs[7][5]~q\)) # (!\RS[1]~input_o\))) # (!\Mux26~10_combout\ & (\RS[1]~input_o\ & (\regs[6][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][5]~q\,
	datad => \regs[7][5]~q\,
	combout => \Mux26~11_combout\);

-- Location: LCCOMB_X17_Y10_N4
\Mux26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~19_combout\ = (\Mux26~16_combout\ & ((\Mux26~18_combout\) # ((!\RS[2]~input_o\)))) # (!\Mux26~16_combout\ & (((\RS[2]~input_o\ & \Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~18_combout\,
	datab => \Mux26~16_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux26~11_combout\,
	combout => \Mux26~19_combout\);

-- Location: LCCOMB_X17_Y10_N6
\Mux26~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~20_combout\ = (\RS[4]~input_o\ & (\Mux26~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~9_combout\,
	datab => \RS[4]~input_o\,
	datac => \Mux26~19_combout\,
	combout => \Mux26~20_combout\);

-- Location: IOIBUF_X16_Y0_N15
\dadosEscrita[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(6),
	o => \dadosEscrita[6]~input_o\);

-- Location: LCCOMB_X16_Y9_N2
\regs~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~38_combout\ = (\dadosEscrita[6]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dadosEscrita[6]~input_o\,
	datac => \reset~input_o\,
	combout => \regs~38_combout\);

-- Location: FF_X16_Y9_N3
\regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~38_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][6]~q\);

-- Location: FF_X16_Y9_N9
\regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][6]~q\);

-- Location: FF_X17_Y9_N17
\regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][6]~q\);

-- Location: FF_X17_Y9_N3
\regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][6]~q\);

-- Location: LCCOMB_X17_Y9_N16
\Mux25~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~17_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[14][6]~q\)) # (!\RS[1]~input_o\ & ((\regs[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[14][6]~q\,
	datad => \regs[12][6]~q\,
	combout => \Mux25~17_combout\);

-- Location: LCCOMB_X22_Y13_N28
\Mux25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~18_combout\ = (\Mux25~17_combout\ & ((\regs[15][6]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux25~17_combout\ & (((\regs[13][6]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][6]~q\,
	datab => \regs[13][6]~q\,
	datac => \Mux25~17_combout\,
	datad => \RS[0]~input_o\,
	combout => \Mux25~18_combout\);

-- Location: FF_X22_Y14_N15
\regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][6]~q\);

-- Location: FF_X23_Y14_N29
\regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][6]~q\);

-- Location: FF_X22_Y14_N21
\regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][6]~q\);

-- Location: FF_X23_Y14_N7
\regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][6]~q\);

-- Location: LCCOMB_X22_Y14_N20
\Mux25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~14_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[1][6]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[1][6]~q\,
	datad => \regs[0][6]~q\,
	combout => \Mux25~14_combout\);

-- Location: LCCOMB_X23_Y14_N28
\Mux25~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~15_combout\ = (\RS[1]~input_o\ & ((\Mux25~14_combout\ & (\regs[3][6]~q\)) # (!\Mux25~14_combout\ & ((\regs[2][6]~q\))))) # (!\RS[1]~input_o\ & (((\Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[3][6]~q\,
	datac => \regs[2][6]~q\,
	datad => \Mux25~14_combout\,
	combout => \Mux25~15_combout\);

-- Location: FF_X13_Y17_N25
\regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][6]~q\);

-- Location: FF_X12_Y17_N19
\regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][6]~q\);

-- Location: LCCOMB_X13_Y17_N24
\Mux25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][6]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][6]~q\,
	datad => \regs[4][6]~q\,
	combout => \Mux25~12_combout\);

-- Location: FF_X12_Y17_N1
\regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][6]~q\);

-- Location: FF_X13_Y17_N11
\regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][6]~q\);

-- Location: LCCOMB_X12_Y17_N0
\Mux25~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~13_combout\ = (\RS[0]~input_o\ & ((\Mux25~12_combout\ & ((\regs[7][6]~q\))) # (!\Mux25~12_combout\ & (\regs[5][6]~q\)))) # (!\RS[0]~input_o\ & (\Mux25~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux25~12_combout\,
	datac => \regs[5][6]~q\,
	datad => \regs[7][6]~q\,
	combout => \Mux25~13_combout\);

-- Location: LCCOMB_X22_Y13_N26
\Mux25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~16_combout\ = (\RS[2]~input_o\ & (((\Mux25~13_combout\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\Mux25~15_combout\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~15_combout\,
	datab => \RS[2]~input_o\,
	datac => \Mux25~13_combout\,
	datad => \RS[3]~input_o\,
	combout => \Mux25~16_combout\);

-- Location: FF_X25_Y15_N5
\regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][6]~q\);

-- Location: FF_X25_Y15_N3
\regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][6]~q\);

-- Location: LCCOMB_X25_Y15_N2
\Mux25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~10_combout\ = (\RS[0]~input_o\ & (((\regs[9][6]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[8][6]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[8][6]~q\,
	datac => \regs[9][6]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux25~10_combout\);

-- Location: FF_X19_Y16_N25
\regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][6]~q\);

-- Location: FF_X19_Y16_N27
\regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][6]~q\);

-- Location: LCCOMB_X19_Y16_N24
\Mux25~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~11_combout\ = (\Mux25~10_combout\ & (((\regs[11][6]~q\)) # (!\RS[1]~input_o\))) # (!\Mux25~10_combout\ & (\RS[1]~input_o\ & (\regs[10][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][6]~q\,
	datad => \regs[11][6]~q\,
	combout => \Mux25~11_combout\);

-- Location: LCCOMB_X22_Y13_N22
\Mux25~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~19_combout\ = (\RS[3]~input_o\ & ((\Mux25~16_combout\ & (\Mux25~18_combout\)) # (!\Mux25~16_combout\ & ((\Mux25~11_combout\))))) # (!\RS[3]~input_o\ & (((\Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux25~18_combout\,
	datac => \Mux25~16_combout\,
	datad => \Mux25~11_combout\,
	combout => \Mux25~19_combout\);

-- Location: FF_X14_Y13_N9
\regs[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][6]~q\);

-- Location: FF_X14_Y16_N21
\regs[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][6]~q\);

-- Location: FF_X14_Y16_N31
\regs[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][6]~q\);

-- Location: FF_X14_Y13_N7
\regs[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][6]~q\);

-- Location: LCCOMB_X14_Y13_N6
\Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[26][6]~q\))) # (!\RS[3]~input_o\ & (\regs[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[18][6]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][6]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = (\RS[2]~input_o\ & ((\Mux25~0_combout\ & (\regs[30][6]~q\)) # (!\Mux25~0_combout\ & ((\regs[22][6]~q\))))) # (!\RS[2]~input_o\ & (((\Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][6]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][6]~q\,
	datad => \Mux25~0_combout\,
	combout => \Mux25~1_combout\);

-- Location: FF_X22_Y13_N9
\regs[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][6]~q\);

-- Location: FF_X21_Y15_N15
\regs[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][6]~q\);

-- Location: FF_X21_Y15_N25
\regs[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][6]~q\);

-- Location: FF_X25_Y18_N25
\regs[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][6]~q\);

-- Location: LCCOMB_X25_Y18_N24
\Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~7_combout\ = (\RS[2]~input_o\ & (((\regs[23][6]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[19][6]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][6]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[23][6]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux25~7_combout\);

-- Location: LCCOMB_X21_Y15_N14
\Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~8_combout\ = (\RS[3]~input_o\ & ((\Mux25~7_combout\ & (\regs[31][6]~q\)) # (!\Mux25~7_combout\ & ((\regs[27][6]~q\))))) # (!\RS[3]~input_o\ & (((\Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[31][6]~q\,
	datac => \regs[27][6]~q\,
	datad => \Mux25~7_combout\,
	combout => \Mux25~8_combout\);

-- Location: FF_X18_Y9_N17
\regs[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][6]~q\);

-- Location: FF_X19_Y12_N5
\regs[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][6]~q\);

-- Location: FF_X18_Y12_N9
\regs[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][6]~q\);

-- Location: FF_X19_Y12_N15
\regs[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][6]~q\);

-- Location: LCCOMB_X18_Y12_N8
\Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][6]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][6]~q\,
	datad => \regs[16][6]~q\,
	combout => \Mux25~4_combout\);

-- Location: LCCOMB_X19_Y12_N4
\Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~5_combout\ = (\RS[2]~input_o\ & ((\Mux25~4_combout\ & (\regs[28][6]~q\)) # (!\Mux25~4_combout\ & ((\regs[20][6]~q\))))) # (!\RS[2]~input_o\ & (((\Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][6]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][6]~q\,
	datad => \Mux25~4_combout\,
	combout => \Mux25~5_combout\);

-- Location: FF_X12_Y12_N9
\regs[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][6]~q\);

-- Location: FF_X17_Y15_N23
\regs[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][6]~q\);

-- Location: FF_X12_Y15_N11
\regs[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][6]~q\);

-- Location: LCCOMB_X17_Y15_N22
\Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][6]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][6]~q\,
	datad => \regs[17][6]~q\,
	combout => \Mux25~2_combout\);

-- Location: FF_X12_Y15_N17
\regs[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~38_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][6]~q\);

-- Location: LCCOMB_X12_Y15_N16
\Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = (\Mux25~2_combout\ & ((\regs[29][6]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux25~2_combout\ & (((\regs[25][6]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[29][6]~q\,
	datab => \Mux25~2_combout\,
	datac => \regs[25][6]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux25~3_combout\);

-- Location: LCCOMB_X21_Y15_N12
\Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\Mux25~3_combout\))) # (!\RS[0]~input_o\ & (\Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux25~5_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux25~3_combout\,
	combout => \Mux25~6_combout\);

-- Location: LCCOMB_X21_Y15_N18
\Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~9_combout\ = (\RS[1]~input_o\ & ((\Mux25~6_combout\ & ((\Mux25~8_combout\))) # (!\Mux25~6_combout\ & (\Mux25~1_combout\)))) # (!\RS[1]~input_o\ & (((\Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux25~8_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux25~6_combout\,
	combout => \Mux25~9_combout\);

-- Location: LCCOMB_X22_Y13_N24
\Mux25~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~20_combout\ = (\RS[4]~input_o\ & ((\Mux25~9_combout\))) # (!\RS[4]~input_o\ & (\Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~19_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux25~9_combout\,
	combout => \Mux25~20_combout\);

-- Location: IOIBUF_X28_Y24_N22
\dadosEscrita[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(7),
	o => \dadosEscrita[7]~input_o\);

-- Location: LCCOMB_X23_Y18_N10
\regs~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~39_combout\ = (!\reset~input_o\ & \dadosEscrita[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[7]~input_o\,
	combout => \regs~39_combout\);

-- Location: FF_X25_Y17_N1
\regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][7]~q\);

-- Location: FF_X25_Y17_N11
\regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][7]~q\);

-- Location: LCCOMB_X25_Y17_N0
\Mux24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~14_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[2][7]~q\)) # (!\RS[1]~input_o\ & ((\regs[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][7]~q\,
	datad => \regs[0][7]~q\,
	combout => \Mux24~14_combout\);

-- Location: FF_X24_Y17_N17
\regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][7]~q\);

-- Location: FF_X24_Y17_N11
\regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][7]~q\);

-- Location: LCCOMB_X24_Y17_N16
\Mux24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~15_combout\ = (\Mux24~14_combout\ & (((\regs[3][7]~q\)) # (!\RS[0]~input_o\))) # (!\Mux24~14_combout\ & (\RS[0]~input_o\ & (\regs[1][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~14_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][7]~q\,
	datad => \regs[3][7]~q\,
	combout => \Mux24~15_combout\);

-- Location: FF_X25_Y14_N27
\regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][7]~q\);

-- Location: FF_X25_Y14_N1
\regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][7]~q\);

-- Location: LCCOMB_X25_Y14_N0
\Mux24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~12_combout\ = (\RS[1]~input_o\ & (((\regs[10][7]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[8][7]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][7]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][7]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux24~12_combout\);

-- Location: FF_X26_Y14_N25
\regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][7]~q\);

-- Location: FF_X26_Y14_N11
\regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][7]~q\);

-- Location: LCCOMB_X26_Y14_N24
\Mux24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~13_combout\ = (\RS[0]~input_o\ & ((\Mux24~12_combout\ & ((\regs[11][7]~q\))) # (!\Mux24~12_combout\ & (\regs[9][7]~q\)))) # (!\RS[0]~input_o\ & (\Mux24~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux24~12_combout\,
	datac => \regs[9][7]~q\,
	datad => \regs[11][7]~q\,
	combout => \Mux24~13_combout\);

-- Location: LCCOMB_X25_Y18_N2
\Mux24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\) # (\Mux24~13_combout\)))) # (!\RS[3]~input_o\ & (\Mux24~15_combout\ & (!\RS[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux24~15_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux24~13_combout\,
	combout => \Mux24~16_combout\);

-- Location: FF_X17_Y17_N31
\regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][7]~q\);

-- Location: FF_X17_Y17_N21
\regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][7]~q\);

-- Location: FF_X18_Y20_N3
\regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][7]~q\);

-- Location: FF_X18_Y20_N1
\regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][7]~q\);

-- Location: LCCOMB_X18_Y20_N0
\Mux24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][7]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][7]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][7]~q\,
	datac => \regs[5][7]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux24~10_combout\);

-- Location: LCCOMB_X17_Y17_N20
\Mux24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~11_combout\ = (\RS[1]~input_o\ & ((\Mux24~10_combout\ & (\regs[7][7]~q\)) # (!\Mux24~10_combout\ & ((\regs[6][7]~q\))))) # (!\RS[1]~input_o\ & (((\Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][7]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][7]~q\,
	datad => \Mux24~10_combout\,
	combout => \Mux24~11_combout\);

-- Location: FF_X23_Y18_N25
\regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][7]~q\);

-- Location: FF_X22_Y18_N9
\regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][7]~q\);

-- Location: FF_X16_Y9_N13
\regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][7]~q\);

-- Location: LCCOMB_X16_Y9_N12
\Mux24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~17_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[13][7]~q\))) # (!\RS[0]~input_o\ & (\regs[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[12][7]~q\,
	datac => \regs[13][7]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux24~17_combout\);

-- Location: FF_X23_Y18_N11
\regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~39_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][7]~q\);

-- Location: LCCOMB_X23_Y18_N20
\Mux24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~18_combout\ = (\RS[1]~input_o\ & ((\Mux24~17_combout\ & ((\regs[15][7]~q\))) # (!\Mux24~17_combout\ & (\regs[14][7]~q\)))) # (!\RS[1]~input_o\ & (((\Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[14][7]~q\,
	datac => \Mux24~17_combout\,
	datad => \regs[15][7]~q\,
	combout => \Mux24~18_combout\);

-- Location: LCCOMB_X22_Y14_N28
\Mux24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~19_combout\ = (\Mux24~16_combout\ & (((\Mux24~18_combout\)) # (!\RS[2]~input_o\))) # (!\Mux24~16_combout\ & (\RS[2]~input_o\ & (\Mux24~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~16_combout\,
	datab => \RS[2]~input_o\,
	datac => \Mux24~11_combout\,
	datad => \Mux24~18_combout\,
	combout => \Mux24~19_combout\);

-- Location: FF_X21_Y17_N15
\regs[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][7]~q\);

-- Location: FF_X21_Y17_N29
\regs[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][7]~q\);

-- Location: LCCOMB_X21_Y17_N28
\Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~7_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[27][7]~q\))) # (!\RS[3]~input_o\ & (\regs[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[19][7]~q\,
	datac => \regs[27][7]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux24~7_combout\);

-- Location: FF_X18_Y17_N21
\regs[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][7]~q\);

-- Location: FF_X18_Y17_N15
\regs[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][7]~q\);

-- Location: LCCOMB_X18_Y17_N20
\Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~8_combout\ = (\RS[2]~input_o\ & ((\Mux24~7_combout\ & ((\regs[31][7]~q\))) # (!\Mux24~7_combout\ & (\regs[23][7]~q\)))) # (!\RS[2]~input_o\ & (\Mux24~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux24~7_combout\,
	datac => \regs[23][7]~q\,
	datad => \regs[31][7]~q\,
	combout => \Mux24~8_combout\);

-- Location: FF_X12_Y15_N21
\regs[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][7]~q\);

-- Location: FF_X12_Y15_N7
\regs[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][7]~q\);

-- Location: LCCOMB_X12_Y15_N20
\Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][7]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][7]~q\,
	datad => \regs[17][7]~q\,
	combout => \Mux24~0_combout\);

-- Location: FF_X17_Y15_N25
\regs[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][7]~q\);

-- Location: FF_X12_Y12_N27
\regs[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][7]~q\);

-- Location: LCCOMB_X17_Y15_N24
\Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = (\RS[2]~input_o\ & ((\Mux24~0_combout\ & ((\regs[29][7]~q\))) # (!\Mux24~0_combout\ & (\regs[21][7]~q\)))) # (!\RS[2]~input_o\ & (\Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux24~0_combout\,
	datac => \regs[21][7]~q\,
	datad => \regs[29][7]~q\,
	combout => \Mux24~1_combout\);

-- Location: FF_X13_Y14_N31
\regs[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][7]~q\);

-- Location: FF_X13_Y14_N21
\regs[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][7]~q\);

-- Location: FF_X14_Y16_N17
\regs[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][7]~q\);

-- Location: FF_X14_Y16_N19
\regs[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][7]~q\);

-- Location: LCCOMB_X14_Y16_N16
\Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][7]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][7]~q\,
	datad => \regs[18][7]~q\,
	combout => \Mux24~2_combout\);

-- Location: LCCOMB_X13_Y14_N20
\Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~3_combout\ = (\RS[3]~input_o\ & ((\Mux24~2_combout\ & (\regs[30][7]~q\)) # (!\Mux24~2_combout\ & ((\regs[26][7]~q\))))) # (!\RS[3]~input_o\ & (((\Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][7]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][7]~q\,
	datad => \Mux24~2_combout\,
	combout => \Mux24~3_combout\);

-- Location: FF_X16_Y12_N31
\regs[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][7]~q\);

-- Location: FF_X19_Y12_N25
\regs[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][7]~q\);

-- Location: FF_X19_Y12_N19
\regs[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][7]~q\);

-- Location: LCCOMB_X19_Y12_N24
\Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][7]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][7]~q\,
	datad => \regs[16][7]~q\,
	combout => \Mux24~4_combout\);

-- Location: FF_X16_Y12_N21
\regs[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~39_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][7]~q\);

-- Location: LCCOMB_X16_Y12_N20
\Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~5_combout\ = (\Mux24~4_combout\ & ((\regs[28][7]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux24~4_combout\ & (((\regs[24][7]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][7]~q\,
	datab => \Mux24~4_combout\,
	datac => \regs[24][7]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux24~5_combout\);

-- Location: LCCOMB_X22_Y14_N24
\Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~6_combout\ = (\RS[1]~input_o\ & ((\Mux24~3_combout\) # ((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (((\Mux24~5_combout\ & !\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~3_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux24~5_combout\,
	datad => \RS[0]~input_o\,
	combout => \Mux24~6_combout\);

-- Location: LCCOMB_X22_Y14_N18
\Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~9_combout\ = (\RS[0]~input_o\ & ((\Mux24~6_combout\ & (\Mux24~8_combout\)) # (!\Mux24~6_combout\ & ((\Mux24~1_combout\))))) # (!\RS[0]~input_o\ & (((\Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux24~8_combout\,
	datac => \Mux24~1_combout\,
	datad => \Mux24~6_combout\,
	combout => \Mux24~9_combout\);

-- Location: LCCOMB_X22_Y14_N22
\Mux24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~20_combout\ = (\RS[4]~input_o\ & ((\Mux24~9_combout\))) # (!\RS[4]~input_o\ & (\Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datab => \Mux24~19_combout\,
	datad => \Mux24~9_combout\,
	combout => \Mux24~20_combout\);

-- Location: IOIBUF_X34_Y18_N15
\dadosEscrita[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(8),
	o => \dadosEscrita[8]~input_o\);

-- Location: LCCOMB_X23_Y18_N8
\regs~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~40_combout\ = (!\reset~input_o\ & \dadosEscrita[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[8]~input_o\,
	combout => \regs~40_combout\);

-- Location: FF_X25_Y14_N29
\regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][8]~q\);

-- Location: FF_X18_Y11_N21
\regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][8]~q\);

-- Location: LCCOMB_X18_Y11_N20
\Mux23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~10_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[9][8]~q\))) # (!\RS[0]~input_o\ & (\regs[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[8][8]~q\,
	datac => \regs[9][8]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux23~10_combout\);

-- Location: FF_X19_Y10_N25
\regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][8]~q\);

-- Location: FF_X19_Y16_N29
\regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][8]~q\);

-- Location: LCCOMB_X19_Y10_N24
\Mux23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~11_combout\ = (\Mux23~10_combout\ & (((\regs[11][8]~q\)) # (!\RS[1]~input_o\))) # (!\Mux23~10_combout\ & (\RS[1]~input_o\ & (\regs[10][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][8]~q\,
	datad => \regs[11][8]~q\,
	combout => \Mux23~11_combout\);

-- Location: FF_X23_Y18_N9
\regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~40_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][8]~q\);

-- Location: FF_X22_Y18_N19
\regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][8]~q\);

-- Location: FF_X23_Y18_N31
\regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][8]~q\);

-- Location: FF_X22_Y18_N21
\regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][8]~q\);

-- Location: LCCOMB_X23_Y18_N30
\Mux23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~17_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[14][8]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[14][8]~q\,
	datad => \regs[12][8]~q\,
	combout => \Mux23~17_combout\);

-- Location: LCCOMB_X22_Y20_N26
\Mux23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~18_combout\ = (\RS[0]~input_o\ & ((\Mux23~17_combout\ & (\regs[15][8]~q\)) # (!\Mux23~17_combout\ & ((\regs[13][8]~q\))))) # (!\RS[0]~input_o\ & (((\Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[15][8]~q\,
	datac => \regs[13][8]~q\,
	datad => \Mux23~17_combout\,
	combout => \Mux23~18_combout\);

-- Location: FF_X22_Y14_N11
\regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][8]~q\);

-- Location: FF_X22_Y20_N31
\regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][8]~q\);

-- Location: FF_X23_Y14_N9
\regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][8]~q\);

-- Location: FF_X22_Y14_N17
\regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][8]~q\);

-- Location: LCCOMB_X22_Y14_N16
\Mux23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~14_combout\ = (\RS[0]~input_o\ & (((\regs[1][8]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[0][8]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[0][8]~q\,
	datac => \regs[1][8]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux23~14_combout\);

-- Location: LCCOMB_X22_Y20_N30
\Mux23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~15_combout\ = (\RS[1]~input_o\ & ((\Mux23~14_combout\ & (\regs[3][8]~q\)) # (!\Mux23~14_combout\ & ((\regs[2][8]~q\))))) # (!\RS[1]~input_o\ & (((\Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][8]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][8]~q\,
	datad => \Mux23~14_combout\,
	combout => \Mux23~15_combout\);

-- Location: FF_X13_Y17_N5
\regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][8]~q\);

-- Location: FF_X14_Y20_N27
\regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][8]~q\);

-- Location: LCCOMB_X13_Y17_N4
\Mux23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][8]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][8]~q\,
	datad => \regs[4][8]~q\,
	combout => \Mux23~12_combout\);

-- Location: FF_X14_Y20_N9
\regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][8]~q\);

-- Location: FF_X13_Y17_N23
\regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][8]~q\);

-- Location: LCCOMB_X14_Y20_N8
\Mux23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~13_combout\ = (\Mux23~12_combout\ & (((\regs[7][8]~q\)) # (!\RS[0]~input_o\))) # (!\Mux23~12_combout\ & (\RS[0]~input_o\ & (\regs[5][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][8]~q\,
	datad => \regs[7][8]~q\,
	combout => \Mux23~13_combout\);

-- Location: LCCOMB_X22_Y20_N0
\Mux23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~16_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\Mux23~13_combout\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & (\Mux23~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \Mux23~15_combout\,
	datad => \Mux23~13_combout\,
	combout => \Mux23~16_combout\);

-- Location: LCCOMB_X22_Y20_N20
\Mux23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~19_combout\ = (\RS[3]~input_o\ & ((\Mux23~16_combout\ & ((\Mux23~18_combout\))) # (!\Mux23~16_combout\ & (\Mux23~11_combout\)))) # (!\RS[3]~input_o\ & (((\Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~11_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux23~18_combout\,
	datad => \Mux23~16_combout\,
	combout => \Mux23~19_combout\);

-- Location: FF_X14_Y17_N3
\regs[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][8]~q\);

-- Location: FF_X14_Y17_N9
\regs[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][8]~q\);

-- Location: LCCOMB_X14_Y17_N8
\Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~7_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[23][8]~q\))) # (!\RS[2]~input_o\ & (\regs[19][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[19][8]~q\,
	datac => \regs[23][8]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux23~7_combout\);

-- Location: FF_X22_Y20_N11
\regs[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][8]~q\);

-- Location: FF_X18_Y18_N17
\regs[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][8]~q\);

-- Location: LCCOMB_X22_Y20_N10
\Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~8_combout\ = (\Mux23~7_combout\ & (((\regs[31][8]~q\)) # (!\RS[3]~input_o\))) # (!\Mux23~7_combout\ & (\RS[3]~input_o\ & (\regs[27][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~7_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][8]~q\,
	datad => \regs[31][8]~q\,
	combout => \Mux23~8_combout\);

-- Location: FF_X16_Y19_N27
\regs[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][8]~q\);

-- Location: FF_X16_Y19_N1
\regs[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][8]~q\);

-- Location: LCCOMB_X16_Y19_N0
\Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[21][8]~q\))) # (!\RS[2]~input_o\ & (\regs[17][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[17][8]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][8]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux23~2_combout\);

-- Location: FF_X17_Y19_N25
\regs[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][8]~q\);

-- Location: FF_X17_Y19_N19
\regs[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][8]~q\);

-- Location: LCCOMB_X17_Y19_N24
\Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~3_combout\ = (\Mux23~2_combout\ & (((\regs[29][8]~q\)) # (!\RS[3]~input_o\))) # (!\Mux23~2_combout\ & (\RS[3]~input_o\ & (\regs[25][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][8]~q\,
	datad => \regs[29][8]~q\,
	combout => \Mux23~3_combout\);

-- Location: FF_X19_Y12_N23
\regs[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][8]~q\);

-- Location: FF_X22_Y11_N11
\regs[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][8]~q\);

-- Location: LCCOMB_X22_Y11_N10
\Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~4_combout\ = (\RS[3]~input_o\ & (((\regs[24][8]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[16][8]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[16][8]~q\,
	datac => \regs[24][8]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux23~4_combout\);

-- Location: FF_X19_Y12_N21
\regs[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][8]~q\);

-- Location: FF_X19_Y11_N1
\regs[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][8]~q\);

-- Location: LCCOMB_X19_Y12_N20
\Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~5_combout\ = (\Mux23~4_combout\ & (((\regs[28][8]~q\)) # (!\RS[2]~input_o\))) # (!\Mux23~4_combout\ & (\RS[2]~input_o\ & (\regs[20][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~4_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][8]~q\,
	datad => \regs[28][8]~q\,
	combout => \Mux23~5_combout\);

-- Location: LCCOMB_X22_Y20_N8
\Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\Mux23~3_combout\)) # (!\RS[0]~input_o\ & ((\Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~3_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux23~5_combout\,
	datad => \RS[0]~input_o\,
	combout => \Mux23~6_combout\);

-- Location: FF_X13_Y19_N25
\regs[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][8]~q\);

-- Location: FF_X14_Y16_N29
\regs[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][8]~q\);

-- Location: FF_X14_Y13_N19
\regs[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][8]~q\);

-- Location: FF_X14_Y16_N23
\regs[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~40_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][8]~q\);

-- Location: LCCOMB_X14_Y13_N18
\Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[26][8]~q\)) # (!\RS[3]~input_o\ & ((\regs[18][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][8]~q\,
	datad => \regs[18][8]~q\,
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X14_Y16_N28
\Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = (\RS[2]~input_o\ & ((\Mux23~0_combout\ & (\regs[30][8]~q\)) # (!\Mux23~0_combout\ & ((\regs[22][8]~q\))))) # (!\RS[2]~input_o\ & (((\Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][8]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][8]~q\,
	datad => \Mux23~0_combout\,
	combout => \Mux23~1_combout\);

-- Location: LCCOMB_X22_Y20_N12
\Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~9_combout\ = (\RS[1]~input_o\ & ((\Mux23~6_combout\ & (\Mux23~8_combout\)) # (!\Mux23~6_combout\ & ((\Mux23~1_combout\))))) # (!\RS[1]~input_o\ & (((\Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~8_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux23~6_combout\,
	datad => \Mux23~1_combout\,
	combout => \Mux23~9_combout\);

-- Location: LCCOMB_X22_Y20_N6
\Mux23~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~20_combout\ = (\RS[4]~input_o\ & ((\Mux23~9_combout\))) # (!\RS[4]~input_o\ & (\Mux23~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datab => \Mux23~19_combout\,
	datad => \Mux23~9_combout\,
	combout => \Mux23~20_combout\);

-- Location: IOIBUF_X23_Y0_N1
\dadosEscrita[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(9),
	o => \dadosEscrita[9]~input_o\);

-- Location: LCCOMB_X23_Y18_N28
\regs~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~41_combout\ = (\dadosEscrita[9]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dadosEscrita[9]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~41_combout\);

-- Location: FF_X17_Y17_N27
\regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][9]~q\);

-- Location: FF_X18_Y20_N23
\regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][9]~q\);

-- Location: FF_X18_Y20_N13
\regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][9]~q\);

-- Location: LCCOMB_X18_Y20_N12
\Mux22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][9]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][9]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][9]~q\,
	datac => \regs[5][9]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux22~10_combout\);

-- Location: FF_X17_Y17_N9
\regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][9]~q\);

-- Location: LCCOMB_X17_Y17_N8
\Mux22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~11_combout\ = (\Mux22~10_combout\ & ((\regs[7][9]~q\) # ((!\RS[1]~input_o\)))) # (!\Mux22~10_combout\ & (((\regs[6][9]~q\ & \RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][9]~q\,
	datab => \Mux22~10_combout\,
	datac => \regs[6][9]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux22~11_combout\);

-- Location: FF_X23_Y18_N3
\regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][9]~q\);

-- Location: FF_X22_Y18_N1
\regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][9]~q\);

-- Location: FF_X22_Y18_N7
\regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][9]~q\);

-- Location: LCCOMB_X22_Y18_N6
\Mux22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][9]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][9]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][9]~q\,
	datac => \regs[13][9]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux22~17_combout\);

-- Location: FF_X23_Y18_N29
\regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~41_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][9]~q\);

-- Location: LCCOMB_X24_Y14_N18
\Mux22~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~18_combout\ = (\Mux22~17_combout\ & (((\regs[15][9]~q\) # (!\RS[1]~input_o\)))) # (!\Mux22~17_combout\ & (\regs[14][9]~q\ & (\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[14][9]~q\,
	datab => \Mux22~17_combout\,
	datac => \RS[1]~input_o\,
	datad => \regs[15][9]~q\,
	combout => \Mux22~18_combout\);

-- Location: FF_X22_Y14_N31
\regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][9]~q\);

-- Location: FF_X23_Y16_N27
\regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][9]~q\);

-- Location: FF_X23_Y16_N21
\regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][9]~q\);

-- Location: LCCOMB_X23_Y16_N26
\Mux22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][9]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][9]~q\,
	datad => \regs[0][9]~q\,
	combout => \Mux22~14_combout\);

-- Location: FF_X22_Y14_N13
\regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][9]~q\);

-- Location: LCCOMB_X22_Y14_N12
\Mux22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~15_combout\ = (\Mux22~14_combout\ & ((\regs[3][9]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux22~14_combout\ & (((\regs[1][9]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][9]~q\,
	datab => \Mux22~14_combout\,
	datac => \regs[1][9]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux22~15_combout\);

-- Location: FF_X18_Y14_N27
\regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][9]~q\);

-- Location: FF_X18_Y14_N29
\regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][9]~q\);

-- Location: LCCOMB_X18_Y14_N26
\Mux22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][9]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][9]~q\,
	datad => \regs[8][9]~q\,
	combout => \Mux22~12_combout\);

-- Location: FF_X24_Y14_N13
\regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][9]~q\);

-- Location: FF_X24_Y14_N23
\regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][9]~q\);

-- Location: LCCOMB_X24_Y14_N12
\Mux22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~13_combout\ = (\RS[0]~input_o\ & ((\Mux22~12_combout\ & ((\regs[11][9]~q\))) # (!\Mux22~12_combout\ & (\regs[9][9]~q\)))) # (!\RS[0]~input_o\ & (\Mux22~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux22~12_combout\,
	datac => \regs[9][9]~q\,
	datad => \regs[11][9]~q\,
	combout => \Mux22~13_combout\);

-- Location: LCCOMB_X24_Y14_N24
\Mux22~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~16_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\Mux22~13_combout\))) # (!\RS[3]~input_o\ & (\Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux22~15_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux22~13_combout\,
	combout => \Mux22~16_combout\);

-- Location: LCCOMB_X24_Y14_N20
\Mux22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~19_combout\ = (\RS[2]~input_o\ & ((\Mux22~16_combout\ & ((\Mux22~18_combout\))) # (!\Mux22~16_combout\ & (\Mux22~11_combout\)))) # (!\RS[2]~input_o\ & (((\Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~11_combout\,
	datab => \Mux22~18_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux22~16_combout\,
	combout => \Mux22~19_combout\);

-- Location: FF_X21_Y16_N9
\regs[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][9]~q\);

-- Location: FF_X17_Y16_N17
\regs[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][9]~q\);

-- Location: LCCOMB_X21_Y16_N8
\Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][9]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][9]~q\,
	datad => \regs[17][9]~q\,
	combout => \Mux22~0_combout\);

-- Location: FF_X14_Y15_N25
\regs[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][9]~q\);

-- Location: FF_X14_Y15_N3
\regs[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][9]~q\);

-- Location: LCCOMB_X14_Y15_N24
\Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = (\RS[2]~input_o\ & ((\Mux22~0_combout\ & ((\regs[29][9]~q\))) # (!\Mux22~0_combout\ & (\regs[21][9]~q\)))) # (!\RS[2]~input_o\ & (\Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux22~0_combout\,
	datac => \regs[21][9]~q\,
	datad => \regs[29][9]~q\,
	combout => \Mux22~1_combout\);

-- Location: FF_X24_Y16_N25
\regs[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][9]~q\);

-- Location: FF_X21_Y16_N27
\regs[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][9]~q\);

-- Location: FF_X21_Y17_N11
\regs[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][9]~q\);

-- Location: FF_X21_Y17_N17
\regs[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][9]~q\);

-- Location: LCCOMB_X21_Y17_N16
\Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~7_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[27][9]~q\))) # (!\RS[3]~input_o\ & (\regs[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][9]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][9]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux22~7_combout\);

-- Location: LCCOMB_X21_Y16_N26
\Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~8_combout\ = (\RS[2]~input_o\ & ((\Mux22~7_combout\ & (\regs[31][9]~q\)) # (!\Mux22~7_combout\ & ((\regs[23][9]~q\))))) # (!\RS[2]~input_o\ & (((\Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[31][9]~q\,
	datac => \regs[23][9]~q\,
	datad => \Mux22~7_combout\,
	combout => \Mux22~8_combout\);

-- Location: FF_X17_Y13_N17
\regs[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][9]~q\);

-- Location: FF_X22_Y11_N29
\regs[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][9]~q\);

-- Location: FF_X19_Y12_N17
\regs[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][9]~q\);

-- Location: FF_X19_Y12_N27
\regs[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][9]~q\);

-- Location: LCCOMB_X19_Y12_N16
\Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][9]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][9]~q\,
	datad => \regs[16][9]~q\,
	combout => \Mux22~4_combout\);

-- Location: LCCOMB_X22_Y11_N28
\Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~5_combout\ = (\RS[3]~input_o\ & ((\Mux22~4_combout\ & (\regs[28][9]~q\)) # (!\Mux22~4_combout\ & ((\regs[24][9]~q\))))) # (!\RS[3]~input_o\ & (((\Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[28][9]~q\,
	datac => \regs[24][9]~q\,
	datad => \Mux22~4_combout\,
	combout => \Mux22~5_combout\);

-- Location: FF_X13_Y14_N27
\regs[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][9]~q\);

-- Location: FF_X13_Y14_N17
\regs[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][9]~q\);

-- Location: FF_X14_Y11_N1
\regs[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][9]~q\);

-- Location: FF_X11_Y11_N17
\regs[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~41_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][9]~q\);

-- Location: LCCOMB_X11_Y11_N16
\Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[22][9]~q\))) # (!\RS[2]~input_o\ & (\regs[18][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[18][9]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[22][9]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux22~2_combout\);

-- Location: LCCOMB_X13_Y14_N16
\Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~3_combout\ = (\RS[3]~input_o\ & ((\Mux22~2_combout\ & (\regs[30][9]~q\)) # (!\Mux22~2_combout\ & ((\regs[26][9]~q\))))) # (!\RS[3]~input_o\ & (((\Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[30][9]~q\,
	datac => \regs[26][9]~q\,
	datad => \Mux22~2_combout\,
	combout => \Mux22~3_combout\);

-- Location: LCCOMB_X24_Y14_N16
\Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\) # (\Mux22~3_combout\)))) # (!\RS[1]~input_o\ & (\Mux22~5_combout\ & (!\RS[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux22~5_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux22~3_combout\,
	combout => \Mux22~6_combout\);

-- Location: LCCOMB_X24_Y14_N10
\Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~9_combout\ = (\RS[0]~input_o\ & ((\Mux22~6_combout\ & ((\Mux22~8_combout\))) # (!\Mux22~6_combout\ & (\Mux22~1_combout\)))) # (!\RS[0]~input_o\ & (((\Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux22~8_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux22~6_combout\,
	combout => \Mux22~9_combout\);

-- Location: LCCOMB_X24_Y14_N30
\Mux22~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~20_combout\ = (\RS[4]~input_o\ & ((\Mux22~9_combout\))) # (!\RS[4]~input_o\ & (\Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datab => \Mux22~19_combout\,
	datad => \Mux22~9_combout\,
	combout => \Mux22~20_combout\);

-- Location: IOIBUF_X34_Y18_N1
\dadosEscrita[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(10),
	o => \dadosEscrita[10]~input_o\);

-- Location: LCCOMB_X23_Y18_N0
\regs~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~42_combout\ = (!\reset~input_o\ & \dadosEscrita[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[10]~input_o\,
	combout => \regs~42_combout\);

-- Location: FF_X17_Y14_N29
\regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][10]~q\);

-- Location: FF_X19_Y10_N19
\regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][10]~q\);

-- Location: FF_X18_Y11_N23
\regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][10]~q\);

-- Location: FF_X18_Y11_N1
\regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][10]~q\);

-- Location: LCCOMB_X18_Y11_N22
\Mux21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~10_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[9][10]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[9][10]~q\,
	datad => \regs[8][10]~q\,
	combout => \Mux21~10_combout\);

-- Location: LCCOMB_X19_Y10_N18
\Mux21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~11_combout\ = (\RS[1]~input_o\ & ((\Mux21~10_combout\ & (\regs[11][10]~q\)) # (!\Mux21~10_combout\ & ((\regs[10][10]~q\))))) # (!\RS[1]~input_o\ & (((\Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[11][10]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][10]~q\,
	datad => \Mux21~10_combout\,
	combout => \Mux21~11_combout\);

-- Location: FF_X13_Y17_N27
\regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][10]~q\);

-- Location: FF_X14_Y20_N29
\regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][10]~q\);

-- Location: FF_X13_Y17_N9
\regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][10]~q\);

-- Location: FF_X14_Y20_N31
\regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][10]~q\);

-- Location: LCCOMB_X13_Y17_N8
\Mux21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][10]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][10]~q\,
	datad => \regs[4][10]~q\,
	combout => \Mux21~12_combout\);

-- Location: LCCOMB_X14_Y20_N28
\Mux21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~13_combout\ = (\RS[0]~input_o\ & ((\Mux21~12_combout\ & (\regs[7][10]~q\)) # (!\Mux21~12_combout\ & ((\regs[5][10]~q\))))) # (!\RS[0]~input_o\ & (((\Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][10]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][10]~q\,
	datad => \Mux21~12_combout\,
	combout => \Mux21~13_combout\);

-- Location: FF_X24_Y17_N29
\regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][10]~q\);

-- Location: FF_X24_Y13_N1
\regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][10]~q\);

-- Location: FF_X24_Y13_N11
\regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][10]~q\);

-- Location: FF_X23_Y14_N19
\regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][10]~q\);

-- Location: LCCOMB_X24_Y13_N10
\Mux21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~14_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[1][10]~q\)) # (!\RS[0]~input_o\ & ((\regs[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][10]~q\,
	datad => \regs[0][10]~q\,
	combout => \Mux21~14_combout\);

-- Location: LCCOMB_X24_Y13_N0
\Mux21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~15_combout\ = (\RS[1]~input_o\ & ((\Mux21~14_combout\ & (\regs[3][10]~q\)) # (!\Mux21~14_combout\ & ((\regs[2][10]~q\))))) # (!\RS[1]~input_o\ & (((\Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][10]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][10]~q\,
	datad => \Mux21~14_combout\,
	combout => \Mux21~15_combout\);

-- Location: LCCOMB_X12_Y14_N18
\Mux21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\Mux21~13_combout\)) # (!\RS[2]~input_o\ & ((\Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux21~13_combout\,
	datac => \Mux21~15_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux21~16_combout\);

-- Location: FF_X22_Y18_N27
\regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][10]~q\);

-- Location: FF_X23_Y18_N1
\regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~42_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][10]~q\);

-- Location: FF_X22_Y18_N5
\regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][10]~q\);

-- Location: FF_X23_Y18_N7
\regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][10]~q\);

-- Location: LCCOMB_X23_Y18_N6
\Mux21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~17_combout\ = (\RS[1]~input_o\ & (((\regs[14][10]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[12][10]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[12][10]~q\,
	datac => \regs[14][10]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux21~17_combout\);

-- Location: LCCOMB_X22_Y18_N22
\Mux21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~18_combout\ = (\RS[0]~input_o\ & ((\Mux21~17_combout\ & ((\regs[15][10]~q\))) # (!\Mux21~17_combout\ & (\regs[13][10]~q\)))) # (!\RS[0]~input_o\ & (((\Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][10]~q\,
	datab => \regs[15][10]~q\,
	datac => \RS[0]~input_o\,
	datad => \Mux21~17_combout\,
	combout => \Mux21~18_combout\);

-- Location: LCCOMB_X12_Y14_N4
\Mux21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~19_combout\ = (\Mux21~16_combout\ & (((\Mux21~18_combout\) # (!\RS[3]~input_o\)))) # (!\Mux21~16_combout\ & (\Mux21~11_combout\ & ((\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~11_combout\,
	datab => \Mux21~16_combout\,
	datac => \Mux21~18_combout\,
	datad => \RS[3]~input_o\,
	combout => \Mux21~19_combout\);

-- Location: FF_X21_Y16_N23
\regs[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][10]~q\);

-- Location: FF_X21_Y15_N21
\regs[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][10]~q\);

-- Location: LCCOMB_X21_Y16_N22
\Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][10]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][10]~q\,
	datad => \regs[19][10]~q\,
	combout => \Mux21~7_combout\);

-- Location: FF_X21_Y19_N9
\regs[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][10]~q\);

-- Location: FF_X21_Y19_N19
\regs[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][10]~q\);

-- Location: LCCOMB_X21_Y19_N8
\Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~8_combout\ = (\RS[3]~input_o\ & ((\Mux21~7_combout\ & ((\regs[31][10]~q\))) # (!\Mux21~7_combout\ & (\regs[27][10]~q\)))) # (!\RS[3]~input_o\ & (\Mux21~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux21~7_combout\,
	datac => \regs[27][10]~q\,
	datad => \regs[31][10]~q\,
	combout => \Mux21~8_combout\);

-- Location: FF_X17_Y19_N29
\regs[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][10]~q\);

-- Location: FF_X21_Y16_N13
\regs[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][10]~q\);

-- Location: FF_X16_Y19_N15
\regs[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][10]~q\);

-- Location: FF_X16_Y19_N13
\regs[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][10]~q\);

-- Location: LCCOMB_X16_Y19_N12
\Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = (\RS[2]~input_o\ & (((\regs[21][10]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[17][10]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[17][10]~q\,
	datac => \regs[21][10]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux21~2_combout\);

-- Location: LCCOMB_X21_Y16_N12
\Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = (\RS[3]~input_o\ & ((\Mux21~2_combout\ & (\regs[29][10]~q\)) # (!\Mux21~2_combout\ & ((\regs[25][10]~q\))))) # (!\RS[3]~input_o\ & (((\Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[29][10]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][10]~q\,
	datad => \Mux21~2_combout\,
	combout => \Mux21~3_combout\);

-- Location: FF_X22_Y11_N7
\regs[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][10]~q\);

-- Location: FF_X23_Y11_N9
\regs[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][10]~q\);

-- Location: LCCOMB_X22_Y11_N6
\Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][10]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][10]~q\,
	datad => \regs[16][10]~q\,
	combout => \Mux21~4_combout\);

-- Location: FF_X19_Y11_N29
\regs[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][10]~q\);

-- Location: FF_X19_Y11_N19
\regs[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][10]~q\);

-- Location: LCCOMB_X19_Y11_N18
\Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~5_combout\ = (\Mux21~4_combout\ & ((\regs[28][10]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux21~4_combout\ & (((\regs[20][10]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~4_combout\,
	datab => \regs[28][10]~q\,
	datac => \regs[20][10]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux21~5_combout\);

-- Location: LCCOMB_X12_Y14_N14
\Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~6_combout\ = (\RS[0]~input_o\ & ((\Mux21~3_combout\) # ((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (((!\RS[1]~input_o\ & \Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~3_combout\,
	datab => \RS[0]~input_o\,
	datac => \RS[1]~input_o\,
	datad => \Mux21~5_combout\,
	combout => \Mux21~6_combout\);

-- Location: FF_X21_Y10_N1
\regs[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][10]~q\);

-- Location: FF_X21_Y10_N11
\regs[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][10]~q\);

-- Location: LCCOMB_X21_Y10_N0
\Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[26][10]~q\)) # (!\RS[3]~input_o\ & ((\regs[18][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][10]~q\,
	datad => \regs[18][10]~q\,
	combout => \Mux21~0_combout\);

-- Location: FF_X16_Y16_N19
\regs[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][10]~q\);

-- Location: FF_X16_Y13_N21
\regs[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~42_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][10]~q\);

-- Location: LCCOMB_X16_Y13_N20
\Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = (\Mux21~0_combout\ & ((\regs[30][10]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux21~0_combout\ & (((\regs[22][10]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~0_combout\,
	datab => \regs[30][10]~q\,
	datac => \regs[22][10]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux21~1_combout\);

-- Location: LCCOMB_X12_Y14_N0
\Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~9_combout\ = (\RS[1]~input_o\ & ((\Mux21~6_combout\ & (\Mux21~8_combout\)) # (!\Mux21~6_combout\ & ((\Mux21~1_combout\))))) # (!\RS[1]~input_o\ & (((\Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~8_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux21~6_combout\,
	datad => \Mux21~1_combout\,
	combout => \Mux21~9_combout\);

-- Location: LCCOMB_X12_Y14_N6
\Mux21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~20_combout\ = (\RS[4]~input_o\ & ((\Mux21~9_combout\))) # (!\RS[4]~input_o\ & (\Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux21~19_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux21~9_combout\,
	combout => \Mux21~20_combout\);

-- Location: IOIBUF_X21_Y0_N22
\dadosEscrita[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(11),
	o => \dadosEscrita[11]~input_o\);

-- Location: LCCOMB_X23_Y18_N4
\regs~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~43_combout\ = (!\reset~input_o\ & \dadosEscrita[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[11]~input_o\,
	combout => \regs~43_combout\);

-- Location: FF_X17_Y17_N23
\regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][11]~q\);

-- Location: FF_X17_Y17_N5
\regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][11]~q\);

-- Location: FF_X18_Y20_N19
\regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][11]~q\);

-- Location: FF_X18_Y20_N25
\regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][11]~q\);

-- Location: LCCOMB_X18_Y20_N24
\Mux20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][11]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][11]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][11]~q\,
	datac => \regs[5][11]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux20~10_combout\);

-- Location: LCCOMB_X17_Y17_N4
\Mux20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~11_combout\ = (\RS[1]~input_o\ & ((\Mux20~10_combout\ & (\regs[7][11]~q\)) # (!\Mux20~10_combout\ & ((\regs[6][11]~q\))))) # (!\RS[1]~input_o\ & (((\Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][11]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][11]~q\,
	datad => \Mux20~10_combout\,
	combout => \Mux20~11_combout\);

-- Location: FF_X22_Y18_N25
\regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][11]~q\);

-- Location: FF_X22_Y18_N3
\regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][11]~q\);

-- Location: LCCOMB_X22_Y18_N24
\Mux20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~17_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[13][11]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[13][11]~q\,
	datad => \regs[12][11]~q\,
	combout => \Mux20~17_combout\);

-- Location: FF_X23_Y18_N27
\regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][11]~q\);

-- Location: FF_X23_Y18_N5
\regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~43_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][11]~q\);

-- Location: LCCOMB_X25_Y17_N30
\Mux20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~18_combout\ = (\Mux20~17_combout\ & (((\regs[15][11]~q\)) # (!\RS[1]~input_o\))) # (!\Mux20~17_combout\ & (\RS[1]~input_o\ & (\regs[14][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~17_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[14][11]~q\,
	datad => \regs[15][11]~q\,
	combout => \Mux20~18_combout\);

-- Location: FF_X24_Y17_N9
\regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][11]~q\);

-- Location: FF_X24_Y17_N15
\regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][11]~q\);

-- Location: FF_X25_Y17_N25
\regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][11]~q\);

-- Location: FF_X25_Y17_N3
\regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][11]~q\);

-- Location: LCCOMB_X25_Y17_N24
\Mux20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~14_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[2][11]~q\)) # (!\RS[1]~input_o\ & ((\regs[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][11]~q\,
	datad => \regs[0][11]~q\,
	combout => \Mux20~14_combout\);

-- Location: LCCOMB_X24_Y17_N14
\Mux20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~15_combout\ = (\RS[0]~input_o\ & ((\Mux20~14_combout\ & (\regs[3][11]~q\)) # (!\Mux20~14_combout\ & ((\regs[1][11]~q\))))) # (!\RS[0]~input_o\ & (((\Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][11]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][11]~q\,
	datad => \Mux20~14_combout\,
	combout => \Mux20~15_combout\);

-- Location: FF_X26_Y14_N15
\regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][11]~q\);

-- Location: FF_X26_Y14_N29
\regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][11]~q\);

-- Location: FF_X25_Y14_N9
\regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][11]~q\);

-- Location: FF_X25_Y14_N15
\regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][11]~q\);

-- Location: LCCOMB_X25_Y14_N14
\Mux20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~12_combout\ = (\RS[1]~input_o\ & (((\regs[10][11]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[8][11]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[8][11]~q\,
	datac => \regs[10][11]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux20~12_combout\);

-- Location: LCCOMB_X26_Y14_N28
\Mux20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~13_combout\ = (\RS[0]~input_o\ & ((\Mux20~12_combout\ & (\regs[11][11]~q\)) # (!\Mux20~12_combout\ & ((\regs[9][11]~q\))))) # (!\RS[0]~input_o\ & (((\Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[11][11]~q\,
	datac => \regs[9][11]~q\,
	datad => \Mux20~12_combout\,
	combout => \Mux20~13_combout\);

-- Location: LCCOMB_X25_Y17_N28
\Mux20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\) # (\Mux20~13_combout\)))) # (!\RS[3]~input_o\ & (\Mux20~15_combout\ & (!\RS[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~15_combout\,
	datab => \RS[3]~input_o\,
	datac => \RS[2]~input_o\,
	datad => \Mux20~13_combout\,
	combout => \Mux20~16_combout\);

-- Location: LCCOMB_X25_Y17_N8
\Mux20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~19_combout\ = (\RS[2]~input_o\ & ((\Mux20~16_combout\ & ((\Mux20~18_combout\))) # (!\Mux20~16_combout\ & (\Mux20~11_combout\)))) # (!\RS[2]~input_o\ & (((\Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux20~11_combout\,
	datac => \Mux20~18_combout\,
	datad => \Mux20~16_combout\,
	combout => \Mux20~19_combout\);

-- Location: FF_X21_Y16_N17
\regs[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][11]~q\);

-- Location: FF_X17_Y16_N13
\regs[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][11]~q\);

-- Location: LCCOMB_X21_Y16_N16
\Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][11]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][11]~q\,
	datad => \regs[17][11]~q\,
	combout => \Mux20~0_combout\);

-- Location: FF_X17_Y16_N19
\regs[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][11]~q\);

-- Location: FF_X11_Y13_N9
\regs[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][11]~q\);

-- Location: LCCOMB_X17_Y16_N18
\Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = (\Mux20~0_combout\ & (((\regs[29][11]~q\)) # (!\RS[2]~input_o\))) # (!\Mux20~0_combout\ & (\RS[2]~input_o\ & (\regs[21][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][11]~q\,
	datad => \regs[29][11]~q\,
	combout => \Mux20~1_combout\);

-- Location: FF_X21_Y15_N31
\regs[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][11]~q\);

-- Location: FF_X21_Y15_N17
\regs[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][11]~q\);

-- Location: LCCOMB_X21_Y15_N30
\Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~7_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[27][11]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[19][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][11]~q\,
	datad => \regs[19][11]~q\,
	combout => \Mux20~7_combout\);

-- Location: FF_X17_Y18_N27
\regs[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][11]~q\);

-- Location: FF_X11_Y15_N11
\regs[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][11]~q\);

-- Location: LCCOMB_X17_Y18_N26
\Mux20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~8_combout\ = (\RS[2]~input_o\ & ((\Mux20~7_combout\ & ((\regs[31][11]~q\))) # (!\Mux20~7_combout\ & (\regs[23][11]~q\)))) # (!\RS[2]~input_o\ & (\Mux20~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux20~7_combout\,
	datac => \regs[23][11]~q\,
	datad => \regs[31][11]~q\,
	combout => \Mux20~8_combout\);

-- Location: FF_X13_Y11_N25
\regs[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][11]~q\);

-- Location: FF_X11_Y11_N19
\regs[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][11]~q\);

-- Location: FF_X14_Y11_N3
\regs[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][11]~q\);

-- Location: LCCOMB_X11_Y11_N18
\Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[22][11]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[22][11]~q\,
	datad => \regs[18][11]~q\,
	combout => \Mux20~2_combout\);

-- Location: FF_X13_Y14_N29
\regs[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][11]~q\);

-- Location: LCCOMB_X13_Y14_N28
\Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = (\Mux20~2_combout\ & ((\regs[30][11]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux20~2_combout\ & (((\regs[26][11]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][11]~q\,
	datab => \Mux20~2_combout\,
	datac => \regs[26][11]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux20~3_combout\);

-- Location: FF_X19_Y11_N23
\regs[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][11]~q\);

-- Location: FF_X22_Y11_N25
\regs[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][11]~q\);

-- Location: FF_X23_Y11_N3
\regs[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][11]~q\);

-- Location: FF_X23_Y11_N13
\regs[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~43_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][11]~q\);

-- Location: LCCOMB_X23_Y11_N2
\Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~4_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[20][11]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[16][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[20][11]~q\,
	datad => \regs[16][11]~q\,
	combout => \Mux20~4_combout\);

-- Location: LCCOMB_X22_Y11_N24
\Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~5_combout\ = (\RS[3]~input_o\ & ((\Mux20~4_combout\ & (\regs[28][11]~q\)) # (!\Mux20~4_combout\ & ((\regs[24][11]~q\))))) # (!\RS[3]~input_o\ & (((\Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[28][11]~q\,
	datac => \regs[24][11]~q\,
	datad => \Mux20~4_combout\,
	combout => \Mux20~5_combout\);

-- Location: LCCOMB_X25_Y17_N12
\Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~6_combout\ = (\RS[1]~input_o\ & ((\Mux20~3_combout\) # ((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (((!\RS[0]~input_o\ & \Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~3_combout\,
	datab => \RS[1]~input_o\,
	datac => \RS[0]~input_o\,
	datad => \Mux20~5_combout\,
	combout => \Mux20~6_combout\);

-- Location: LCCOMB_X25_Y17_N6
\Mux20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~9_combout\ = (\RS[0]~input_o\ & ((\Mux20~6_combout\ & ((\Mux20~8_combout\))) # (!\Mux20~6_combout\ & (\Mux20~1_combout\)))) # (!\RS[0]~input_o\ & (((\Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~1_combout\,
	datab => \Mux20~8_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux20~6_combout\,
	combout => \Mux20~9_combout\);

-- Location: LCCOMB_X25_Y17_N26
\Mux20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~20_combout\ = (\RS[4]~input_o\ & ((\Mux20~9_combout\))) # (!\RS[4]~input_o\ & (\Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RS[4]~input_o\,
	datac => \Mux20~19_combout\,
	datad => \Mux20~9_combout\,
	combout => \Mux20~20_combout\);

-- Location: IOIBUF_X34_Y9_N8
\dadosEscrita[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(12),
	o => \dadosEscrita[12]~input_o\);

-- Location: LCCOMB_X16_Y9_N22
\regs~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~44_combout\ = (!\reset~input_o\ & \dadosEscrita[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \dadosEscrita[12]~input_o\,
	combout => \regs~44_combout\);

-- Location: FF_X14_Y11_N23
\regs[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][12]~q\);

-- Location: FF_X14_Y11_N21
\regs[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][12]~q\);

-- Location: LCCOMB_X14_Y11_N20
\Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[26][12]~q\))) # (!\RS[3]~input_o\ & (\regs[18][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[18][12]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][12]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux19~0_combout\);

-- Location: FF_X16_Y15_N25
\regs[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][12]~q\);

-- Location: FF_X16_Y15_N19
\regs[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][12]~q\);

-- Location: LCCOMB_X16_Y15_N24
\Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = (\RS[2]~input_o\ & ((\Mux19~0_combout\ & ((\regs[30][12]~q\))) # (!\Mux19~0_combout\ & (\regs[22][12]~q\)))) # (!\RS[2]~input_o\ & (\Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux19~0_combout\,
	datac => \regs[22][12]~q\,
	datad => \regs[30][12]~q\,
	combout => \Mux19~1_combout\);

-- Location: FF_X23_Y11_N17
\regs[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][12]~q\);

-- Location: FF_X23_Y15_N1
\regs[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][12]~q\);

-- Location: LCCOMB_X23_Y15_N0
\Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~4_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[24][12]~q\))) # (!\RS[3]~input_o\ & (\regs[16][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[16][12]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[24][12]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux19~4_combout\);

-- Location: FF_X23_Y11_N31
\regs[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][12]~q\);

-- Location: FF_X23_Y15_N27
\regs[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][12]~q\);

-- Location: LCCOMB_X23_Y11_N30
\Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~5_combout\ = (\RS[2]~input_o\ & ((\Mux19~4_combout\ & ((\regs[28][12]~q\))) # (!\Mux19~4_combout\ & (\regs[20][12]~q\)))) # (!\RS[2]~input_o\ & (\Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux19~4_combout\,
	datac => \regs[20][12]~q\,
	datad => \regs[28][12]~q\,
	combout => \Mux19~5_combout\);

-- Location: FF_X16_Y19_N9
\regs[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][12]~q\);

-- Location: FF_X16_Y19_N3
\regs[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][12]~q\);

-- Location: LCCOMB_X16_Y19_N8
\Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][12]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][12]~q\,
	datad => \regs[17][12]~q\,
	combout => \Mux19~2_combout\);

-- Location: FF_X21_Y16_N11
\regs[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][12]~q\);

-- Location: FF_X17_Y19_N31
\regs[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][12]~q\);

-- Location: LCCOMB_X21_Y16_N10
\Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~3_combout\ = (\RS[3]~input_o\ & ((\Mux19~2_combout\ & ((\regs[29][12]~q\))) # (!\Mux19~2_combout\ & (\regs[25][12]~q\)))) # (!\RS[3]~input_o\ & (\Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux19~2_combout\,
	datac => \regs[25][12]~q\,
	datad => \regs[29][12]~q\,
	combout => \Mux19~3_combout\);

-- Location: LCCOMB_X25_Y17_N4
\Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\Mux19~3_combout\))) # (!\RS[0]~input_o\ & (\Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~5_combout\,
	datab => \RS[1]~input_o\,
	datac => \RS[0]~input_o\,
	datad => \Mux19~3_combout\,
	combout => \Mux19~6_combout\);

-- Location: FF_X21_Y16_N5
\regs[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][12]~q\);

-- Location: FF_X21_Y15_N11
\regs[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][12]~q\);

-- Location: LCCOMB_X21_Y16_N4
\Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][12]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][12]~q\,
	datad => \regs[19][12]~q\,
	combout => \Mux19~7_combout\);

-- Location: FF_X21_Y19_N29
\regs[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][12]~q\);

-- Location: FF_X21_Y19_N7
\regs[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][12]~q\);

-- Location: LCCOMB_X21_Y19_N28
\Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~8_combout\ = (\Mux19~7_combout\ & (((\regs[31][12]~q\)) # (!\RS[3]~input_o\))) # (!\Mux19~7_combout\ & (\RS[3]~input_o\ & (\regs[27][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~7_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][12]~q\,
	datad => \regs[31][12]~q\,
	combout => \Mux19~8_combout\);

-- Location: LCCOMB_X25_Y17_N14
\Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~9_combout\ = (\RS[1]~input_o\ & ((\Mux19~6_combout\ & ((\Mux19~8_combout\))) # (!\Mux19~6_combout\ & (\Mux19~1_combout\)))) # (!\RS[1]~input_o\ & (((\Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~1_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux19~6_combout\,
	datad => \Mux19~8_combout\,
	combout => \Mux19~9_combout\);

-- Location: FF_X22_Y18_N13
\regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][12]~q\);

-- Location: FF_X16_Y9_N23
\regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~44_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][12]~q\);

-- Location: FF_X23_Y18_N23
\regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][12]~q\);

-- Location: FF_X22_Y18_N31
\regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][12]~q\);

-- Location: LCCOMB_X23_Y18_N22
\Mux19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~17_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[14][12]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[14][12]~q\,
	datad => \regs[12][12]~q\,
	combout => \Mux19~17_combout\);

-- Location: LCCOMB_X25_Y14_N4
\Mux19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~18_combout\ = (\RS[0]~input_o\ & ((\Mux19~17_combout\ & ((\regs[15][12]~q\))) # (!\Mux19~17_combout\ & (\regs[13][12]~q\)))) # (!\RS[0]~input_o\ & (((\Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][12]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[15][12]~q\,
	datad => \Mux19~17_combout\,
	combout => \Mux19~18_combout\);

-- Location: FF_X13_Y17_N21
\regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][12]~q\);

-- Location: FF_X14_Y20_N19
\regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][12]~q\);

-- Location: LCCOMB_X13_Y17_N20
\Mux19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][12]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][12]~q\,
	datad => \regs[4][12]~q\,
	combout => \Mux19~12_combout\);

-- Location: FF_X14_Y20_N17
\regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][12]~q\);

-- Location: FF_X13_Y17_N31
\regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][12]~q\);

-- Location: LCCOMB_X14_Y20_N16
\Mux19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~13_combout\ = (\Mux19~12_combout\ & (((\regs[7][12]~q\)) # (!\RS[0]~input_o\))) # (!\Mux19~12_combout\ & (\RS[0]~input_o\ & (\regs[5][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][12]~q\,
	datad => \regs[7][12]~q\,
	combout => \Mux19~13_combout\);

-- Location: FF_X24_Y17_N27
\regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][12]~q\);

-- Location: FF_X25_Y17_N17
\regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][12]~q\);

-- Location: FF_X24_Y13_N5
\regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][12]~q\);

-- Location: FF_X25_Y17_N19
\regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][12]~q\);

-- Location: LCCOMB_X24_Y13_N4
\Mux19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~14_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[1][12]~q\)) # (!\RS[0]~input_o\ & ((\regs[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][12]~q\,
	datad => \regs[0][12]~q\,
	combout => \Mux19~14_combout\);

-- Location: LCCOMB_X25_Y17_N16
\Mux19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~15_combout\ = (\RS[1]~input_o\ & ((\Mux19~14_combout\ & (\regs[3][12]~q\)) # (!\Mux19~14_combout\ & ((\regs[2][12]~q\))))) # (!\RS[1]~input_o\ & (((\Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][12]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][12]~q\,
	datad => \Mux19~14_combout\,
	combout => \Mux19~15_combout\);

-- Location: LCCOMB_X25_Y17_N20
\Mux19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~16_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\Mux19~13_combout\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \Mux19~13_combout\,
	datad => \Mux19~15_combout\,
	combout => \Mux19~16_combout\);

-- Location: FF_X24_Y11_N25
\regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][12]~q\);

-- Location: FF_X18_Y11_N27
\regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][12]~q\);

-- Location: LCCOMB_X18_Y11_N26
\Mux19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~10_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[9][12]~q\))) # (!\RS[0]~input_o\ & (\regs[8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][12]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[9][12]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux19~10_combout\);

-- Location: FF_X25_Y14_N19
\regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][12]~q\);

-- Location: FF_X24_Y11_N11
\regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~44_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][12]~q\);

-- Location: LCCOMB_X25_Y14_N18
\Mux19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~11_combout\ = (\Mux19~10_combout\ & (((\regs[11][12]~q\)) # (!\RS[1]~input_o\))) # (!\Mux19~10_combout\ & (\RS[1]~input_o\ & (\regs[10][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][12]~q\,
	datad => \regs[11][12]~q\,
	combout => \Mux19~11_combout\);

-- Location: LCCOMB_X25_Y14_N22
\Mux19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~19_combout\ = (\RS[3]~input_o\ & ((\Mux19~16_combout\ & (\Mux19~18_combout\)) # (!\Mux19~16_combout\ & ((\Mux19~11_combout\))))) # (!\RS[3]~input_o\ & (((\Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux19~18_combout\,
	datac => \Mux19~16_combout\,
	datad => \Mux19~11_combout\,
	combout => \Mux19~19_combout\);

-- Location: LCCOMB_X25_Y17_N22
\Mux19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~20_combout\ = (\RS[4]~input_o\ & (\Mux19~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RS[4]~input_o\,
	datac => \Mux19~9_combout\,
	datad => \Mux19~19_combout\,
	combout => \Mux19~20_combout\);

-- Location: IOIBUF_X23_Y0_N8
\dadosEscrita[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(13),
	o => \dadosEscrita[13]~input_o\);

-- Location: LCCOMB_X23_Y18_N18
\regs~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~45_combout\ = (\dadosEscrita[13]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dadosEscrita[13]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~45_combout\);

-- Location: FF_X14_Y11_N27
\regs[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][13]~q\);

-- Location: FF_X13_Y11_N19
\regs[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][13]~q\);

-- Location: LCCOMB_X13_Y11_N18
\Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~2_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[22][13]~q\))) # (!\RS[2]~input_o\ & (\regs[18][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[18][13]~q\,
	datac => \regs[22][13]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux18~2_combout\);

-- Location: FF_X14_Y11_N25
\regs[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][13]~q\);

-- Location: FF_X13_Y11_N21
\regs[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][13]~q\);

-- Location: LCCOMB_X14_Y11_N24
\Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~3_combout\ = (\RS[3]~input_o\ & ((\Mux18~2_combout\ & ((\regs[30][13]~q\))) # (!\Mux18~2_combout\ & (\regs[26][13]~q\)))) # (!\RS[3]~input_o\ & (\Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux18~2_combout\,
	datac => \regs[26][13]~q\,
	datad => \regs[30][13]~q\,
	combout => \Mux18~3_combout\);

-- Location: FF_X23_Y11_N11
\regs[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][13]~q\);

-- Location: FF_X23_Y11_N21
\regs[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][13]~q\);

-- Location: LCCOMB_X23_Y11_N10
\Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[20][13]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[16][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[20][13]~q\,
	datad => \regs[16][13]~q\,
	combout => \Mux18~4_combout\);

-- Location: FF_X22_Y11_N27
\regs[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][13]~q\);

-- Location: FF_X19_Y11_N25
\regs[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][13]~q\);

-- Location: LCCOMB_X22_Y11_N26
\Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~5_combout\ = (\RS[3]~input_o\ & ((\Mux18~4_combout\ & ((\regs[28][13]~q\))) # (!\Mux18~4_combout\ & (\regs[24][13]~q\)))) # (!\RS[3]~input_o\ & (\Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux18~4_combout\,
	datac => \regs[24][13]~q\,
	datad => \regs[28][13]~q\,
	combout => \Mux18~5_combout\);

-- Location: LCCOMB_X14_Y11_N4
\Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~6_combout\ = (\RS[1]~input_o\ & ((\Mux18~3_combout\) # ((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (((!\RS[0]~input_o\ & \Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux18~3_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux18~5_combout\,
	combout => \Mux18~6_combout\);

-- Location: FF_X21_Y18_N27
\regs[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][13]~q\);

-- Location: FF_X21_Y18_N25
\regs[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][13]~q\);

-- Location: LCCOMB_X21_Y18_N24
\Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~7_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[27][13]~q\))) # (!\RS[3]~input_o\ & (\regs[19][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][13]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][13]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux18~7_combout\);

-- Location: FF_X19_Y18_N17
\regs[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][13]~q\);

-- Location: FF_X17_Y18_N21
\regs[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][13]~q\);

-- Location: LCCOMB_X17_Y18_N20
\Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~8_combout\ = (\Mux18~7_combout\ & ((\regs[31][13]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux18~7_combout\ & (((\regs[23][13]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~7_combout\,
	datab => \regs[31][13]~q\,
	datac => \regs[23][13]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux18~8_combout\);

-- Location: FF_X19_Y15_N27
\regs[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][13]~q\);

-- Location: FF_X19_Y15_N1
\regs[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][13]~q\);

-- Location: FF_X17_Y16_N15
\regs[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][13]~q\);

-- Location: FF_X21_Y16_N31
\regs[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][13]~q\);

-- Location: LCCOMB_X21_Y16_N30
\Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[25][13]~q\))) # (!\RS[3]~input_o\ & (\regs[17][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[17][13]~q\,
	datac => \regs[25][13]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X19_Y15_N0
\Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = (\RS[2]~input_o\ & ((\Mux18~0_combout\ & (\regs[29][13]~q\)) # (!\Mux18~0_combout\ & ((\regs[21][13]~q\))))) # (!\RS[2]~input_o\ & (((\Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[29][13]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][13]~q\,
	datad => \Mux18~0_combout\,
	combout => \Mux18~1_combout\);

-- Location: LCCOMB_X17_Y16_N8
\Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~9_combout\ = (\Mux18~6_combout\ & ((\Mux18~8_combout\) # ((!\RS[0]~input_o\)))) # (!\Mux18~6_combout\ & (((\RS[0]~input_o\ & \Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~6_combout\,
	datab => \Mux18~8_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux18~1_combout\,
	combout => \Mux18~9_combout\);

-- Location: FF_X23_Y18_N19
\regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~45_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][13]~q\);

-- Location: FF_X23_Y18_N17
\regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][13]~q\);

-- Location: FF_X22_Y18_N17
\regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][13]~q\);

-- Location: FF_X22_Y18_N11
\regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][13]~q\);

-- Location: LCCOMB_X22_Y18_N16
\Mux18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~17_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[13][13]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[12][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[13][13]~q\,
	datad => \regs[12][13]~q\,
	combout => \Mux18~17_combout\);

-- Location: LCCOMB_X21_Y15_N28
\Mux18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~18_combout\ = (\RS[1]~input_o\ & ((\Mux18~17_combout\ & (\regs[15][13]~q\)) # (!\Mux18~17_combout\ & ((\regs[14][13]~q\))))) # (!\RS[1]~input_o\ & (((\Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][13]~q\,
	datab => \regs[14][13]~q\,
	datac => \RS[1]~input_o\,
	datad => \Mux18~17_combout\,
	combout => \Mux18~18_combout\);

-- Location: FF_X18_Y20_N7
\regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][13]~q\);

-- Location: FF_X18_Y20_N29
\regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][13]~q\);

-- Location: LCCOMB_X18_Y20_N28
\Mux18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][13]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][13]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][13]~q\,
	datac => \regs[5][13]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux18~10_combout\);

-- Location: FF_X21_Y20_N1
\regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][13]~q\);

-- Location: FF_X21_Y20_N3
\regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][13]~q\);

-- Location: LCCOMB_X21_Y20_N0
\Mux18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~11_combout\ = (\RS[1]~input_o\ & ((\Mux18~10_combout\ & ((\regs[7][13]~q\))) # (!\Mux18~10_combout\ & (\regs[6][13]~q\)))) # (!\RS[1]~input_o\ & (\Mux18~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux18~10_combout\,
	datac => \regs[6][13]~q\,
	datad => \regs[7][13]~q\,
	combout => \Mux18~11_combout\);

-- Location: FF_X24_Y17_N23
\regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][13]~q\);

-- Location: FF_X24_Y17_N13
\regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][13]~q\);

-- Location: FF_X23_Y16_N23
\regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][13]~q\);

-- Location: FF_X23_Y16_N1
\regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][13]~q\);

-- Location: LCCOMB_X23_Y16_N22
\Mux18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][13]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][13]~q\,
	datad => \regs[0][13]~q\,
	combout => \Mux18~14_combout\);

-- Location: LCCOMB_X24_Y17_N12
\Mux18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~15_combout\ = (\RS[0]~input_o\ & ((\Mux18~14_combout\ & (\regs[3][13]~q\)) # (!\Mux18~14_combout\ & ((\regs[1][13]~q\))))) # (!\RS[0]~input_o\ & (((\Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][13]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][13]~q\,
	datad => \Mux18~14_combout\,
	combout => \Mux18~15_combout\);

-- Location: FF_X26_Y14_N3
\regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][13]~q\);

-- Location: FF_X26_Y14_N1
\regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][13]~q\);

-- Location: FF_X19_Y14_N9
\regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][13]~q\);

-- Location: FF_X19_Y14_N19
\regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~45_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][13]~q\);

-- Location: LCCOMB_X19_Y14_N8
\Mux18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[10][13]~q\)) # (!\RS[1]~input_o\ & ((\regs[8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][13]~q\,
	datad => \regs[8][13]~q\,
	combout => \Mux18~12_combout\);

-- Location: LCCOMB_X26_Y14_N0
\Mux18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~13_combout\ = (\RS[0]~input_o\ & ((\Mux18~12_combout\ & (\regs[11][13]~q\)) # (!\Mux18~12_combout\ & ((\regs[9][13]~q\))))) # (!\RS[0]~input_o\ & (((\Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[11][13]~q\,
	datac => \regs[9][13]~q\,
	datad => \Mux18~12_combout\,
	combout => \Mux18~13_combout\);

-- Location: LCCOMB_X24_Y17_N24
\Mux18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~16_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\Mux18~13_combout\))) # (!\RS[3]~input_o\ & (\Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux18~15_combout\,
	datac => \Mux18~13_combout\,
	datad => \RS[3]~input_o\,
	combout => \Mux18~16_combout\);

-- Location: LCCOMB_X24_Y17_N18
\Mux18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~19_combout\ = (\RS[2]~input_o\ & ((\Mux18~16_combout\ & (\Mux18~18_combout\)) # (!\Mux18~16_combout\ & ((\Mux18~11_combout\))))) # (!\RS[2]~input_o\ & (((\Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux18~18_combout\,
	datac => \Mux18~11_combout\,
	datad => \Mux18~16_combout\,
	combout => \Mux18~19_combout\);

-- Location: LCCOMB_X17_Y16_N10
\Mux18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~20_combout\ = (\RS[4]~input_o\ & (\Mux18~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datac => \Mux18~9_combout\,
	datad => \Mux18~19_combout\,
	combout => \Mux18~20_combout\);

-- Location: IOIBUF_X7_Y0_N22
\dadosEscrita[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(14),
	o => \dadosEscrita[14]~input_o\);

-- Location: LCCOMB_X14_Y12_N2
\regs~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~46_combout\ = (!\reset~input_o\ & \dadosEscrita[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[14]~input_o\,
	combout => \regs~46_combout\);

-- Location: FF_X14_Y12_N3
\regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~46_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][14]~q\);

-- Location: FF_X14_Y12_N17
\regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][14]~q\);

-- Location: FF_X13_Y12_N3
\regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][14]~q\);

-- Location: LCCOMB_X14_Y12_N16
\Mux17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~17_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[14][14]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[12][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[14][14]~q\,
	datad => \regs[12][14]~q\,
	combout => \Mux17~17_combout\);

-- Location: FF_X13_Y12_N9
\regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][14]~q\);

-- Location: LCCOMB_X13_Y12_N12
\Mux17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~18_combout\ = (\Mux17~17_combout\ & ((\regs[15][14]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux17~17_combout\ & (((\regs[13][14]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][14]~q\,
	datab => \Mux17~17_combout\,
	datac => \regs[13][14]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux17~18_combout\);

-- Location: FF_X14_Y20_N7
\regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][14]~q\);

-- Location: FF_X13_Y18_N17
\regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][14]~q\);

-- Location: LCCOMB_X13_Y18_N16
\Mux17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~12_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[6][14]~q\))) # (!\RS[1]~input_o\ & (\regs[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][14]~q\,
	datac => \regs[6][14]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux17~12_combout\);

-- Location: FF_X14_Y20_N21
\regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][14]~q\);

-- Location: FF_X13_Y20_N9
\regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][14]~q\);

-- Location: LCCOMB_X14_Y20_N20
\Mux17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~13_combout\ = (\Mux17~12_combout\ & (((\regs[7][14]~q\)) # (!\RS[0]~input_o\))) # (!\Mux17~12_combout\ & (\RS[0]~input_o\ & (\regs[5][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][14]~q\,
	datad => \regs[7][14]~q\,
	combout => \Mux17~13_combout\);

-- Location: FF_X22_Y16_N27
\regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][14]~q\);

-- Location: FF_X23_Y16_N11
\regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][14]~q\);

-- Location: FF_X22_Y16_N17
\regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][14]~q\);

-- Location: FF_X23_Y16_N5
\regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][14]~q\);

-- Location: LCCOMB_X22_Y16_N16
\Mux17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~14_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[1][14]~q\)) # (!\RS[0]~input_o\ & ((\regs[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][14]~q\,
	datad => \regs[0][14]~q\,
	combout => \Mux17~14_combout\);

-- Location: LCCOMB_X23_Y16_N10
\Mux17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~15_combout\ = (\RS[1]~input_o\ & ((\Mux17~14_combout\ & (\regs[3][14]~q\)) # (!\Mux17~14_combout\ & ((\regs[2][14]~q\))))) # (!\RS[1]~input_o\ & (((\Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[3][14]~q\,
	datac => \regs[2][14]~q\,
	datad => \Mux17~14_combout\,
	combout => \Mux17~15_combout\);

-- Location: LCCOMB_X17_Y20_N28
\Mux17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~16_combout\ = (\RS[2]~input_o\ & ((\Mux17~13_combout\) # ((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (((\Mux17~15_combout\ & !\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux17~13_combout\,
	datac => \Mux17~15_combout\,
	datad => \RS[3]~input_o\,
	combout => \Mux17~16_combout\);

-- Location: FF_X18_Y11_N15
\regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][14]~q\);

-- Location: FF_X18_Y11_N13
\regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][14]~q\);

-- Location: LCCOMB_X18_Y11_N12
\Mux17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~10_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[9][14]~q\))) # (!\RS[0]~input_o\ & (\regs[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][14]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[9][14]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux17~10_combout\);

-- Location: FF_X18_Y16_N5
\regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][14]~q\);

-- Location: FF_X17_Y14_N31
\regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][14]~q\);

-- Location: LCCOMB_X18_Y16_N4
\Mux17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~11_combout\ = (\Mux17~10_combout\ & (((\regs[11][14]~q\)) # (!\RS[1]~input_o\))) # (!\Mux17~10_combout\ & (\RS[1]~input_o\ & (\regs[10][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][14]~q\,
	datad => \regs[11][14]~q\,
	combout => \Mux17~11_combout\);

-- Location: LCCOMB_X17_Y20_N30
\Mux17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~19_combout\ = (\Mux17~16_combout\ & ((\Mux17~18_combout\) # ((!\RS[3]~input_o\)))) # (!\Mux17~16_combout\ & (((\Mux17~11_combout\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~18_combout\,
	datab => \Mux17~16_combout\,
	datac => \Mux17~11_combout\,
	datad => \RS[3]~input_o\,
	combout => \Mux17~19_combout\);

-- Location: FF_X14_Y15_N13
\regs[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][14]~q\);

-- Location: FF_X18_Y15_N9
\regs[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][14]~q\);

-- Location: FF_X17_Y15_N19
\regs[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][14]~q\);

-- Location: FF_X18_Y15_N19
\regs[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][14]~q\);

-- Location: LCCOMB_X17_Y15_N18
\Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][14]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][14]~q\,
	datad => \regs[17][14]~q\,
	combout => \Mux17~2_combout\);

-- Location: LCCOMB_X18_Y15_N8
\Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~3_combout\ = (\RS[3]~input_o\ & ((\Mux17~2_combout\ & (\regs[29][14]~q\)) # (!\Mux17~2_combout\ & ((\regs[25][14]~q\))))) # (!\RS[3]~input_o\ & (((\Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[29][14]~q\,
	datac => \regs[25][14]~q\,
	datad => \Mux17~2_combout\,
	combout => \Mux17~3_combout\);

-- Location: FF_X22_Y11_N5
\regs[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][14]~q\);

-- Location: FF_X23_Y11_N15
\regs[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][14]~q\);

-- Location: LCCOMB_X22_Y11_N4
\Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][14]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][14]~q\,
	datad => \regs[16][14]~q\,
	combout => \Mux17~4_combout\);

-- Location: FF_X19_Y11_N13
\regs[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][14]~q\);

-- Location: FF_X19_Y11_N27
\regs[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][14]~q\);

-- Location: LCCOMB_X19_Y11_N26
\Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~5_combout\ = (\Mux17~4_combout\ & ((\regs[28][14]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux17~4_combout\ & (((\regs[20][14]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~4_combout\,
	datab => \regs[28][14]~q\,
	datac => \regs[20][14]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux17~5_combout\);

-- Location: LCCOMB_X17_Y20_N24
\Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\Mux17~3_combout\)) # (!\RS[0]~input_o\ & ((\Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux17~3_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux17~5_combout\,
	combout => \Mux17~6_combout\);

-- Location: FF_X18_Y18_N29
\regs[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][14]~q\);

-- Location: FF_X21_Y18_N5
\regs[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][14]~q\);

-- Location: FF_X21_Y18_N23
\regs[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][14]~q\);

-- Location: FF_X18_Y18_N27
\regs[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][14]~q\);

-- Location: LCCOMB_X18_Y18_N26
\Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~7_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[23][14]~q\))) # (!\RS[2]~input_o\ & (\regs[19][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][14]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][14]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux17~7_combout\);

-- Location: LCCOMB_X21_Y18_N4
\Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~8_combout\ = (\RS[3]~input_o\ & ((\Mux17~7_combout\ & (\regs[31][14]~q\)) # (!\Mux17~7_combout\ & ((\regs[27][14]~q\))))) # (!\RS[3]~input_o\ & (((\Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[31][14]~q\,
	datac => \regs[27][14]~q\,
	datad => \Mux17~7_combout\,
	combout => \Mux17~8_combout\);

-- Location: FF_X14_Y11_N9
\regs[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][14]~q\);

-- Location: FF_X14_Y11_N31
\regs[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][14]~q\);

-- Location: LCCOMB_X14_Y11_N30
\Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[26][14]~q\))) # (!\RS[3]~input_o\ & (\regs[18][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[18][14]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][14]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux17~0_combout\);

-- Location: FF_X16_Y15_N5
\regs[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][14]~q\);

-- Location: FF_X16_Y15_N7
\regs[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~46_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][14]~q\);

-- Location: LCCOMB_X16_Y15_N4
\Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = (\RS[2]~input_o\ & ((\Mux17~0_combout\ & ((\regs[30][14]~q\))) # (!\Mux17~0_combout\ & (\regs[22][14]~q\)))) # (!\RS[2]~input_o\ & (\Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux17~0_combout\,
	datac => \regs[22][14]~q\,
	datad => \regs[30][14]~q\,
	combout => \Mux17~1_combout\);

-- Location: LCCOMB_X17_Y20_N10
\Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~9_combout\ = (\RS[1]~input_o\ & ((\Mux17~6_combout\ & (\Mux17~8_combout\)) # (!\Mux17~6_combout\ & ((\Mux17~1_combout\))))) # (!\RS[1]~input_o\ & (\Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux17~6_combout\,
	datac => \Mux17~8_combout\,
	datad => \Mux17~1_combout\,
	combout => \Mux17~9_combout\);

-- Location: LCCOMB_X17_Y20_N0
\Mux17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~20_combout\ = (\RS[4]~input_o\ & ((\Mux17~9_combout\))) # (!\RS[4]~input_o\ & (\Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~19_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux17~9_combout\,
	combout => \Mux17~20_combout\);

-- Location: IOIBUF_X0_Y8_N15
\dadosEscrita[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(15),
	o => \dadosEscrita[15]~input_o\);

-- Location: LCCOMB_X14_Y12_N30
\regs~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~47_combout\ = (\dadosEscrita[15]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dadosEscrita[15]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~47_combout\);

-- Location: FF_X13_Y11_N1
\regs[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][15]~q\);

-- Location: FF_X13_Y11_N31
\regs[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][15]~q\);

-- Location: FF_X14_Y11_N29
\regs[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][15]~q\);

-- Location: LCCOMB_X13_Y11_N30
\Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][15]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][15]~q\,
	datad => \regs[18][15]~q\,
	combout => \Mux16~2_combout\);

-- Location: FF_X14_Y11_N19
\regs[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][15]~q\);

-- Location: LCCOMB_X14_Y11_N18
\Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~3_combout\ = (\Mux16~2_combout\ & ((\regs[30][15]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux16~2_combout\ & (((\regs[26][15]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][15]~q\,
	datab => \Mux16~2_combout\,
	datac => \regs[26][15]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux16~3_combout\);

-- Location: FF_X19_Y11_N31
\regs[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][15]~q\);

-- Location: FF_X22_Y11_N23
\regs[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][15]~q\);

-- Location: FF_X23_Y11_N25
\regs[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][15]~q\);

-- Location: FF_X23_Y11_N19
\regs[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][15]~q\);

-- Location: LCCOMB_X23_Y11_N24
\Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~4_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[20][15]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[16][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[20][15]~q\,
	datad => \regs[16][15]~q\,
	combout => \Mux16~4_combout\);

-- Location: LCCOMB_X22_Y11_N22
\Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~5_combout\ = (\RS[3]~input_o\ & ((\Mux16~4_combout\ & (\regs[28][15]~q\)) # (!\Mux16~4_combout\ & ((\regs[24][15]~q\))))) # (!\RS[3]~input_o\ & (((\Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[28][15]~q\,
	datac => \regs[24][15]~q\,
	datad => \Mux16~4_combout\,
	combout => \Mux16~5_combout\);

-- Location: LCCOMB_X18_Y14_N22
\Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~6_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\Mux16~3_combout\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \Mux16~3_combout\,
	datad => \Mux16~5_combout\,
	combout => \Mux16~6_combout\);

-- Location: FF_X21_Y18_N1
\regs[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][15]~q\);

-- Location: FF_X21_Y18_N3
\regs[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][15]~q\);

-- Location: LCCOMB_X21_Y18_N0
\Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~7_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[27][15]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[19][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][15]~q\,
	datad => \regs[19][15]~q\,
	combout => \Mux16~7_combout\);

-- Location: FF_X24_Y16_N19
\regs[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][15]~q\);

-- Location: FF_X24_Y16_N29
\regs[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][15]~q\);

-- Location: LCCOMB_X24_Y16_N18
\Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~8_combout\ = (\RS[2]~input_o\ & ((\Mux16~7_combout\ & ((\regs[31][15]~q\))) # (!\Mux16~7_combout\ & (\regs[23][15]~q\)))) # (!\RS[2]~input_o\ & (\Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux16~7_combout\,
	datac => \regs[23][15]~q\,
	datad => \regs[31][15]~q\,
	combout => \Mux16~8_combout\);

-- Location: FF_X18_Y15_N15
\regs[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][15]~q\);

-- Location: FF_X18_Y15_N13
\regs[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][15]~q\);

-- Location: LCCOMB_X18_Y15_N12
\Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\RS[3]~input_o\ & (((\regs[25][15]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[17][15]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[17][15]~q\,
	datac => \regs[25][15]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux16~0_combout\);

-- Location: FF_X19_Y15_N21
\regs[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][15]~q\);

-- Location: FF_X19_Y15_N31
\regs[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][15]~q\);

-- Location: LCCOMB_X19_Y15_N20
\Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\Mux16~0_combout\ & (((\regs[29][15]~q\)) # (!\RS[2]~input_o\))) # (!\Mux16~0_combout\ & (\RS[2]~input_o\ & (\regs[21][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][15]~q\,
	datad => \regs[29][15]~q\,
	combout => \Mux16~1_combout\);

-- Location: LCCOMB_X18_Y14_N8
\Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~9_combout\ = (\Mux16~6_combout\ & (((\Mux16~8_combout\)) # (!\RS[0]~input_o\))) # (!\Mux16~6_combout\ & (\RS[0]~input_o\ & ((\Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~6_combout\,
	datab => \RS[0]~input_o\,
	datac => \Mux16~8_combout\,
	datad => \Mux16~1_combout\,
	combout => \Mux16~9_combout\);

-- Location: FF_X13_Y12_N17
\regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][15]~q\);

-- Location: FF_X13_Y12_N31
\regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][15]~q\);

-- Location: LCCOMB_X13_Y12_N30
\Mux16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][15]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][15]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][15]~q\,
	datac => \regs[13][15]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux16~17_combout\);

-- Location: FF_X14_Y12_N5
\regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][15]~q\);

-- Location: FF_X14_Y12_N31
\regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~47_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][15]~q\);

-- Location: LCCOMB_X14_Y12_N8
\Mux16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~18_combout\ = (\Mux16~17_combout\ & (((\regs[15][15]~q\) # (!\RS[1]~input_o\)))) # (!\Mux16~17_combout\ & (\regs[14][15]~q\ & ((\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~17_combout\,
	datab => \regs[14][15]~q\,
	datac => \regs[15][15]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux16~18_combout\);

-- Location: FF_X21_Y11_N25
\regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][15]~q\);

-- Location: FF_X18_Y11_N25
\regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][15]~q\);

-- Location: FF_X19_Y13_N9
\regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][15]~q\);

-- Location: FF_X18_Y11_N11
\regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][15]~q\);

-- Location: LCCOMB_X19_Y13_N8
\Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][15]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][15]~q\,
	datad => \regs[8][15]~q\,
	combout => \Mux16~12_combout\);

-- Location: LCCOMB_X18_Y11_N24
\Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~13_combout\ = (\RS[0]~input_o\ & ((\Mux16~12_combout\ & (\regs[11][15]~q\)) # (!\Mux16~12_combout\ & ((\regs[9][15]~q\))))) # (!\RS[0]~input_o\ & (((\Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[11][15]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][15]~q\,
	datad => \Mux16~12_combout\,
	combout => \Mux16~13_combout\);

-- Location: FF_X22_Y16_N31
\regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][15]~q\);

-- Location: FF_X22_Y16_N29
\regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][15]~q\);

-- Location: FF_X23_Y16_N15
\regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][15]~q\);

-- Location: FF_X23_Y16_N25
\regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][15]~q\);

-- Location: LCCOMB_X23_Y16_N14
\Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][15]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][15]~q\,
	datad => \regs[0][15]~q\,
	combout => \Mux16~14_combout\);

-- Location: LCCOMB_X22_Y16_N28
\Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~15_combout\ = (\RS[0]~input_o\ & ((\Mux16~14_combout\ & (\regs[3][15]~q\)) # (!\Mux16~14_combout\ & ((\regs[1][15]~q\))))) # (!\RS[0]~input_o\ & (((\Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][15]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][15]~q\,
	datad => \Mux16~14_combout\,
	combout => \Mux16~15_combout\);

-- Location: LCCOMB_X22_Y20_N24
\Mux16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~16_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\Mux16~13_combout\)) # (!\RS[3]~input_o\ & ((\Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \Mux16~13_combout\,
	datad => \Mux16~15_combout\,
	combout => \Mux16~16_combout\);

-- Location: FF_X21_Y20_N23
\regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][15]~q\);

-- Location: FF_X21_Y20_N13
\regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][15]~q\);

-- Location: FF_X14_Y20_N3
\regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][15]~q\);

-- Location: FF_X14_Y20_N1
\regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~47_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][15]~q\);

-- Location: LCCOMB_X14_Y20_N0
\Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][15]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][15]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[4][15]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][15]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux16~10_combout\);

-- Location: LCCOMB_X21_Y20_N12
\Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~11_combout\ = (\RS[1]~input_o\ & ((\Mux16~10_combout\ & (\regs[7][15]~q\)) # (!\Mux16~10_combout\ & ((\regs[6][15]~q\))))) # (!\RS[1]~input_o\ & (((\Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][15]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][15]~q\,
	datad => \Mux16~10_combout\,
	combout => \Mux16~11_combout\);

-- Location: LCCOMB_X22_Y20_N18
\Mux16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~19_combout\ = (\Mux16~16_combout\ & ((\Mux16~18_combout\) # ((!\RS[2]~input_o\)))) # (!\Mux16~16_combout\ & (((\RS[2]~input_o\ & \Mux16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~18_combout\,
	datab => \Mux16~16_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux16~11_combout\,
	combout => \Mux16~19_combout\);

-- Location: LCCOMB_X22_Y20_N28
\Mux16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~20_combout\ = (\RS[4]~input_o\ & (\Mux16~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datac => \Mux16~9_combout\,
	datad => \Mux16~19_combout\,
	combout => \Mux16~20_combout\);

-- Location: IOIBUF_X34_Y19_N1
\dadosEscrita[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(16),
	o => \dadosEscrita[16]~input_o\);

-- Location: LCCOMB_X23_Y19_N0
\regs~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~48_combout\ = (!\reset~input_o\ & \dadosEscrita[16]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[16]~input_o\,
	combout => \regs~48_combout\);

-- Location: FF_X13_Y20_N27
\regs[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][16]~q\);

-- Location: FF_X14_Y20_N5
\regs[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][16]~q\);

-- Location: FF_X12_Y20_N25
\regs[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][16]~q\);

-- Location: FF_X14_Y20_N23
\regs[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][16]~q\);

-- Location: LCCOMB_X12_Y20_N24
\Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][16]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][16]~q\,
	datad => \regs[4][16]~q\,
	combout => \Mux15~12_combout\);

-- Location: LCCOMB_X14_Y20_N4
\Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~13_combout\ = (\RS[0]~input_o\ & ((\Mux15~12_combout\ & (\regs[7][16]~q\)) # (!\Mux15~12_combout\ & ((\regs[5][16]~q\))))) # (!\RS[0]~input_o\ & (((\Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][16]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][16]~q\,
	datad => \Mux15~12_combout\,
	combout => \Mux15~13_combout\);

-- Location: FF_X22_Y16_N9
\regs[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][16]~q\);

-- Location: FF_X23_Y13_N19
\regs[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][16]~q\);

-- Location: LCCOMB_X22_Y16_N8
\Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~14_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[1][16]~q\)) # (!\RS[0]~input_o\ & ((\regs[0][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][16]~q\,
	datad => \regs[0][16]~q\,
	combout => \Mux15~14_combout\);

-- Location: FF_X19_Y19_N27
\regs[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][16]~q\);

-- Location: FF_X19_Y19_N21
\regs[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][16]~q\);

-- Location: LCCOMB_X19_Y19_N26
\Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~15_combout\ = (\Mux15~14_combout\ & (((\regs[3][16]~q\)) # (!\RS[1]~input_o\))) # (!\Mux15~14_combout\ & (\RS[1]~input_o\ & (\regs[2][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~14_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][16]~q\,
	datad => \regs[3][16]~q\,
	combout => \Mux15~15_combout\);

-- Location: LCCOMB_X19_Y19_N22
\Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\Mux15~13_combout\)) # (!\RS[2]~input_o\ & ((\Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~13_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux15~15_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux15~16_combout\);

-- Location: FF_X23_Y19_N1
\regs[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~48_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][16]~q\);

-- Location: FF_X17_Y9_N23
\regs[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][16]~q\);

-- Location: FF_X17_Y9_N13
\regs[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][16]~q\);

-- Location: LCCOMB_X17_Y9_N12
\Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~17_combout\ = (\RS[1]~input_o\ & (((\regs[14][16]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[12][16]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[12][16]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[14][16]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux15~17_combout\);

-- Location: FF_X24_Y15_N17
\regs[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][16]~q\);

-- Location: LCCOMB_X24_Y15_N10
\Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~18_combout\ = (\RS[0]~input_o\ & ((\Mux15~17_combout\ & (\regs[15][16]~q\)) # (!\Mux15~17_combout\ & ((\regs[13][16]~q\))))) # (!\RS[0]~input_o\ & (((\Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][16]~q\,
	datab => \RS[0]~input_o\,
	datac => \Mux15~17_combout\,
	datad => \regs[13][16]~q\,
	combout => \Mux15~18_combout\);

-- Location: FF_X18_Y13_N27
\regs[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][16]~q\);

-- Location: FF_X18_Y13_N1
\regs[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][16]~q\);

-- Location: LCCOMB_X18_Y13_N0
\Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~10_combout\ = (\RS[0]~input_o\ & (((\regs[9][16]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[8][16]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][16]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][16]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux15~10_combout\);

-- Location: FF_X19_Y16_N9
\regs[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][16]~q\);

-- Location: FF_X19_Y16_N31
\regs[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][16]~q\);

-- Location: LCCOMB_X19_Y16_N30
\Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~11_combout\ = (\Mux15~10_combout\ & ((\regs[11][16]~q\) # ((!\RS[1]~input_o\)))) # (!\Mux15~10_combout\ & (((\regs[10][16]~q\ & \RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~10_combout\,
	datab => \regs[11][16]~q\,
	datac => \regs[10][16]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux15~11_combout\);

-- Location: LCCOMB_X19_Y19_N16
\Mux15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~19_combout\ = (\Mux15~16_combout\ & (((\Mux15~18_combout\)) # (!\RS[3]~input_o\))) # (!\Mux15~16_combout\ & (\RS[3]~input_o\ & ((\Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~16_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux15~18_combout\,
	datad => \Mux15~11_combout\,
	combout => \Mux15~19_combout\);

-- Location: FF_X19_Y11_N17
\regs[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][16]~q\);

-- Location: FF_X23_Y11_N29
\regs[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][16]~q\);

-- Location: FF_X23_Y11_N23
\regs[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][16]~q\);

-- Location: FF_X22_Y11_N9
\regs[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][16]~q\);

-- Location: LCCOMB_X22_Y11_N8
\Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = (\RS[3]~input_o\ & (((\regs[24][16]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[16][16]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[16][16]~q\,
	datac => \regs[24][16]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux15~4_combout\);

-- Location: LCCOMB_X23_Y11_N28
\Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~5_combout\ = (\RS[2]~input_o\ & ((\Mux15~4_combout\ & (\regs[28][16]~q\)) # (!\Mux15~4_combout\ & ((\regs[20][16]~q\))))) # (!\RS[2]~input_o\ & (((\Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[28][16]~q\,
	datac => \regs[20][16]~q\,
	datad => \Mux15~4_combout\,
	combout => \Mux15~5_combout\);

-- Location: FF_X18_Y15_N27
\regs[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][16]~q\);

-- Location: FF_X22_Y19_N25
\regs[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][16]~q\);

-- Location: LCCOMB_X22_Y19_N24
\Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[21][16]~q\))) # (!\RS[2]~input_o\ & (\regs[17][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[17][16]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][16]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux15~2_combout\);

-- Location: FF_X18_Y15_N17
\regs[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][16]~q\);

-- Location: FF_X17_Y19_N17
\regs[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][16]~q\);

-- Location: LCCOMB_X18_Y15_N16
\Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = (\RS[3]~input_o\ & ((\Mux15~2_combout\ & ((\regs[29][16]~q\))) # (!\Mux15~2_combout\ & (\regs[25][16]~q\)))) # (!\RS[3]~input_o\ & (\Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux15~2_combout\,
	datac => \regs[25][16]~q\,
	datad => \regs[29][16]~q\,
	combout => \Mux15~3_combout\);

-- Location: LCCOMB_X18_Y15_N4
\Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\Mux15~3_combout\))) # (!\RS[0]~input_o\ & (\Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux15~5_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux15~3_combout\,
	combout => \Mux15~6_combout\);

-- Location: FF_X21_Y19_N27
\regs[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][16]~q\);

-- Location: FF_X21_Y16_N1
\regs[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][16]~q\);

-- Location: FF_X21_Y18_N13
\regs[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][16]~q\);

-- Location: LCCOMB_X21_Y16_N0
\Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][16]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][16]~q\,
	datad => \regs[19][16]~q\,
	combout => \Mux15~7_combout\);

-- Location: FF_X21_Y19_N25
\regs[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][16]~q\);

-- Location: LCCOMB_X21_Y19_N24
\Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~8_combout\ = (\Mux15~7_combout\ & ((\regs[31][16]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux15~7_combout\ & (((\regs[27][16]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[31][16]~q\,
	datab => \Mux15~7_combout\,
	datac => \regs[27][16]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux15~8_combout\);

-- Location: FF_X16_Y14_N1
\regs[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][16]~q\);

-- Location: FF_X16_Y14_N3
\regs[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][16]~q\);

-- Location: LCCOMB_X16_Y14_N0
\Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[26][16]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][16]~q\,
	datad => \regs[18][16]~q\,
	combout => \Mux15~0_combout\);

-- Location: FF_X16_Y15_N17
\regs[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][16]~q\);

-- Location: FF_X16_Y15_N11
\regs[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~48_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][16]~q\);

-- Location: LCCOMB_X16_Y15_N16
\Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = (\RS[2]~input_o\ & ((\Mux15~0_combout\ & ((\regs[30][16]~q\))) # (!\Mux15~0_combout\ & (\regs[22][16]~q\)))) # (!\RS[2]~input_o\ & (\Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux15~0_combout\,
	datac => \regs[22][16]~q\,
	datad => \regs[30][16]~q\,
	combout => \Mux15~1_combout\);

-- Location: LCCOMB_X19_Y19_N8
\Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~9_combout\ = (\Mux15~6_combout\ & (((\Mux15~8_combout\)) # (!\RS[1]~input_o\))) # (!\Mux15~6_combout\ & (\RS[1]~input_o\ & ((\Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~6_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux15~8_combout\,
	datad => \Mux15~1_combout\,
	combout => \Mux15~9_combout\);

-- Location: LCCOMB_X19_Y19_N10
\Mux15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~20_combout\ = (\RS[4]~input_o\ & ((\Mux15~9_combout\))) # (!\RS[4]~input_o\ & (\Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux15~19_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux15~9_combout\,
	combout => \Mux15~20_combout\);

-- Location: IOIBUF_X25_Y0_N1
\dadosEscrita[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(17),
	o => \dadosEscrita[17]~input_o\);

-- Location: LCCOMB_X23_Y18_N14
\regs~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~49_combout\ = (!\reset~input_o\ & \dadosEscrita[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[17]~input_o\,
	combout => \regs~49_combout\);

-- Location: FF_X21_Y17_N31
\regs[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][17]~q\);

-- Location: FF_X21_Y17_N21
\regs[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][17]~q\);

-- Location: LCCOMB_X21_Y17_N20
\Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~7_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[27][17]~q\))) # (!\RS[3]~input_o\ & (\regs[19][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][17]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][17]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux14~7_combout\);

-- Location: FF_X18_Y18_N31
\regs[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][17]~q\);

-- Location: FF_X18_Y18_N25
\regs[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][17]~q\);

-- Location: LCCOMB_X18_Y18_N30
\Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~8_combout\ = (\RS[2]~input_o\ & ((\Mux14~7_combout\ & ((\regs[31][17]~q\))) # (!\Mux14~7_combout\ & (\regs[23][17]~q\)))) # (!\RS[2]~input_o\ & (\Mux14~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux14~7_combout\,
	datac => \regs[23][17]~q\,
	datad => \regs[31][17]~q\,
	combout => \Mux14~8_combout\);

-- Location: FF_X12_Y15_N25
\regs[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][17]~q\);

-- Location: FF_X12_Y15_N19
\regs[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][17]~q\);

-- Location: LCCOMB_X12_Y15_N24
\Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][17]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][17]~q\,
	datad => \regs[17][17]~q\,
	combout => \Mux14~0_combout\);

-- Location: FF_X18_Y21_N9
\regs[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][17]~q\);

-- Location: FF_X18_Y21_N19
\regs[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][17]~q\);

-- Location: LCCOMB_X18_Y21_N8
\Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\RS[2]~input_o\ & ((\Mux14~0_combout\ & ((\regs[29][17]~q\))) # (!\Mux14~0_combout\ & (\regs[21][17]~q\)))) # (!\RS[2]~input_o\ & (\Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux14~0_combout\,
	datac => \regs[21][17]~q\,
	datad => \regs[29][17]~q\,
	combout => \Mux14~1_combout\);

-- Location: FF_X16_Y16_N23
\regs[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][17]~q\);

-- Location: FF_X14_Y16_N25
\regs[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][17]~q\);

-- Location: FF_X14_Y16_N11
\regs[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][17]~q\);

-- Location: LCCOMB_X14_Y16_N24
\Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][17]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][17]~q\,
	datad => \regs[18][17]~q\,
	combout => \Mux14~2_combout\);

-- Location: FF_X16_Y16_N29
\regs[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][17]~q\);

-- Location: LCCOMB_X16_Y16_N28
\Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = (\Mux14~2_combout\ & ((\regs[30][17]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux14~2_combout\ & (((\regs[26][17]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][17]~q\,
	datab => \Mux14~2_combout\,
	datac => \regs[26][17]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux14~3_combout\);

-- Location: FF_X23_Y15_N31
\regs[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][17]~q\);

-- Location: FF_X19_Y12_N31
\regs[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][17]~q\);

-- Location: FF_X19_Y12_N13
\regs[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][17]~q\);

-- Location: LCCOMB_X19_Y12_N12
\Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = (\RS[2]~input_o\ & (((\regs[20][17]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[16][17]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[16][17]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][17]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux14~4_combout\);

-- Location: FF_X23_Y15_N13
\regs[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][17]~q\);

-- Location: LCCOMB_X23_Y15_N12
\Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = (\Mux14~4_combout\ & ((\regs[28][17]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux14~4_combout\ & (((\regs[24][17]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][17]~q\,
	datab => \Mux14~4_combout\,
	datac => \regs[24][17]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux14~5_combout\);

-- Location: LCCOMB_X18_Y21_N12
\Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\Mux14~3_combout\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \Mux14~3_combout\,
	datad => \Mux14~5_combout\,
	combout => \Mux14~6_combout\);

-- Location: LCCOMB_X18_Y21_N6
\Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~9_combout\ = (\RS[0]~input_o\ & ((\Mux14~6_combout\ & (\Mux14~8_combout\)) # (!\Mux14~6_combout\ & ((\Mux14~1_combout\))))) # (!\RS[0]~input_o\ & (((\Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~8_combout\,
	datab => \RS[0]~input_o\,
	datac => \Mux14~1_combout\,
	datad => \Mux14~6_combout\,
	combout => \Mux14~9_combout\);

-- Location: FF_X12_Y17_N31
\regs[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][17]~q\);

-- Location: FF_X12_Y17_N13
\regs[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][17]~q\);

-- Location: LCCOMB_X12_Y17_N12
\Mux14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][17]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][17]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[4][17]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][17]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux14~10_combout\);

-- Location: FF_X11_Y17_N13
\regs[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][17]~q\);

-- Location: FF_X11_Y17_N23
\regs[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][17]~q\);

-- Location: LCCOMB_X11_Y17_N12
\Mux14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~11_combout\ = (\RS[1]~input_o\ & ((\Mux14~10_combout\ & ((\regs[7][17]~q\))) # (!\Mux14~10_combout\ & (\regs[6][17]~q\)))) # (!\RS[1]~input_o\ & (\Mux14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux14~10_combout\,
	datac => \regs[6][17]~q\,
	datad => \regs[7][17]~q\,
	combout => \Mux14~11_combout\);

-- Location: FF_X23_Y18_N15
\regs[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~49_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][17]~q\);

-- Location: FF_X23_Y18_N13
\regs[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][17]~q\);

-- Location: FF_X22_Y18_N15
\regs[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][17]~q\);

-- Location: FF_X22_Y18_N29
\regs[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][17]~q\);

-- Location: LCCOMB_X22_Y18_N28
\Mux14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][17]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][17]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][17]~q\,
	datac => \regs[13][17]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux14~17_combout\);

-- Location: LCCOMB_X18_Y21_N26
\Mux14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~18_combout\ = (\RS[1]~input_o\ & ((\Mux14~17_combout\ & (\regs[15][17]~q\)) # (!\Mux14~17_combout\ & ((\regs[14][17]~q\))))) # (!\RS[1]~input_o\ & (((\Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][17]~q\,
	datab => \regs[14][17]~q\,
	datac => \RS[1]~input_o\,
	datad => \Mux14~17_combout\,
	combout => \Mux14~18_combout\);

-- Location: FF_X24_Y17_N31
\regs[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][17]~q\);

-- Location: FF_X24_Y17_N21
\regs[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][17]~q\);

-- Location: FF_X23_Y14_N31
\regs[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][17]~q\);

-- Location: FF_X23_Y14_N13
\regs[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][17]~q\);

-- Location: LCCOMB_X23_Y14_N12
\Mux14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~14_combout\ = (\RS[1]~input_o\ & (((\regs[2][17]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[0][17]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[0][17]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][17]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux14~14_combout\);

-- Location: LCCOMB_X24_Y17_N20
\Mux14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~15_combout\ = (\RS[0]~input_o\ & ((\Mux14~14_combout\ & (\regs[3][17]~q\)) # (!\Mux14~14_combout\ & ((\regs[1][17]~q\))))) # (!\RS[0]~input_o\ & (((\Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][17]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][17]~q\,
	datad => \Mux14~14_combout\,
	combout => \Mux14~15_combout\);

-- Location: FF_X17_Y14_N27
\regs[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][17]~q\);

-- Location: FF_X25_Y14_N11
\regs[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][17]~q\);

-- Location: FF_X25_Y14_N17
\regs[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][17]~q\);

-- Location: LCCOMB_X25_Y14_N16
\Mux14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~12_combout\ = (\RS[1]~input_o\ & (((\regs[10][17]~q\) # (\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (\regs[8][17]~q\ & ((!\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][17]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][17]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux14~12_combout\);

-- Location: FF_X17_Y14_N17
\regs[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~49_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][17]~q\);

-- Location: LCCOMB_X17_Y14_N16
\Mux14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~13_combout\ = (\Mux14~12_combout\ & ((\regs[11][17]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux14~12_combout\ & (((\regs[9][17]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[11][17]~q\,
	datab => \Mux14~12_combout\,
	datac => \regs[9][17]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux14~13_combout\);

-- Location: LCCOMB_X18_Y21_N16
\Mux14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~16_combout\ = (\RS[3]~input_o\ & (((\Mux14~13_combout\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\Mux14~15_combout\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux14~15_combout\,
	datac => \Mux14~13_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux14~16_combout\);

-- Location: LCCOMB_X18_Y21_N20
\Mux14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~19_combout\ = (\RS[2]~input_o\ & ((\Mux14~16_combout\ & ((\Mux14~18_combout\))) # (!\Mux14~16_combout\ & (\Mux14~11_combout\)))) # (!\RS[2]~input_o\ & (((\Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux14~11_combout\,
	datac => \Mux14~18_combout\,
	datad => \Mux14~16_combout\,
	combout => \Mux14~19_combout\);

-- Location: LCCOMB_X18_Y21_N22
\Mux14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~20_combout\ = (\RS[4]~input_o\ & (\Mux14~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~9_combout\,
	datab => \RS[4]~input_o\,
	datad => \Mux14~19_combout\,
	combout => \Mux14~20_combout\);

-- Location: IOIBUF_X13_Y0_N22
\dadosEscrita[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(18),
	o => \dadosEscrita[18]~input_o\);

-- Location: LCCOMB_X14_Y12_N6
\regs~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~50_combout\ = (!\reset~input_o\ & \dadosEscrita[18]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[18]~input_o\,
	combout => \regs~50_combout\);

-- Location: FF_X21_Y19_N5
\regs[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][18]~q\);

-- Location: FF_X21_Y18_N7
\regs[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][18]~q\);

-- Location: FF_X21_Y16_N19
\regs[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][18]~q\);

-- Location: FF_X21_Y18_N9
\regs[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][18]~q\);

-- Location: LCCOMB_X21_Y16_N18
\Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][18]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][18]~q\,
	datad => \regs[19][18]~q\,
	combout => \Mux13~7_combout\);

-- Location: LCCOMB_X21_Y18_N6
\Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~8_combout\ = (\RS[3]~input_o\ & ((\Mux13~7_combout\ & (\regs[31][18]~q\)) # (!\Mux13~7_combout\ & ((\regs[27][18]~q\))))) # (!\RS[3]~input_o\ & (((\Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[31][18]~q\,
	datac => \regs[27][18]~q\,
	datad => \Mux13~7_combout\,
	combout => \Mux13~8_combout\);

-- Location: FF_X14_Y11_N15
\regs[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][18]~q\);

-- Location: FF_X14_Y11_N17
\regs[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][18]~q\);

-- Location: LCCOMB_X14_Y11_N14
\Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[26][18]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[18][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][18]~q\,
	datad => \regs[18][18]~q\,
	combout => \Mux13~0_combout\);

-- Location: FF_X12_Y16_N25
\regs[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][18]~q\);

-- Location: FF_X12_Y16_N27
\regs[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][18]~q\);

-- Location: LCCOMB_X12_Y16_N24
\Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\Mux13~0_combout\ & (((\regs[30][18]~q\)) # (!\RS[2]~input_o\))) # (!\Mux13~0_combout\ & (\RS[2]~input_o\ & (\regs[22][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][18]~q\,
	datad => \regs[30][18]~q\,
	combout => \Mux13~1_combout\);

-- Location: FF_X18_Y12_N11
\regs[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][18]~q\);

-- Location: FF_X18_Y12_N21
\regs[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][18]~q\);

-- Location: LCCOMB_X18_Y12_N10
\Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][18]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][18]~q\,
	datad => \regs[16][18]~q\,
	combout => \Mux13~4_combout\);

-- Location: FF_X17_Y13_N11
\regs[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][18]~q\);

-- Location: FF_X17_Y13_N13
\regs[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][18]~q\);

-- Location: LCCOMB_X17_Y13_N10
\Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = (\RS[2]~input_o\ & ((\Mux13~4_combout\ & ((\regs[28][18]~q\))) # (!\Mux13~4_combout\ & (\regs[20][18]~q\)))) # (!\RS[2]~input_o\ & (\Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux13~4_combout\,
	datac => \regs[20][18]~q\,
	datad => \regs[28][18]~q\,
	combout => \Mux13~5_combout\);

-- Location: FF_X12_Y12_N31
\regs[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][18]~q\);

-- Location: FF_X12_Y12_N21
\regs[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][18]~q\);

-- Location: FF_X16_Y19_N7
\regs[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][18]~q\);

-- Location: FF_X16_Y19_N29
\regs[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][18]~q\);

-- Location: LCCOMB_X16_Y19_N28
\Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[21][18]~q\))) # (!\RS[2]~input_o\ & (\regs[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[17][18]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][18]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux13~2_combout\);

-- Location: LCCOMB_X12_Y12_N20
\Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = (\RS[3]~input_o\ & ((\Mux13~2_combout\ & (\regs[29][18]~q\)) # (!\Mux13~2_combout\ & ((\regs[25][18]~q\))))) # (!\RS[3]~input_o\ & (((\Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[29][18]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][18]~q\,
	datad => \Mux13~2_combout\,
	combout => \Mux13~3_combout\);

-- Location: LCCOMB_X13_Y18_N26
\Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~6_combout\ = (\RS[0]~input_o\ & (((\Mux13~3_combout\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\Mux13~5_combout\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~5_combout\,
	datab => \Mux13~3_combout\,
	datac => \RS[0]~input_o\,
	datad => \RS[1]~input_o\,
	combout => \Mux13~6_combout\);

-- Location: LCCOMB_X14_Y12_N10
\Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~9_combout\ = (\RS[1]~input_o\ & ((\Mux13~6_combout\ & (\Mux13~8_combout\)) # (!\Mux13~6_combout\ & ((\Mux13~1_combout\))))) # (!\RS[1]~input_o\ & (((\Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux13~8_combout\,
	datac => \Mux13~1_combout\,
	datad => \Mux13~6_combout\,
	combout => \Mux13~9_combout\);

-- Location: FF_X18_Y13_N13
\regs[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][18]~q\);

-- Location: FF_X18_Y13_N31
\regs[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][18]~q\);

-- Location: LCCOMB_X18_Y13_N12
\Mux13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~10_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[9][18]~q\)) # (!\RS[0]~input_o\ & ((\regs[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][18]~q\,
	datad => \regs[8][18]~q\,
	combout => \Mux13~10_combout\);

-- Location: FF_X18_Y16_N31
\regs[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][18]~q\);

-- Location: FF_X18_Y16_N17
\regs[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][18]~q\);

-- Location: LCCOMB_X18_Y16_N30
\Mux13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~11_combout\ = (\Mux13~10_combout\ & (((\regs[11][18]~q\)) # (!\RS[1]~input_o\))) # (!\Mux13~10_combout\ & (\RS[1]~input_o\ & (\regs[10][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][18]~q\,
	datad => \regs[11][18]~q\,
	combout => \Mux13~11_combout\);

-- Location: FF_X22_Y16_N21
\regs[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][18]~q\);

-- Location: FF_X23_Y16_N3
\regs[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][18]~q\);

-- Location: FF_X22_Y16_N11
\regs[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][18]~q\);

-- Location: FF_X23_Y16_N29
\regs[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][18]~q\);

-- Location: LCCOMB_X22_Y16_N10
\Mux13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~14_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[1][18]~q\)) # (!\RS[0]~input_o\ & ((\regs[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][18]~q\,
	datad => \regs[0][18]~q\,
	combout => \Mux13~14_combout\);

-- Location: LCCOMB_X23_Y16_N2
\Mux13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~15_combout\ = (\RS[1]~input_o\ & ((\Mux13~14_combout\ & (\regs[3][18]~q\)) # (!\Mux13~14_combout\ & ((\regs[2][18]~q\))))) # (!\RS[1]~input_o\ & (((\Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[3][18]~q\,
	datac => \regs[2][18]~q\,
	datad => \Mux13~14_combout\,
	combout => \Mux13~15_combout\);

-- Location: FF_X16_Y20_N25
\regs[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][18]~q\);

-- Location: FF_X14_Y20_N25
\regs[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][18]~q\);

-- Location: FF_X14_Y20_N11
\regs[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][18]~q\);

-- Location: FF_X13_Y17_N17
\regs[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][18]~q\);

-- Location: LCCOMB_X13_Y17_N16
\Mux13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~12_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[6][18]~q\))) # (!\RS[1]~input_o\ & (\regs[4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][18]~q\,
	datac => \regs[6][18]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux13~12_combout\);

-- Location: LCCOMB_X14_Y20_N24
\Mux13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~13_combout\ = (\RS[0]~input_o\ & ((\Mux13~12_combout\ & (\regs[7][18]~q\)) # (!\Mux13~12_combout\ & ((\regs[5][18]~q\))))) # (!\RS[0]~input_o\ & (((\Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][18]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][18]~q\,
	datad => \Mux13~12_combout\,
	combout => \Mux13~13_combout\);

-- Location: LCCOMB_X22_Y20_N22
\Mux13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~16_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\Mux13~13_combout\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & (\Mux13~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \Mux13~15_combout\,
	datad => \Mux13~13_combout\,
	combout => \Mux13~16_combout\);

-- Location: FF_X13_Y12_N27
\regs[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][18]~q\);

-- Location: FF_X14_Y12_N29
\regs[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][18]~q\);

-- Location: FF_X13_Y12_N21
\regs[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~50_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][18]~q\);

-- Location: LCCOMB_X14_Y12_N28
\Mux13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~17_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[14][18]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[12][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[14][18]~q\,
	datad => \regs[12][18]~q\,
	combout => \Mux13~17_combout\);

-- Location: FF_X14_Y12_N7
\regs[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~50_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][18]~q\);

-- Location: LCCOMB_X14_Y12_N24
\Mux13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~18_combout\ = (\Mux13~17_combout\ & (((\regs[15][18]~q\) # (!\RS[0]~input_o\)))) # (!\Mux13~17_combout\ & (\regs[13][18]~q\ & (\RS[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][18]~q\,
	datab => \Mux13~17_combout\,
	datac => \RS[0]~input_o\,
	datad => \regs[15][18]~q\,
	combout => \Mux13~18_combout\);

-- Location: LCCOMB_X14_Y12_N18
\Mux13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~19_combout\ = (\RS[3]~input_o\ & ((\Mux13~16_combout\ & ((\Mux13~18_combout\))) # (!\Mux13~16_combout\ & (\Mux13~11_combout\)))) # (!\RS[3]~input_o\ & (((\Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux13~11_combout\,
	datac => \Mux13~16_combout\,
	datad => \Mux13~18_combout\,
	combout => \Mux13~19_combout\);

-- Location: LCCOMB_X14_Y12_N12
\Mux13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~20_combout\ = (\RS[4]~input_o\ & (\Mux13~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~9_combout\,
	datab => \RS[4]~input_o\,
	datad => \Mux13~19_combout\,
	combout => \Mux13~20_combout\);

-- Location: IOIBUF_X11_Y0_N15
\dadosEscrita[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(19),
	o => \dadosEscrita[19]~input_o\);

-- Location: LCCOMB_X14_Y12_N0
\regs~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~51_combout\ = (!\reset~input_o\ & \dadosEscrita[19]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[19]~input_o\,
	combout => \regs~51_combout\);

-- Location: FF_X14_Y12_N15
\regs[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][19]~q\);

-- Location: FF_X13_Y12_N25
\regs[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][19]~q\);

-- Location: FF_X13_Y12_N7
\regs[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][19]~q\);

-- Location: LCCOMB_X13_Y12_N6
\Mux12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][19]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][19]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][19]~q\,
	datac => \regs[13][19]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux12~17_combout\);

-- Location: FF_X14_Y12_N1
\regs[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~51_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][19]~q\);

-- Location: LCCOMB_X14_Y12_N26
\Mux12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~18_combout\ = (\RS[1]~input_o\ & ((\Mux12~17_combout\ & ((\regs[15][19]~q\))) # (!\Mux12~17_combout\ & (\regs[14][19]~q\)))) # (!\RS[1]~input_o\ & (((\Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[14][19]~q\,
	datac => \Mux12~17_combout\,
	datad => \regs[15][19]~q\,
	combout => \Mux12~18_combout\);

-- Location: FF_X18_Y20_N27
\regs[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][19]~q\);

-- Location: FF_X18_Y20_N17
\regs[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][19]~q\);

-- Location: LCCOMB_X18_Y20_N16
\Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][19]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][19]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][19]~q\,
	datac => \regs[5][19]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux12~10_combout\);

-- Location: FF_X17_Y17_N1
\regs[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][19]~q\);

-- Location: FF_X17_Y17_N3
\regs[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][19]~q\);

-- Location: LCCOMB_X17_Y17_N0
\Mux12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~11_combout\ = (\Mux12~10_combout\ & (((\regs[7][19]~q\)) # (!\RS[1]~input_o\))) # (!\Mux12~10_combout\ & (\RS[1]~input_o\ & (\regs[6][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][19]~q\,
	datad => \regs[7][19]~q\,
	combout => \Mux12~11_combout\);

-- Location: FF_X23_Y16_N31
\regs[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][19]~q\);

-- Location: FF_X23_Y16_N17
\regs[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][19]~q\);

-- Location: LCCOMB_X23_Y16_N30
\Mux12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][19]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][19]~q\,
	datad => \regs[0][19]~q\,
	combout => \Mux12~14_combout\);

-- Location: FF_X22_Y16_N15
\regs[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][19]~q\);

-- Location: FF_X22_Y16_N1
\regs[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][19]~q\);

-- Location: LCCOMB_X22_Y16_N14
\Mux12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~15_combout\ = (\Mux12~14_combout\ & (((\regs[3][19]~q\)) # (!\RS[0]~input_o\))) # (!\Mux12~14_combout\ & (\RS[0]~input_o\ & (\regs[1][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~14_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][19]~q\,
	datad => \regs[3][19]~q\,
	combout => \Mux12~15_combout\);

-- Location: FF_X19_Y14_N21
\regs[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][19]~q\);

-- Location: FF_X19_Y14_N31
\regs[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][19]~q\);

-- Location: LCCOMB_X19_Y14_N20
\Mux12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[10][19]~q\)) # (!\RS[1]~input_o\ & ((\regs[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][19]~q\,
	datad => \regs[8][19]~q\,
	combout => \Mux12~12_combout\);

-- Location: FF_X26_Y14_N21
\regs[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][19]~q\);

-- Location: FF_X26_Y14_N31
\regs[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][19]~q\);

-- Location: LCCOMB_X26_Y14_N20
\Mux12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~13_combout\ = (\RS[0]~input_o\ & ((\Mux12~12_combout\ & ((\regs[11][19]~q\))) # (!\Mux12~12_combout\ & (\regs[9][19]~q\)))) # (!\RS[0]~input_o\ & (\Mux12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux12~12_combout\,
	datac => \regs[9][19]~q\,
	datad => \regs[11][19]~q\,
	combout => \Mux12~13_combout\);

-- Location: LCCOMB_X22_Y15_N8
\Mux12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~16_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\Mux12~13_combout\))) # (!\RS[3]~input_o\ & (\Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~15_combout\,
	datab => \RS[2]~input_o\,
	datac => \Mux12~13_combout\,
	datad => \RS[3]~input_o\,
	combout => \Mux12~16_combout\);

-- Location: LCCOMB_X22_Y15_N2
\Mux12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~19_combout\ = (\RS[2]~input_o\ & ((\Mux12~16_combout\ & (\Mux12~18_combout\)) # (!\Mux12~16_combout\ & ((\Mux12~11_combout\))))) # (!\RS[2]~input_o\ & (((\Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~18_combout\,
	datab => \RS[2]~input_o\,
	datac => \Mux12~11_combout\,
	datad => \Mux12~16_combout\,
	combout => \Mux12~19_combout\);

-- Location: FF_X21_Y17_N9
\regs[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][19]~q\);

-- Location: FF_X21_Y17_N3
\regs[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][19]~q\);

-- Location: LCCOMB_X21_Y17_N8
\Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~7_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[27][19]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[19][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][19]~q\,
	datad => \regs[19][19]~q\,
	combout => \Mux12~7_combout\);

-- Location: FF_X22_Y13_N3
\regs[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][19]~q\);

-- Location: FF_X22_Y13_N13
\regs[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][19]~q\);

-- Location: LCCOMB_X22_Y13_N2
\Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~8_combout\ = (\Mux12~7_combout\ & (((\regs[31][19]~q\)) # (!\RS[2]~input_o\))) # (!\Mux12~7_combout\ & (\RS[2]~input_o\ & (\regs[23][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~7_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[23][19]~q\,
	datad => \regs[31][19]~q\,
	combout => \Mux12~8_combout\);

-- Location: FF_X18_Y12_N31
\regs[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][19]~q\);

-- Location: FF_X17_Y12_N25
\regs[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][19]~q\);

-- Location: LCCOMB_X17_Y12_N24
\Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = (\RS[2]~input_o\ & (((\regs[20][19]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[16][19]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[16][19]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][19]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux12~4_combout\);

-- Location: FF_X22_Y15_N25
\regs[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][19]~q\);

-- Location: FF_X22_Y15_N11
\regs[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][19]~q\);

-- Location: LCCOMB_X22_Y15_N24
\Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = (\RS[3]~input_o\ & ((\Mux12~4_combout\ & ((\regs[28][19]~q\))) # (!\Mux12~4_combout\ & (\regs[24][19]~q\)))) # (!\RS[3]~input_o\ & (\Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux12~4_combout\,
	datac => \regs[24][19]~q\,
	datad => \regs[28][19]~q\,
	combout => \Mux12~5_combout\);

-- Location: FF_X12_Y11_N13
\regs[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][19]~q\);

-- Location: FF_X12_Y11_N27
\regs[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][19]~q\);

-- Location: FF_X12_Y13_N17
\regs[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][19]~q\);

-- Location: FF_X12_Y13_N19
\regs[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][19]~q\);

-- Location: LCCOMB_X12_Y13_N16
\Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][19]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][19]~q\,
	datad => \regs[18][19]~q\,
	combout => \Mux12~2_combout\);

-- Location: LCCOMB_X12_Y11_N26
\Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = (\RS[3]~input_o\ & ((\Mux12~2_combout\ & (\regs[30][19]~q\)) # (!\Mux12~2_combout\ & ((\regs[26][19]~q\))))) # (!\RS[3]~input_o\ & (((\Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][19]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][19]~q\,
	datad => \Mux12~2_combout\,
	combout => \Mux12~3_combout\);

-- Location: LCCOMB_X22_Y15_N28
\Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~6_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\Mux12~3_combout\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & (\Mux12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \Mux12~5_combout\,
	datad => \Mux12~3_combout\,
	combout => \Mux12~6_combout\);

-- Location: FF_X18_Y15_N7
\regs[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][19]~q\);

-- Location: FF_X18_Y15_N1
\regs[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][19]~q\);

-- Location: LCCOMB_X18_Y15_N6
\Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[25][19]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[17][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[25][19]~q\,
	datad => \regs[17][19]~q\,
	combout => \Mux12~0_combout\);

-- Location: FF_X22_Y19_N27
\regs[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][19]~q\);

-- Location: FF_X19_Y15_N25
\regs[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~51_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][19]~q\);

-- Location: LCCOMB_X22_Y19_N26
\Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = (\Mux12~0_combout\ & (((\regs[29][19]~q\)) # (!\RS[2]~input_o\))) # (!\Mux12~0_combout\ & (\RS[2]~input_o\ & (\regs[21][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][19]~q\,
	datad => \regs[29][19]~q\,
	combout => \Mux12~1_combout\);

-- Location: LCCOMB_X22_Y15_N6
\Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~9_combout\ = (\Mux12~6_combout\ & ((\Mux12~8_combout\) # ((!\RS[0]~input_o\)))) # (!\Mux12~6_combout\ & (((\RS[0]~input_o\ & \Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~8_combout\,
	datab => \Mux12~6_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux12~1_combout\,
	combout => \Mux12~9_combout\);

-- Location: LCCOMB_X22_Y15_N20
\Mux12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~20_combout\ = (\RS[4]~input_o\ & ((\Mux12~9_combout\))) # (!\RS[4]~input_o\ & (\Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux12~19_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux12~9_combout\,
	combout => \Mux12~20_combout\);

-- Location: IOIBUF_X5_Y24_N22
\dadosEscrita[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(20),
	o => \dadosEscrita[20]~input_o\);

-- Location: LCCOMB_X13_Y21_N0
\regs~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~52_combout\ = (!\reset~input_o\ & \dadosEscrita[20]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \dadosEscrita[20]~input_o\,
	combout => \regs~52_combout\);

-- Location: FF_X14_Y21_N19
\regs[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][20]~q\);

-- Location: FF_X14_Y21_N25
\regs[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][20]~q\);

-- Location: LCCOMB_X14_Y21_N24
\Mux11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~17_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[14][20]~q\))) # (!\RS[1]~input_o\ & (\regs[12][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][20]~q\,
	datac => \regs[14][20]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux11~17_combout\);

-- Location: FF_X13_Y21_N23
\regs[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][20]~q\);

-- Location: FF_X13_Y21_N1
\regs[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~52_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][20]~q\);

-- Location: LCCOMB_X13_Y21_N26
\Mux11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~18_combout\ = (\Mux11~17_combout\ & (((\regs[15][20]~q\)) # (!\RS[0]~input_o\))) # (!\Mux11~17_combout\ & (\RS[0]~input_o\ & (\regs[13][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~17_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[13][20]~q\,
	datad => \regs[15][20]~q\,
	combout => \Mux11~18_combout\);

-- Location: FF_X13_Y20_N31
\regs[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][20]~q\);

-- Location: FF_X13_Y20_N21
\regs[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][20]~q\);

-- Location: FF_X12_Y20_N19
\regs[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][20]~q\);

-- Location: FF_X12_Y20_N21
\regs[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][20]~q\);

-- Location: LCCOMB_X12_Y20_N18
\Mux11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][20]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][20]~q\,
	datad => \regs[4][20]~q\,
	combout => \Mux11~12_combout\);

-- Location: LCCOMB_X13_Y20_N20
\Mux11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~13_combout\ = (\RS[0]~input_o\ & ((\Mux11~12_combout\ & (\regs[7][20]~q\)) # (!\Mux11~12_combout\ & ((\regs[5][20]~q\))))) # (!\RS[0]~input_o\ & (((\Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[7][20]~q\,
	datac => \regs[5][20]~q\,
	datad => \Mux11~12_combout\,
	combout => \Mux11~13_combout\);

-- Location: FF_X22_Y16_N13
\regs[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][20]~q\);

-- Location: FF_X22_Y20_N17
\regs[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][20]~q\);

-- Location: FF_X22_Y16_N19
\regs[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][20]~q\);

-- Location: FF_X21_Y14_N25
\regs[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][20]~q\);

-- Location: LCCOMB_X22_Y16_N18
\Mux11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~14_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[1][20]~q\)) # (!\RS[0]~input_o\ & ((\regs[0][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][20]~q\,
	datad => \regs[0][20]~q\,
	combout => \Mux11~14_combout\);

-- Location: LCCOMB_X22_Y20_N16
\Mux11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~15_combout\ = (\RS[1]~input_o\ & ((\Mux11~14_combout\ & (\regs[3][20]~q\)) # (!\Mux11~14_combout\ & ((\regs[2][20]~q\))))) # (!\RS[1]~input_o\ & (((\Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][20]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][20]~q\,
	datad => \Mux11~14_combout\,
	combout => \Mux11~15_combout\);

-- Location: LCCOMB_X13_Y21_N4
\Mux11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~16_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\Mux11~13_combout\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \Mux11~13_combout\,
	datad => \Mux11~15_combout\,
	combout => \Mux11~16_combout\);

-- Location: FF_X19_Y14_N25
\regs[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][20]~q\);

-- Location: FF_X17_Y15_N31
\regs[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][20]~q\);

-- Location: LCCOMB_X17_Y15_N30
\Mux11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~10_combout\ = (\RS[0]~input_o\ & (((\regs[9][20]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[8][20]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][20]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][20]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux11~10_combout\);

-- Location: FF_X19_Y16_N19
\regs[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][20]~q\);

-- Location: FF_X19_Y16_N21
\regs[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][20]~q\);

-- Location: LCCOMB_X19_Y16_N18
\Mux11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~11_combout\ = (\Mux11~10_combout\ & (((\regs[11][20]~q\)) # (!\RS[1]~input_o\))) # (!\Mux11~10_combout\ & (\RS[1]~input_o\ & (\regs[10][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][20]~q\,
	datad => \regs[11][20]~q\,
	combout => \Mux11~11_combout\);

-- Location: LCCOMB_X13_Y21_N12
\Mux11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~19_combout\ = (\RS[3]~input_o\ & ((\Mux11~16_combout\ & (\Mux11~18_combout\)) # (!\Mux11~16_combout\ & ((\Mux11~11_combout\))))) # (!\RS[3]~input_o\ & (((\Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~18_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux11~16_combout\,
	datad => \Mux11~11_combout\,
	combout => \Mux11~19_combout\);

-- Location: FF_X17_Y21_N27
\regs[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][20]~q\);

-- Location: FF_X17_Y21_N25
\regs[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][20]~q\);

-- Location: FF_X16_Y14_N21
\regs[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][20]~q\);

-- Location: FF_X16_Y14_N15
\regs[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][20]~q\);

-- Location: LCCOMB_X16_Y14_N20
\Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[26][20]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[18][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][20]~q\,
	datad => \regs[18][20]~q\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X17_Y21_N24
\Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\RS[2]~input_o\ & ((\Mux11~0_combout\ & (\regs[30][20]~q\)) # (!\Mux11~0_combout\ & ((\regs[22][20]~q\))))) # (!\RS[2]~input_o\ & (((\Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][20]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][20]~q\,
	datad => \Mux11~0_combout\,
	combout => \Mux11~1_combout\);

-- Location: FF_X21_Y18_N21
\regs[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][20]~q\);

-- Location: FF_X19_Y18_N27
\regs[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][20]~q\);

-- Location: LCCOMB_X19_Y18_N26
\Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~7_combout\ = (\RS[2]~input_o\ & (((\regs[23][20]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[19][20]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][20]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[23][20]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux11~7_combout\);

-- Location: FF_X21_Y18_N19
\regs[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][20]~q\);

-- Location: FF_X19_Y18_N13
\regs[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][20]~q\);

-- Location: LCCOMB_X21_Y18_N18
\Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~8_combout\ = (\RS[3]~input_o\ & ((\Mux11~7_combout\ & ((\regs[31][20]~q\))) # (!\Mux11~7_combout\ & (\regs[27][20]~q\)))) # (!\RS[3]~input_o\ & (\Mux11~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux11~7_combout\,
	datac => \regs[27][20]~q\,
	datad => \regs[31][20]~q\,
	combout => \Mux11~8_combout\);

-- Location: FF_X18_Y12_N1
\regs[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][20]~q\);

-- Location: FF_X18_Y12_N3
\regs[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][20]~q\);

-- Location: LCCOMB_X18_Y12_N0
\Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][20]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][20]~q\,
	datad => \regs[16][20]~q\,
	combout => \Mux11~4_combout\);

-- Location: FF_X17_Y18_N15
\regs[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][20]~q\);

-- Location: FF_X18_Y19_N17
\regs[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][20]~q\);

-- Location: LCCOMB_X17_Y18_N14
\Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~5_combout\ = (\RS[2]~input_o\ & ((\Mux11~4_combout\ & ((\regs[28][20]~q\))) # (!\Mux11~4_combout\ & (\regs[20][20]~q\)))) # (!\RS[2]~input_o\ & (\Mux11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux11~4_combout\,
	datac => \regs[20][20]~q\,
	datad => \regs[28][20]~q\,
	combout => \Mux11~5_combout\);

-- Location: FF_X17_Y15_N13
\regs[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][20]~q\);

-- Location: FF_X18_Y15_N11
\regs[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][20]~q\);

-- Location: LCCOMB_X17_Y15_N12
\Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][20]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][20]~q\,
	datad => \regs[17][20]~q\,
	combout => \Mux11~2_combout\);

-- Location: FF_X17_Y19_N27
\regs[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][20]~q\);

-- Location: FF_X17_Y19_N13
\regs[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~52_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][20]~q\);

-- Location: LCCOMB_X17_Y19_N26
\Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = (\Mux11~2_combout\ & (((\regs[29][20]~q\)) # (!\RS[3]~input_o\))) # (!\Mux11~2_combout\ & (\RS[3]~input_o\ & (\regs[25][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][20]~q\,
	datad => \regs[29][20]~q\,
	combout => \Mux11~3_combout\);

-- Location: LCCOMB_X13_Y21_N16
\Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\) # (\Mux11~3_combout\)))) # (!\RS[0]~input_o\ & (\Mux11~5_combout\ & (!\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~5_combout\,
	datab => \RS[0]~input_o\,
	datac => \RS[1]~input_o\,
	datad => \Mux11~3_combout\,
	combout => \Mux11~6_combout\);

-- Location: LCCOMB_X13_Y21_N10
\Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~9_combout\ = (\RS[1]~input_o\ & ((\Mux11~6_combout\ & ((\Mux11~8_combout\))) # (!\Mux11~6_combout\ & (\Mux11~1_combout\)))) # (!\RS[1]~input_o\ & (((\Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~1_combout\,
	datab => \Mux11~8_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux11~6_combout\,
	combout => \Mux11~9_combout\);

-- Location: LCCOMB_X13_Y21_N6
\Mux11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~20_combout\ = (\RS[4]~input_o\ & ((\Mux11~9_combout\))) # (!\RS[4]~input_o\ & (\Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~19_combout\,
	datac => \Mux11~9_combout\,
	datad => \RS[4]~input_o\,
	combout => \Mux11~20_combout\);

-- Location: IOIBUF_X9_Y0_N8
\dadosEscrita[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(21),
	o => \dadosEscrita[21]~input_o\);

-- Location: LCCOMB_X13_Y16_N0
\regs~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~53_combout\ = (!\reset~input_o\ & \dadosEscrita[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \dadosEscrita[21]~input_o\,
	combout => \regs~53_combout\);

-- Location: FF_X19_Y18_N1
\regs[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][21]~q\);

-- Location: FF_X19_Y18_N23
\regs[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][21]~q\);

-- Location: FF_X21_Y18_N17
\regs[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][21]~q\);

-- Location: FF_X21_Y18_N31
\regs[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][21]~q\);

-- Location: LCCOMB_X21_Y18_N30
\Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~7_combout\ = (\RS[3]~input_o\ & (((\regs[27][21]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[19][21]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[19][21]~q\,
	datac => \regs[27][21]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux10~7_combout\);

-- Location: LCCOMB_X19_Y18_N22
\Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~8_combout\ = (\RS[2]~input_o\ & ((\Mux10~7_combout\ & (\regs[31][21]~q\)) # (!\Mux10~7_combout\ & ((\regs[23][21]~q\))))) # (!\RS[2]~input_o\ & (((\Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[31][21]~q\,
	datac => \regs[23][21]~q\,
	datad => \Mux10~7_combout\,
	combout => \Mux10~8_combout\);

-- Location: FF_X12_Y13_N29
\regs[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][21]~q\);

-- Location: FF_X12_Y13_N31
\regs[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][21]~q\);

-- Location: LCCOMB_X12_Y13_N28
\Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][21]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][21]~q\,
	datad => \regs[18][21]~q\,
	combout => \Mux10~2_combout\);

-- Location: FF_X13_Y14_N15
\regs[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][21]~q\);

-- Location: FF_X13_Y14_N25
\regs[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][21]~q\);

-- Location: LCCOMB_X13_Y14_N14
\Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = (\RS[3]~input_o\ & ((\Mux10~2_combout\ & ((\regs[30][21]~q\))) # (!\Mux10~2_combout\ & (\regs[26][21]~q\)))) # (!\RS[3]~input_o\ & (\Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux10~2_combout\,
	datac => \regs[26][21]~q\,
	datad => \regs[30][21]~q\,
	combout => \Mux10~3_combout\);

-- Location: FF_X16_Y12_N27
\regs[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][21]~q\);

-- Location: FF_X17_Y12_N27
\regs[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][21]~q\);

-- Location: FF_X17_Y12_N29
\regs[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][21]~q\);

-- Location: LCCOMB_X17_Y12_N26
\Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][21]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][21]~q\,
	datad => \regs[16][21]~q\,
	combout => \Mux10~4_combout\);

-- Location: FF_X16_Y12_N25
\regs[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][21]~q\);

-- Location: LCCOMB_X16_Y12_N24
\Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = (\Mux10~4_combout\ & ((\regs[28][21]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux10~4_combout\ & (((\regs[24][21]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][21]~q\,
	datab => \Mux10~4_combout\,
	datac => \regs[24][21]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux10~5_combout\);

-- Location: LCCOMB_X13_Y16_N8
\Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\Mux10~3_combout\)) # (!\RS[1]~input_o\ & ((\Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~3_combout\,
	datab => \Mux10~5_combout\,
	datac => \RS[0]~input_o\,
	datad => \RS[1]~input_o\,
	combout => \Mux10~6_combout\);

-- Location: FF_X18_Y15_N31
\regs[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][21]~q\);

-- Location: FF_X18_Y15_N29
\regs[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][21]~q\);

-- Location: LCCOMB_X18_Y15_N28
\Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[25][21]~q\))) # (!\RS[3]~input_o\ & (\regs[17][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[17][21]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[25][21]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux10~0_combout\);

-- Location: FF_X17_Y15_N17
\regs[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][21]~q\);

-- Location: FF_X19_Y15_N19
\regs[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][21]~q\);

-- Location: LCCOMB_X17_Y15_N16
\Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\RS[2]~input_o\ & ((\Mux10~0_combout\ & ((\regs[29][21]~q\))) # (!\Mux10~0_combout\ & (\regs[21][21]~q\)))) # (!\RS[2]~input_o\ & (\Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux10~0_combout\,
	datac => \regs[21][21]~q\,
	datad => \regs[29][21]~q\,
	combout => \Mux10~1_combout\);

-- Location: LCCOMB_X13_Y16_N26
\Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~9_combout\ = (\RS[0]~input_o\ & ((\Mux10~6_combout\ & (\Mux10~8_combout\)) # (!\Mux10~6_combout\ & ((\Mux10~1_combout\))))) # (!\RS[0]~input_o\ & (((\Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux10~8_combout\,
	datac => \Mux10~6_combout\,
	datad => \Mux10~1_combout\,
	combout => \Mux10~9_combout\);

-- Location: FF_X13_Y16_N23
\regs[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][21]~q\);

-- Location: FF_X13_Y16_N1
\regs[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~53_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][21]~q\);

-- Location: FF_X13_Y12_N29
\regs[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][21]~q\);

-- Location: FF_X13_Y12_N11
\regs[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][21]~q\);

-- Location: LCCOMB_X13_Y12_N10
\Mux10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][21]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][21]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][21]~q\,
	datac => \regs[13][21]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux10~17_combout\);

-- Location: LCCOMB_X13_Y16_N10
\Mux10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~18_combout\ = (\Mux10~17_combout\ & (((\regs[15][21]~q\) # (!\RS[1]~input_o\)))) # (!\Mux10~17_combout\ & (\regs[14][21]~q\ & ((\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[14][21]~q\,
	datab => \regs[15][21]~q\,
	datac => \Mux10~17_combout\,
	datad => \RS[1]~input_o\,
	combout => \Mux10~18_combout\);

-- Location: FF_X13_Y20_N3
\regs[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][21]~q\);

-- Location: FF_X12_Y20_N23
\regs[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][21]~q\);

-- Location: FF_X13_Y20_N25
\regs[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][21]~q\);

-- Location: FF_X12_Y20_N9
\regs[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][21]~q\);

-- Location: LCCOMB_X13_Y20_N24
\Mux10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~10_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[5][21]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[4][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[5][21]~q\,
	datad => \regs[4][21]~q\,
	combout => \Mux10~10_combout\);

-- Location: LCCOMB_X12_Y20_N22
\Mux10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~11_combout\ = (\RS[1]~input_o\ & ((\Mux10~10_combout\ & (\regs[7][21]~q\)) # (!\Mux10~10_combout\ & ((\regs[6][21]~q\))))) # (!\RS[1]~input_o\ & (((\Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][21]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][21]~q\,
	datad => \Mux10~10_combout\,
	combout => \Mux10~11_combout\);

-- Location: FF_X22_Y12_N11
\regs[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][21]~q\);

-- Location: FF_X21_Y14_N19
\regs[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][21]~q\);

-- Location: LCCOMB_X22_Y12_N10
\Mux10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][21]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][21]~q\,
	datad => \regs[0][21]~q\,
	combout => \Mux10~14_combout\);

-- Location: FF_X22_Y16_N23
\regs[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][21]~q\);

-- Location: FF_X22_Y16_N25
\regs[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][21]~q\);

-- Location: LCCOMB_X22_Y16_N22
\Mux10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~15_combout\ = (\RS[0]~input_o\ & ((\Mux10~14_combout\ & ((\regs[3][21]~q\))) # (!\Mux10~14_combout\ & (\regs[1][21]~q\)))) # (!\RS[0]~input_o\ & (\Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux10~14_combout\,
	datac => \regs[1][21]~q\,
	datad => \regs[3][21]~q\,
	combout => \Mux10~15_combout\);

-- Location: FF_X19_Y14_N11
\regs[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][21]~q\);

-- Location: FF_X19_Y14_N29
\regs[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][21]~q\);

-- Location: LCCOMB_X19_Y14_N10
\Mux10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[10][21]~q\)) # (!\RS[1]~input_o\ & ((\regs[8][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][21]~q\,
	datad => \regs[8][21]~q\,
	combout => \Mux10~12_combout\);

-- Location: FF_X17_Y14_N13
\regs[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][21]~q\);

-- Location: FF_X17_Y14_N15
\regs[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~53_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][21]~q\);

-- Location: LCCOMB_X17_Y14_N12
\Mux10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~13_combout\ = (\RS[0]~input_o\ & ((\Mux10~12_combout\ & ((\regs[11][21]~q\))) # (!\Mux10~12_combout\ & (\regs[9][21]~q\)))) # (!\RS[0]~input_o\ & (\Mux10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux10~12_combout\,
	datac => \regs[9][21]~q\,
	datad => \regs[11][21]~q\,
	combout => \Mux10~13_combout\);

-- Location: LCCOMB_X13_Y16_N12
\Mux10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\) # (\Mux10~13_combout\)))) # (!\RS[3]~input_o\ & (\Mux10~15_combout\ & (!\RS[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux10~15_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux10~13_combout\,
	combout => \Mux10~16_combout\);

-- Location: LCCOMB_X13_Y16_N28
\Mux10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~19_combout\ = (\RS[2]~input_o\ & ((\Mux10~16_combout\ & (\Mux10~18_combout\)) # (!\Mux10~16_combout\ & ((\Mux10~11_combout\))))) # (!\RS[2]~input_o\ & (((\Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~18_combout\,
	datab => \Mux10~11_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux10~16_combout\,
	combout => \Mux10~19_combout\);

-- Location: LCCOMB_X13_Y16_N30
\Mux10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~20_combout\ = (\RS[4]~input_o\ & (\Mux10~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~9_combout\,
	datab => \Mux10~19_combout\,
	datad => \RS[4]~input_o\,
	combout => \Mux10~20_combout\);

-- Location: IOIBUF_X0_Y19_N15
\dadosEscrita[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(22),
	o => \dadosEscrita[22]~input_o\);

-- Location: LCCOMB_X14_Y19_N8
\regs~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~54_combout\ = (\dadosEscrita[22]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dadosEscrita[22]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~54_combout\);

-- Location: FF_X14_Y9_N27
\regs[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][22]~q\);

-- Location: FF_X17_Y18_N17
\regs[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][22]~q\);

-- Location: FF_X18_Y12_N5
\regs[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][22]~q\);

-- Location: FF_X18_Y12_N7
\regs[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][22]~q\);

-- Location: LCCOMB_X18_Y12_N4
\Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][22]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][22]~q\,
	datad => \regs[16][22]~q\,
	combout => \Mux9~4_combout\);

-- Location: LCCOMB_X17_Y18_N16
\Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~5_combout\ = (\RS[2]~input_o\ & ((\Mux9~4_combout\ & (\regs[28][22]~q\)) # (!\Mux9~4_combout\ & ((\regs[20][22]~q\))))) # (!\RS[2]~input_o\ & (((\Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[28][22]~q\,
	datac => \regs[20][22]~q\,
	datad => \Mux9~4_combout\,
	combout => \Mux9~5_combout\);

-- Location: FF_X17_Y15_N11
\regs[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][22]~q\);

-- Location: FF_X18_Y15_N25
\regs[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][22]~q\);

-- Location: LCCOMB_X17_Y15_N10
\Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][22]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][22]~q\,
	datad => \regs[17][22]~q\,
	combout => \Mux9~2_combout\);

-- Location: FF_X17_Y19_N9
\regs[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][22]~q\);

-- Location: FF_X17_Y19_N15
\regs[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][22]~q\);

-- Location: LCCOMB_X17_Y19_N14
\Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = (\Mux9~2_combout\ & ((\regs[29][22]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux9~2_combout\ & (((\regs[25][22]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~2_combout\,
	datab => \regs[29][22]~q\,
	datac => \regs[25][22]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux9~3_combout\);

-- Location: LCCOMB_X14_Y19_N0
\Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\) # (\Mux9~3_combout\)))) # (!\RS[0]~input_o\ & (\Mux9~5_combout\ & (!\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux9~5_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux9~3_combout\,
	combout => \Mux9~6_combout\);

-- Location: FF_X16_Y18_N31
\regs[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][22]~q\);

-- Location: FF_X16_Y18_N29
\regs[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][22]~q\);

-- Location: LCCOMB_X16_Y18_N28
\Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~7_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[23][22]~q\))) # (!\RS[2]~input_o\ & (\regs[19][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[19][22]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][22]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux9~7_combout\);

-- Location: FF_X11_Y19_N25
\regs[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][22]~q\);

-- Location: FF_X11_Y19_N27
\regs[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][22]~q\);

-- Location: LCCOMB_X11_Y19_N24
\Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~8_combout\ = (\Mux9~7_combout\ & (((\regs[31][22]~q\)) # (!\RS[3]~input_o\))) # (!\Mux9~7_combout\ & (\RS[3]~input_o\ & (\regs[27][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~7_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][22]~q\,
	datad => \regs[31][22]~q\,
	combout => \Mux9~8_combout\);

-- Location: FF_X16_Y14_N17
\regs[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][22]~q\);

-- Location: FF_X16_Y14_N19
\regs[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][22]~q\);

-- Location: LCCOMB_X16_Y14_N16
\Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[26][22]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[18][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][22]~q\,
	datad => \regs[18][22]~q\,
	combout => \Mux9~0_combout\);

-- Location: FF_X13_Y19_N3
\regs[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][22]~q\);

-- Location: FF_X13_Y19_N29
\regs[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][22]~q\);

-- Location: LCCOMB_X13_Y19_N2
\Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\Mux9~0_combout\ & (((\regs[30][22]~q\)) # (!\RS[2]~input_o\))) # (!\Mux9~0_combout\ & (\RS[2]~input_o\ & (\regs[22][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][22]~q\,
	datad => \regs[30][22]~q\,
	combout => \Mux9~1_combout\);

-- Location: LCCOMB_X14_Y19_N18
\Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~9_combout\ = (\RS[1]~input_o\ & ((\Mux9~6_combout\ & (\Mux9~8_combout\)) # (!\Mux9~6_combout\ & ((\Mux9~1_combout\))))) # (!\RS[1]~input_o\ & (\Mux9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux9~6_combout\,
	datac => \Mux9~8_combout\,
	datad => \Mux9~1_combout\,
	combout => \Mux9~9_combout\);

-- Location: FF_X14_Y21_N15
\regs[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][22]~q\);

-- Location: FF_X14_Y21_N13
\regs[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][22]~q\);

-- Location: LCCOMB_X14_Y21_N12
\Mux9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~17_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[14][22]~q\))) # (!\RS[1]~input_o\ & (\regs[12][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][22]~q\,
	datac => \regs[14][22]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux9~17_combout\);

-- Location: FF_X14_Y19_N9
\regs[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~54_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][22]~q\);

-- Location: FF_X14_Y19_N23
\regs[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][22]~q\);

-- Location: LCCOMB_X14_Y19_N26
\Mux9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~18_combout\ = (\RS[0]~input_o\ & ((\Mux9~17_combout\ & (\regs[15][22]~q\)) # (!\Mux9~17_combout\ & ((\regs[13][22]~q\))))) # (!\RS[0]~input_o\ & (\Mux9~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux9~17_combout\,
	datac => \regs[15][22]~q\,
	datad => \regs[13][22]~q\,
	combout => \Mux9~18_combout\);

-- Location: FF_X12_Y20_N11
\regs[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][22]~q\);

-- Location: FF_X12_Y20_N29
\regs[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][22]~q\);

-- Location: LCCOMB_X12_Y20_N10
\Mux9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][22]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][22]~q\,
	datad => \regs[4][22]~q\,
	combout => \Mux9~12_combout\);

-- Location: FF_X17_Y20_N3
\regs[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][22]~q\);

-- Location: FF_X13_Y20_N29
\regs[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][22]~q\);

-- Location: LCCOMB_X17_Y20_N2
\Mux9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~13_combout\ = (\Mux9~12_combout\ & (((\regs[7][22]~q\)) # (!\RS[0]~input_o\))) # (!\Mux9~12_combout\ & (\RS[0]~input_o\ & (\regs[5][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][22]~q\,
	datad => \regs[7][22]~q\,
	combout => \Mux9~13_combout\);

-- Location: FF_X21_Y13_N31
\regs[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][22]~q\);

-- Location: FF_X21_Y14_N31
\regs[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][22]~q\);

-- Location: FF_X21_Y14_N21
\regs[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][22]~q\);

-- Location: LCCOMB_X21_Y14_N20
\Mux9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~14_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[1][22]~q\))) # (!\RS[0]~input_o\ & (\regs[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[0][22]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[1][22]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux9~14_combout\);

-- Location: FF_X21_Y13_N13
\regs[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][22]~q\);

-- Location: LCCOMB_X21_Y13_N12
\Mux9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~15_combout\ = (\Mux9~14_combout\ & ((\regs[3][22]~q\) # ((!\RS[1]~input_o\)))) # (!\Mux9~14_combout\ & (((\regs[2][22]~q\ & \RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][22]~q\,
	datab => \Mux9~14_combout\,
	datac => \regs[2][22]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux9~15_combout\);

-- Location: LCCOMB_X14_Y19_N20
\Mux9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\Mux9~13_combout\)) # (!\RS[2]~input_o\ & ((\Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~13_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux9~15_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux9~16_combout\);

-- Location: FF_X17_Y15_N29
\regs[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][22]~q\);

-- Location: FF_X19_Y14_N7
\regs[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][22]~q\);

-- Location: LCCOMB_X17_Y15_N28
\Mux9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~10_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[9][22]~q\)) # (!\RS[0]~input_o\ & ((\regs[8][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][22]~q\,
	datad => \regs[8][22]~q\,
	combout => \Mux9~10_combout\);

-- Location: FF_X18_Y16_N27
\regs[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][22]~q\);

-- Location: FF_X18_Y16_N13
\regs[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~54_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][22]~q\);

-- Location: LCCOMB_X18_Y16_N26
\Mux9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~11_combout\ = (\Mux9~10_combout\ & (((\regs[11][22]~q\)) # (!\RS[1]~input_o\))) # (!\Mux9~10_combout\ & (\RS[1]~input_o\ & (\regs[10][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][22]~q\,
	datad => \regs[11][22]~q\,
	combout => \Mux9~11_combout\);

-- Location: LCCOMB_X14_Y19_N12
\Mux9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~19_combout\ = (\Mux9~16_combout\ & ((\Mux9~18_combout\) # ((!\RS[3]~input_o\)))) # (!\Mux9~16_combout\ & (((\RS[3]~input_o\ & \Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~18_combout\,
	datab => \Mux9~16_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux9~11_combout\,
	combout => \Mux9~19_combout\);

-- Location: LCCOMB_X14_Y19_N30
\Mux9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~20_combout\ = (\RS[4]~input_o\ & (\Mux9~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datab => \Mux9~9_combout\,
	datad => \Mux9~19_combout\,
	combout => \Mux9~20_combout\);

-- Location: IOIBUF_X0_Y23_N15
\dadosEscrita[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(23),
	o => \dadosEscrita[23]~input_o\);

-- Location: LCCOMB_X13_Y15_N0
\regs~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~55_combout\ = (!\reset~input_o\ & \dadosEscrita[23]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \dadosEscrita[23]~input_o\,
	combout => \regs~55_combout\);

-- Location: FF_X21_Y15_N23
\regs[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][23]~q\);

-- Location: FF_X16_Y18_N27
\regs[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][23]~q\);

-- Location: LCCOMB_X21_Y15_N22
\Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[27][23]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][23]~q\,
	datad => \regs[19][23]~q\,
	combout => \Mux8~7_combout\);

-- Location: FF_X16_Y18_N9
\regs[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][23]~q\);

-- Location: FF_X19_Y18_N19
\regs[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][23]~q\);

-- Location: LCCOMB_X16_Y18_N8
\Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~8_combout\ = (\RS[2]~input_o\ & ((\Mux8~7_combout\ & ((\regs[31][23]~q\))) # (!\Mux8~7_combout\ & (\regs[23][23]~q\)))) # (!\RS[2]~input_o\ & (\Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux8~7_combout\,
	datac => \regs[23][23]~q\,
	datad => \regs[31][23]~q\,
	combout => \Mux8~8_combout\);

-- Location: FF_X13_Y14_N5
\regs[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][23]~q\);

-- Location: FF_X13_Y14_N19
\regs[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][23]~q\);

-- Location: FF_X12_Y13_N25
\regs[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][23]~q\);

-- Location: FF_X12_Y13_N11
\regs[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][23]~q\);

-- Location: LCCOMB_X12_Y13_N24
\Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][23]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][23]~q\,
	datad => \regs[18][23]~q\,
	combout => \Mux8~2_combout\);

-- Location: LCCOMB_X13_Y14_N18
\Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = (\RS[3]~input_o\ & ((\Mux8~2_combout\ & (\regs[30][23]~q\)) # (!\Mux8~2_combout\ & ((\regs[26][23]~q\))))) # (!\RS[3]~input_o\ & (((\Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[30][23]~q\,
	datac => \regs[26][23]~q\,
	datad => \Mux8~2_combout\,
	combout => \Mux8~3_combout\);

-- Location: FF_X17_Y12_N31
\regs[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][23]~q\);

-- Location: FF_X18_Y12_N19
\regs[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][23]~q\);

-- Location: LCCOMB_X17_Y12_N30
\Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][23]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][23]~q\,
	datad => \regs[16][23]~q\,
	combout => \Mux8~4_combout\);

-- Location: FF_X19_Y11_N11
\regs[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][23]~q\);

-- Location: FF_X18_Y12_N17
\regs[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][23]~q\);

-- Location: LCCOMB_X18_Y12_N16
\Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = (\Mux8~4_combout\ & ((\regs[28][23]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux8~4_combout\ & (((\regs[24][23]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~4_combout\,
	datab => \regs[28][23]~q\,
	datac => \regs[24][23]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux8~5_combout\);

-- Location: LCCOMB_X13_Y15_N16
\Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = (\RS[1]~input_o\ & ((\Mux8~3_combout\) # ((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & (((\Mux8~5_combout\ & !\RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux8~3_combout\,
	datac => \Mux8~5_combout\,
	datad => \RS[0]~input_o\,
	combout => \Mux8~6_combout\);

-- Location: FF_X17_Y19_N3
\regs[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][23]~q\);

-- Location: FF_X17_Y16_N21
\regs[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][23]~q\);

-- Location: LCCOMB_X17_Y19_N2
\Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][23]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][23]~q\,
	datad => \regs[17][23]~q\,
	combout => \Mux8~0_combout\);

-- Location: FF_X12_Y19_N27
\regs[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][23]~q\);

-- Location: FF_X17_Y19_N21
\regs[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][23]~q\);

-- Location: LCCOMB_X12_Y19_N26
\Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\RS[2]~input_o\ & ((\Mux8~0_combout\ & ((\regs[29][23]~q\))) # (!\Mux8~0_combout\ & (\regs[21][23]~q\)))) # (!\RS[2]~input_o\ & (\Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux8~0_combout\,
	datac => \regs[21][23]~q\,
	datad => \regs[29][23]~q\,
	combout => \Mux8~1_combout\);

-- Location: LCCOMB_X13_Y15_N18
\Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~9_combout\ = (\Mux8~6_combout\ & ((\Mux8~8_combout\) # ((!\RS[0]~input_o\)))) # (!\Mux8~6_combout\ & (((\Mux8~1_combout\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~8_combout\,
	datab => \Mux8~6_combout\,
	datac => \Mux8~1_combout\,
	datad => \RS[0]~input_o\,
	combout => \Mux8~9_combout\);

-- Location: FF_X16_Y20_N11
\regs[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][23]~q\);

-- Location: FF_X12_Y20_N15
\regs[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][23]~q\);

-- Location: FF_X17_Y20_N13
\regs[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][23]~q\);

-- Location: FF_X17_Y20_N23
\regs[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][23]~q\);

-- Location: LCCOMB_X17_Y20_N12
\Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~10_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[5][23]~q\)) # (!\RS[0]~input_o\ & ((\regs[4][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][23]~q\,
	datad => \regs[4][23]~q\,
	combout => \Mux8~10_combout\);

-- Location: LCCOMB_X12_Y20_N14
\Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~11_combout\ = (\RS[1]~input_o\ & ((\Mux8~10_combout\ & (\regs[7][23]~q\)) # (!\Mux8~10_combout\ & ((\regs[6][23]~q\))))) # (!\RS[1]~input_o\ & (((\Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][23]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][23]~q\,
	datad => \Mux8~10_combout\,
	combout => \Mux8~11_combout\);

-- Location: FF_X13_Y12_N1
\regs[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][23]~q\);

-- Location: FF_X13_Y12_N23
\regs[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][23]~q\);

-- Location: LCCOMB_X13_Y12_N22
\Mux8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][23]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][23]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][23]~q\,
	datac => \regs[13][23]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux8~17_combout\);

-- Location: FF_X13_Y15_N15
\regs[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][23]~q\);

-- Location: FF_X13_Y15_N1
\regs[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~55_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][23]~q\);

-- Location: LCCOMB_X13_Y15_N26
\Mux8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~18_combout\ = (\RS[1]~input_o\ & ((\Mux8~17_combout\ & ((\regs[15][23]~q\))) # (!\Mux8~17_combout\ & (\regs[14][23]~q\)))) # (!\RS[1]~input_o\ & (\Mux8~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux8~17_combout\,
	datac => \regs[14][23]~q\,
	datad => \regs[15][23]~q\,
	combout => \Mux8~18_combout\);

-- Location: FF_X19_Y14_N1
\regs[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][23]~q\);

-- Location: FF_X19_Y14_N27
\regs[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][23]~q\);

-- Location: LCCOMB_X19_Y14_N0
\Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[10][23]~q\)) # (!\RS[1]~input_o\ & ((\regs[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][23]~q\,
	datad => \regs[8][23]~q\,
	combout => \Mux8~12_combout\);

-- Location: FF_X19_Y13_N27
\regs[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][23]~q\);

-- Location: FF_X21_Y11_N27
\regs[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][23]~q\);

-- Location: LCCOMB_X21_Y11_N26
\Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~13_combout\ = (\Mux8~12_combout\ & ((\regs[11][23]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux8~12_combout\ & (((\regs[9][23]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~12_combout\,
	datab => \regs[11][23]~q\,
	datac => \regs[9][23]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux8~13_combout\);

-- Location: FF_X21_Y12_N25
\regs[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][23]~q\);

-- Location: FF_X21_Y14_N17
\regs[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][23]~q\);

-- Location: LCCOMB_X21_Y12_N24
\Mux8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][23]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][23]~q\,
	datad => \regs[0][23]~q\,
	combout => \Mux8~14_combout\);

-- Location: FF_X24_Y12_N25
\regs[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][23]~q\);

-- Location: FF_X24_Y12_N19
\regs[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~55_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][23]~q\);

-- Location: LCCOMB_X24_Y12_N24
\Mux8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~15_combout\ = (\Mux8~14_combout\ & (((\regs[3][23]~q\)) # (!\RS[0]~input_o\))) # (!\Mux8~14_combout\ & (\RS[0]~input_o\ & (\regs[1][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~14_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][23]~q\,
	datad => \regs[3][23]~q\,
	combout => \Mux8~15_combout\);

-- Location: LCCOMB_X13_Y15_N12
\Mux8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~16_combout\ = (\RS[3]~input_o\ & ((\Mux8~13_combout\) # ((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (((!\RS[2]~input_o\ & \Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux8~13_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux8~15_combout\,
	combout => \Mux8~16_combout\);

-- Location: LCCOMB_X13_Y15_N20
\Mux8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~19_combout\ = (\RS[2]~input_o\ & ((\Mux8~16_combout\ & ((\Mux8~18_combout\))) # (!\Mux8~16_combout\ & (\Mux8~11_combout\)))) # (!\RS[2]~input_o\ & (((\Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~11_combout\,
	datab => \Mux8~18_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux8~16_combout\,
	combout => \Mux8~19_combout\);

-- Location: LCCOMB_X13_Y15_N30
\Mux8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~20_combout\ = (\RS[4]~input_o\ & (\Mux8~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datab => \Mux8~9_combout\,
	datad => \Mux8~19_combout\,
	combout => \Mux8~20_combout\);

-- Location: IOIBUF_X13_Y24_N8
\dadosEscrita[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(24),
	o => \dadosEscrita[24]~input_o\);

-- Location: LCCOMB_X13_Y21_N24
\regs~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~56_combout\ = (\dadosEscrita[24]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dadosEscrita[24]~input_o\,
	datac => \reset~input_o\,
	combout => \regs~56_combout\);

-- Location: FF_X18_Y12_N29
\regs[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][24]~q\);

-- Location: FF_X18_Y12_N23
\regs[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][24]~q\);

-- Location: LCCOMB_X18_Y12_N28
\Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][24]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][24]~q\,
	datad => \regs[16][24]~q\,
	combout => \Mux7~4_combout\);

-- Location: FF_X17_Y18_N3
\regs[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][24]~q\);

-- Location: FF_X18_Y19_N21
\regs[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][24]~q\);

-- Location: LCCOMB_X17_Y18_N2
\Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = (\RS[2]~input_o\ & ((\Mux7~4_combout\ & ((\regs[28][24]~q\))) # (!\Mux7~4_combout\ & (\regs[20][24]~q\)))) # (!\RS[2]~input_o\ & (\Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux7~4_combout\,
	datac => \regs[20][24]~q\,
	datad => \regs[28][24]~q\,
	combout => \Mux7~5_combout\);

-- Location: FF_X16_Y19_N25
\regs[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][24]~q\);

-- Location: FF_X16_Y19_N19
\regs[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][24]~q\);

-- Location: LCCOMB_X16_Y19_N24
\Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][24]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][24]~q\,
	datad => \regs[17][24]~q\,
	combout => \Mux7~2_combout\);

-- Location: FF_X21_Y16_N21
\regs[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][24]~q\);

-- Location: FF_X18_Y19_N11
\regs[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][24]~q\);

-- Location: LCCOMB_X21_Y16_N20
\Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = (\Mux7~2_combout\ & (((\regs[29][24]~q\)) # (!\RS[3]~input_o\))) # (!\Mux7~2_combout\ & (\RS[3]~input_o\ & (\regs[25][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][24]~q\,
	datad => \regs[29][24]~q\,
	combout => \Mux7~3_combout\);

-- Location: LCCOMB_X13_Y21_N8
\Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\Mux7~3_combout\))) # (!\RS[0]~input_o\ & (\Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~5_combout\,
	datab => \Mux7~3_combout\,
	datac => \RS[1]~input_o\,
	datad => \RS[0]~input_o\,
	combout => \Mux7~6_combout\);

-- Location: FF_X17_Y21_N7
\regs[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][24]~q\);

-- Location: FF_X17_Y21_N29
\regs[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][24]~q\);

-- Location: FF_X16_Y14_N29
\regs[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][24]~q\);

-- Location: FF_X16_Y14_N23
\regs[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][24]~q\);

-- Location: LCCOMB_X16_Y14_N28
\Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[26][24]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][24]~q\,
	datad => \regs[18][24]~q\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X17_Y21_N28
\Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\RS[2]~input_o\ & ((\Mux7~0_combout\ & (\regs[30][24]~q\)) # (!\Mux7~0_combout\ & ((\regs[22][24]~q\))))) # (!\RS[2]~input_o\ & (((\Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][24]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][24]~q\,
	datad => \Mux7~0_combout\,
	combout => \Mux7~1_combout\);

-- Location: FF_X14_Y18_N31
\regs[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][24]~q\);

-- Location: FF_X14_Y18_N29
\regs[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][24]~q\);

-- Location: FF_X16_Y18_N15
\regs[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][24]~q\);

-- Location: FF_X16_Y18_N5
\regs[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][24]~q\);

-- Location: LCCOMB_X16_Y18_N4
\Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~7_combout\ = (\RS[2]~input_o\ & (((\regs[23][24]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[19][24]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[19][24]~q\,
	datac => \regs[23][24]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux7~7_combout\);

-- Location: LCCOMB_X14_Y18_N28
\Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~8_combout\ = (\RS[3]~input_o\ & ((\Mux7~7_combout\ & (\regs[31][24]~q\)) # (!\Mux7~7_combout\ & ((\regs[27][24]~q\))))) # (!\RS[3]~input_o\ & (((\Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[31][24]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][24]~q\,
	datad => \Mux7~7_combout\,
	combout => \Mux7~8_combout\);

-- Location: LCCOMB_X13_Y21_N18
\Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~9_combout\ = (\Mux7~6_combout\ & (((\Mux7~8_combout\) # (!\RS[1]~input_o\)))) # (!\Mux7~6_combout\ & (\Mux7~1_combout\ & (\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~6_combout\,
	datab => \Mux7~1_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux7~8_combout\,
	combout => \Mux7~9_combout\);

-- Location: FF_X18_Y11_N31
\regs[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][24]~q\);

-- Location: FF_X18_Y11_N29
\regs[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][24]~q\);

-- Location: LCCOMB_X18_Y11_N28
\Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~10_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[9][24]~q\))) # (!\RS[0]~input_o\ & (\regs[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][24]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[9][24]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux7~10_combout\);

-- Location: FF_X18_Y16_N15
\regs[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][24]~q\);

-- Location: FF_X18_Y16_N9
\regs[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][24]~q\);

-- Location: LCCOMB_X18_Y16_N14
\Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~11_combout\ = (\Mux7~10_combout\ & (((\regs[11][24]~q\)) # (!\RS[1]~input_o\))) # (!\Mux7~10_combout\ & (\RS[1]~input_o\ & (\regs[10][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][24]~q\,
	datad => \regs[11][24]~q\,
	combout => \Mux7~11_combout\);

-- Location: FF_X12_Y20_N1
\regs[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][24]~q\);

-- Location: FF_X12_Y20_N27
\regs[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][24]~q\);

-- Location: LCCOMB_X12_Y20_N0
\Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[6][24]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[4][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[6][24]~q\,
	datad => \regs[4][24]~q\,
	combout => \Mux7~12_combout\);

-- Location: FF_X17_Y20_N17
\regs[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][24]~q\);

-- Location: FF_X16_Y20_N21
\regs[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][24]~q\);

-- Location: LCCOMB_X17_Y20_N16
\Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~13_combout\ = (\Mux7~12_combout\ & (((\regs[7][24]~q\)) # (!\RS[0]~input_o\))) # (!\Mux7~12_combout\ & (\RS[0]~input_o\ & (\regs[5][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][24]~q\,
	datad => \regs[7][24]~q\,
	combout => \Mux7~13_combout\);

-- Location: FF_X21_Y14_N11
\regs[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][24]~q\);

-- Location: FF_X21_Y14_N29
\regs[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][24]~q\);

-- Location: LCCOMB_X21_Y14_N10
\Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~14_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[1][24]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[0][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[1][24]~q\,
	datad => \regs[0][24]~q\,
	combout => \Mux7~14_combout\);

-- Location: FF_X21_Y13_N25
\regs[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][24]~q\);

-- Location: FF_X21_Y13_N11
\regs[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][24]~q\);

-- Location: LCCOMB_X21_Y13_N24
\Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~15_combout\ = (\RS[1]~input_o\ & ((\Mux7~14_combout\ & ((\regs[3][24]~q\))) # (!\Mux7~14_combout\ & (\regs[2][24]~q\)))) # (!\RS[1]~input_o\ & (\Mux7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux7~14_combout\,
	datac => \regs[2][24]~q\,
	datad => \regs[3][24]~q\,
	combout => \Mux7~15_combout\);

-- Location: LCCOMB_X13_Y21_N28
\Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\Mux7~13_combout\)) # (!\RS[2]~input_o\ & ((\Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~13_combout\,
	datab => \RS[3]~input_o\,
	datac => \RS[2]~input_o\,
	datad => \Mux7~15_combout\,
	combout => \Mux7~16_combout\);

-- Location: FF_X14_Y21_N17
\regs[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][24]~q\);

-- Location: FF_X14_Y21_N3
\regs[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][24]~q\);

-- Location: LCCOMB_X14_Y21_N16
\Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~17_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[14][24]~q\)) # (!\RS[1]~input_o\ & ((\regs[12][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[14][24]~q\,
	datad => \regs[12][24]~q\,
	combout => \Mux7~17_combout\);

-- Location: FF_X13_Y21_N25
\regs[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~56_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][24]~q\);

-- Location: FF_X13_Y21_N31
\regs[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~56_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][24]~q\);

-- Location: LCCOMB_X13_Y21_N2
\Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~18_combout\ = (\Mux7~17_combout\ & ((\regs[15][24]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux7~17_combout\ & (((\regs[13][24]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~17_combout\,
	datab => \regs[15][24]~q\,
	datac => \regs[13][24]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux7~18_combout\);

-- Location: LCCOMB_X13_Y21_N20
\Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~19_combout\ = (\Mux7~16_combout\ & (((\Mux7~18_combout\) # (!\RS[3]~input_o\)))) # (!\Mux7~16_combout\ & (\Mux7~11_combout\ & (\RS[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~11_combout\,
	datab => \Mux7~16_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux7~18_combout\,
	combout => \Mux7~19_combout\);

-- Location: LCCOMB_X13_Y21_N14
\Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~20_combout\ = (\RS[4]~input_o\ & (\Mux7~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[4]~input_o\,
	datab => \Mux7~9_combout\,
	datad => \Mux7~19_combout\,
	combout => \Mux7~20_combout\);

-- Location: IOIBUF_X18_Y0_N1
\dadosEscrita[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(25),
	o => \dadosEscrita[25]~input_o\);

-- Location: LCCOMB_X14_Y12_N22
\regs~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~57_combout\ = (\dadosEscrita[25]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dadosEscrita[25]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~57_combout\);

-- Location: FF_X11_Y15_N31
\regs[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][25]~q\);

-- Location: FF_X12_Y14_N13
\regs[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][25]~q\);

-- Location: FF_X11_Y19_N29
\regs[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][25]~q\);

-- Location: FF_X11_Y15_N21
\regs[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][25]~q\);

-- Location: LCCOMB_X11_Y19_N28
\Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~7_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[27][25]~q\)) # (!\RS[3]~input_o\ & ((\regs[19][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][25]~q\,
	datad => \regs[19][25]~q\,
	combout => \Mux6~7_combout\);

-- Location: LCCOMB_X12_Y14_N12
\Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~8_combout\ = (\RS[2]~input_o\ & ((\Mux6~7_combout\ & (\regs[31][25]~q\)) # (!\Mux6~7_combout\ & ((\regs[23][25]~q\))))) # (!\RS[2]~input_o\ & (((\Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[31][25]~q\,
	datac => \regs[23][25]~q\,
	datad => \Mux6~7_combout\,
	combout => \Mux6~8_combout\);

-- Location: FF_X21_Y16_N15
\regs[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][25]~q\);

-- Location: FF_X17_Y16_N23
\regs[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][25]~q\);

-- Location: LCCOMB_X21_Y16_N14
\Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][25]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][25]~q\,
	datad => \regs[17][25]~q\,
	combout => \Mux6~0_combout\);

-- Location: FF_X12_Y14_N9
\regs[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][25]~q\);

-- Location: FF_X13_Y13_N21
\regs[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][25]~q\);

-- Location: LCCOMB_X12_Y14_N8
\Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\RS[2]~input_o\ & ((\Mux6~0_combout\ & ((\regs[29][25]~q\))) # (!\Mux6~0_combout\ & (\regs[21][25]~q\)))) # (!\RS[2]~input_o\ & (\Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux6~0_combout\,
	datac => \regs[21][25]~q\,
	datad => \regs[29][25]~q\,
	combout => \Mux6~1_combout\);

-- Location: FF_X16_Y12_N23
\regs[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][25]~q\);

-- Location: FF_X17_Y12_N1
\regs[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][25]~q\);

-- Location: FF_X18_Y12_N25
\regs[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][25]~q\);

-- Location: LCCOMB_X17_Y12_N0
\Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][25]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][25]~q\,
	datad => \regs[16][25]~q\,
	combout => \Mux6~4_combout\);

-- Location: FF_X16_Y12_N29
\regs[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][25]~q\);

-- Location: LCCOMB_X16_Y12_N28
\Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~5_combout\ = (\Mux6~4_combout\ & ((\regs[28][25]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux6~4_combout\ & (((\regs[24][25]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][25]~q\,
	datab => \Mux6~4_combout\,
	datac => \regs[24][25]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux6~5_combout\);

-- Location: FF_X12_Y13_N21
\regs[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][25]~q\);

-- Location: FF_X12_Y13_N23
\regs[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][25]~q\);

-- Location: LCCOMB_X12_Y13_N20
\Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][25]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][25]~q\,
	datad => \regs[18][25]~q\,
	combout => \Mux6~2_combout\);

-- Location: FF_X12_Y11_N7
\regs[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][25]~q\);

-- Location: FF_X12_Y11_N17
\regs[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][25]~q\);

-- Location: LCCOMB_X12_Y11_N6
\Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = (\Mux6~2_combout\ & (((\regs[30][25]~q\)) # (!\RS[3]~input_o\))) # (!\Mux6~2_combout\ & (\RS[3]~input_o\ & (\regs[26][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~2_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[26][25]~q\,
	datad => \regs[30][25]~q\,
	combout => \Mux6~3_combout\);

-- Location: LCCOMB_X12_Y14_N2
\Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\Mux6~3_combout\))) # (!\RS[1]~input_o\ & (\Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~5_combout\,
	datab => \RS[0]~input_o\,
	datac => \RS[1]~input_o\,
	datad => \Mux6~3_combout\,
	combout => \Mux6~6_combout\);

-- Location: LCCOMB_X12_Y14_N22
\Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~9_combout\ = (\RS[0]~input_o\ & ((\Mux6~6_combout\ & (\Mux6~8_combout\)) # (!\Mux6~6_combout\ & ((\Mux6~1_combout\))))) # (!\RS[0]~input_o\ & (((\Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~8_combout\,
	datab => \RS[0]~input_o\,
	datac => \Mux6~1_combout\,
	datad => \Mux6~6_combout\,
	combout => \Mux6~9_combout\);

-- Location: FF_X17_Y20_N19
\regs[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][25]~q\);

-- Location: FF_X17_Y20_N21
\regs[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][25]~q\);

-- Location: LCCOMB_X17_Y20_N18
\Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~10_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[5][25]~q\)) # (!\RS[0]~input_o\ & ((\regs[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][25]~q\,
	datad => \regs[4][25]~q\,
	combout => \Mux6~10_combout\);

-- Location: FF_X13_Y18_N29
\regs[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][25]~q\);

-- Location: FF_X16_Y20_N31
\regs[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][25]~q\);

-- Location: LCCOMB_X13_Y18_N28
\Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~11_combout\ = (\RS[1]~input_o\ & ((\Mux6~10_combout\ & ((\regs[7][25]~q\))) # (!\Mux6~10_combout\ & (\regs[6][25]~q\)))) # (!\RS[1]~input_o\ & (\Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux6~10_combout\,
	datac => \regs[6][25]~q\,
	datad => \regs[7][25]~q\,
	combout => \Mux6~11_combout\);

-- Location: FF_X19_Y13_N7
\regs[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][25]~q\);

-- Location: FF_X18_Y13_N9
\regs[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][25]~q\);

-- Location: FF_X19_Y13_N13
\regs[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][25]~q\);

-- Location: FF_X18_Y13_N11
\regs[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][25]~q\);

-- Location: LCCOMB_X19_Y13_N12
\Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][25]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][25]~q\,
	datad => \regs[8][25]~q\,
	combout => \Mux6~12_combout\);

-- Location: LCCOMB_X18_Y13_N8
\Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~13_combout\ = (\RS[0]~input_o\ & ((\Mux6~12_combout\ & (\regs[11][25]~q\)) # (!\Mux6~12_combout\ & ((\regs[9][25]~q\))))) # (!\RS[0]~input_o\ & (((\Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[11][25]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][25]~q\,
	datad => \Mux6~12_combout\,
	combout => \Mux6~13_combout\);

-- Location: FF_X21_Y12_N19
\regs[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][25]~q\);

-- Location: FF_X21_Y14_N1
\regs[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][25]~q\);

-- Location: LCCOMB_X21_Y12_N18
\Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][25]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][25]~q\,
	datad => \regs[0][25]~q\,
	combout => \Mux6~14_combout\);

-- Location: FF_X21_Y14_N23
\regs[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][25]~q\);

-- Location: FF_X24_Y12_N5
\regs[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][25]~q\);

-- Location: LCCOMB_X21_Y14_N22
\Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~15_combout\ = (\RS[0]~input_o\ & ((\Mux6~14_combout\ & ((\regs[3][25]~q\))) # (!\Mux6~14_combout\ & (\regs[1][25]~q\)))) # (!\RS[0]~input_o\ & (\Mux6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux6~14_combout\,
	datac => \regs[1][25]~q\,
	datad => \regs[3][25]~q\,
	combout => \Mux6~15_combout\);

-- Location: LCCOMB_X12_Y14_N24
\Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~16_combout\ = (\RS[3]~input_o\ & ((\Mux6~13_combout\) # ((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (((\Mux6~15_combout\ & !\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux6~13_combout\,
	datac => \Mux6~15_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux6~16_combout\);

-- Location: FF_X14_Y12_N21
\regs[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][25]~q\);

-- Location: FF_X14_Y12_N23
\regs[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~57_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][25]~q\);

-- Location: FF_X14_Y21_N21
\regs[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][25]~q\);

-- Location: FF_X13_Y18_N15
\regs[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~57_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][25]~q\);

-- Location: LCCOMB_X13_Y18_N14
\Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][25]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][25]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][25]~q\,
	datac => \regs[13][25]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux6~17_combout\);

-- Location: LCCOMB_X13_Y18_N24
\Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~18_combout\ = (\Mux6~17_combout\ & (((\regs[15][25]~q\) # (!\RS[1]~input_o\)))) # (!\Mux6~17_combout\ & (\regs[14][25]~q\ & ((\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[14][25]~q\,
	datab => \regs[15][25]~q\,
	datac => \Mux6~17_combout\,
	datad => \RS[1]~input_o\,
	combout => \Mux6~18_combout\);

-- Location: LCCOMB_X12_Y14_N10
\Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~19_combout\ = (\RS[2]~input_o\ & ((\Mux6~16_combout\ & ((\Mux6~18_combout\))) # (!\Mux6~16_combout\ & (\Mux6~11_combout\)))) # (!\RS[2]~input_o\ & (((\Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux6~11_combout\,
	datac => \Mux6~16_combout\,
	datad => \Mux6~18_combout\,
	combout => \Mux6~19_combout\);

-- Location: LCCOMB_X12_Y14_N28
\Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~20_combout\ = (\RS[4]~input_o\ & (\Mux6~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~9_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux6~19_combout\,
	combout => \Mux6~20_combout\);

-- Location: IOIBUF_X30_Y24_N8
\dadosEscrita[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(26),
	o => \dadosEscrita[26]~input_o\);

-- Location: LCCOMB_X19_Y17_N24
\regs~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~58_combout\ = (\dadosEscrita[26]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dadosEscrita[26]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~58_combout\);

-- Location: FF_X19_Y17_N15
\regs[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][26]~q\);

-- Location: FF_X14_Y21_N1
\regs[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][26]~q\);

-- Location: FF_X14_Y21_N23
\regs[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][26]~q\);

-- Location: LCCOMB_X14_Y21_N22
\Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~17_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[14][26]~q\))) # (!\RS[1]~input_o\ & (\regs[12][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][26]~q\,
	datac => \regs[14][26]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux5~17_combout\);

-- Location: FF_X19_Y17_N25
\regs[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~58_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][26]~q\);

-- Location: LCCOMB_X19_Y17_N10
\Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~18_combout\ = (\Mux5~17_combout\ & (((\regs[15][26]~q\) # (!\RS[0]~input_o\)))) # (!\Mux5~17_combout\ & (\regs[13][26]~q\ & (\RS[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][26]~q\,
	datab => \Mux5~17_combout\,
	datac => \RS[0]~input_o\,
	datad => \regs[15][26]~q\,
	combout => \Mux5~18_combout\);

-- Location: FF_X18_Y13_N23
\regs[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][26]~q\);

-- Location: FF_X18_Y13_N21
\regs[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][26]~q\);

-- Location: LCCOMB_X18_Y13_N20
\Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~10_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\regs[9][26]~q\))) # (!\RS[0]~input_o\ & (\regs[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[8][26]~q\,
	datac => \regs[9][26]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux5~10_combout\);

-- Location: FF_X18_Y16_N3
\regs[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][26]~q\);

-- Location: FF_X18_Y16_N21
\regs[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][26]~q\);

-- Location: LCCOMB_X18_Y16_N2
\Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~11_combout\ = (\RS[1]~input_o\ & ((\Mux5~10_combout\ & ((\regs[11][26]~q\))) # (!\Mux5~10_combout\ & (\regs[10][26]~q\)))) # (!\RS[1]~input_o\ & (\Mux5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux5~10_combout\,
	datac => \regs[10][26]~q\,
	datad => \regs[11][26]~q\,
	combout => \Mux5~11_combout\);

-- Location: FF_X12_Y20_N31
\regs[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][26]~q\);

-- Location: FF_X12_Y20_N5
\regs[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][26]~q\);

-- Location: LCCOMB_X12_Y20_N4
\Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~12_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[6][26]~q\))) # (!\RS[1]~input_o\ & (\regs[4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[4][26]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[6][26]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux5~12_combout\);

-- Location: FF_X17_Y20_N7
\regs[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][26]~q\);

-- Location: FF_X16_Y20_N9
\regs[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][26]~q\);

-- Location: LCCOMB_X17_Y20_N6
\Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~13_combout\ = (\Mux5~12_combout\ & (((\regs[7][26]~q\)) # (!\RS[0]~input_o\))) # (!\Mux5~12_combout\ & (\RS[0]~input_o\ & (\regs[5][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][26]~q\,
	datad => \regs[7][26]~q\,
	combout => \Mux5~13_combout\);

-- Location: FF_X21_Y13_N15
\regs[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][26]~q\);

-- Location: FF_X21_Y13_N29
\regs[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][26]~q\);

-- Location: FF_X21_Y14_N3
\regs[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][26]~q\);

-- Location: FF_X21_Y14_N13
\regs[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][26]~q\);

-- Location: LCCOMB_X21_Y14_N2
\Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~14_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[1][26]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[1][26]~q\,
	datad => \regs[0][26]~q\,
	combout => \Mux5~14_combout\);

-- Location: LCCOMB_X21_Y13_N28
\Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~15_combout\ = (\RS[1]~input_o\ & ((\Mux5~14_combout\ & (\regs[3][26]~q\)) # (!\Mux5~14_combout\ & ((\regs[2][26]~q\))))) # (!\RS[1]~input_o\ & (((\Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[3][26]~q\,
	datac => \regs[2][26]~q\,
	datad => \Mux5~14_combout\,
	combout => \Mux5~15_combout\);

-- Location: LCCOMB_X19_Y17_N12
\Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\Mux5~13_combout\)) # (!\RS[2]~input_o\ & ((\Mux5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~13_combout\,
	datab => \Mux5~15_combout\,
	datac => \RS[3]~input_o\,
	datad => \RS[2]~input_o\,
	combout => \Mux5~16_combout\);

-- Location: LCCOMB_X19_Y17_N28
\Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~19_combout\ = (\RS[3]~input_o\ & ((\Mux5~16_combout\ & (\Mux5~18_combout\)) # (!\Mux5~16_combout\ & ((\Mux5~11_combout\))))) # (!\RS[3]~input_o\ & (((\Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~18_combout\,
	datab => \Mux5~11_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux5~16_combout\,
	combout => \Mux5~19_combout\);

-- Location: FF_X16_Y18_N17
\regs[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][26]~q\);

-- Location: FF_X16_Y18_N19
\regs[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][26]~q\);

-- Location: LCCOMB_X16_Y18_N16
\Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][26]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][26]~q\,
	datad => \regs[19][26]~q\,
	combout => \Mux5~7_combout\);

-- Location: FF_X22_Y11_N21
\regs[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][26]~q\);

-- Location: FF_X19_Y18_N21
\regs[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][26]~q\);

-- Location: LCCOMB_X22_Y11_N20
\Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~8_combout\ = (\RS[3]~input_o\ & ((\Mux5~7_combout\ & ((\regs[31][26]~q\))) # (!\Mux5~7_combout\ & (\regs[27][26]~q\)))) # (!\RS[3]~input_o\ & (\Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux5~7_combout\,
	datac => \regs[27][26]~q\,
	datad => \regs[31][26]~q\,
	combout => \Mux5~8_combout\);

-- Location: FF_X14_Y11_N13
\regs[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][26]~q\);

-- Location: FF_X14_Y11_N11
\regs[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][26]~q\);

-- Location: LCCOMB_X14_Y11_N10
\Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\RS[2]~input_o\ & (((\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & ((\regs[26][26]~q\))) # (!\RS[3]~input_o\ & (\regs[18][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[18][26]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][26]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux5~0_combout\);

-- Location: FF_X13_Y13_N15
\regs[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][26]~q\);

-- Location: FF_X14_Y13_N29
\regs[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][26]~q\);

-- Location: LCCOMB_X13_Y13_N14
\Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\RS[2]~input_o\ & ((\Mux5~0_combout\ & ((\regs[30][26]~q\))) # (!\Mux5~0_combout\ & (\regs[22][26]~q\)))) # (!\RS[2]~input_o\ & (\Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux5~0_combout\,
	datac => \regs[22][26]~q\,
	datad => \regs[30][26]~q\,
	combout => \Mux5~1_combout\);

-- Location: FF_X17_Y12_N21
\regs[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][26]~q\);

-- Location: FF_X22_Y11_N19
\regs[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][26]~q\);

-- Location: LCCOMB_X22_Y11_N18
\Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = (\RS[3]~input_o\ & (((\regs[24][26]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[16][26]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[16][26]~q\,
	datac => \regs[24][26]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux5~4_combout\);

-- Location: FF_X17_Y12_N19
\regs[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][26]~q\);

-- Location: FF_X23_Y15_N9
\regs[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][26]~q\);

-- Location: LCCOMB_X17_Y12_N18
\Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~5_combout\ = (\Mux5~4_combout\ & (((\regs[28][26]~q\)) # (!\RS[2]~input_o\))) # (!\Mux5~4_combout\ & (\RS[2]~input_o\ & (\regs[20][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~4_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][26]~q\,
	datad => \regs[28][26]~q\,
	combout => \Mux5~5_combout\);

-- Location: FF_X23_Y17_N27
\regs[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][26]~q\);

-- Location: FF_X23_Y17_N9
\regs[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][26]~q\);

-- Location: FF_X16_Y19_N31
\regs[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][26]~q\);

-- Location: FF_X16_Y19_N5
\regs[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~58_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][26]~q\);

-- Location: LCCOMB_X16_Y19_N4
\Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[21][26]~q\))) # (!\RS[2]~input_o\ & (\regs[17][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[17][26]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][26]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux5~2_combout\);

-- Location: LCCOMB_X23_Y17_N8
\Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = (\RS[3]~input_o\ & ((\Mux5~2_combout\ & (\regs[29][26]~q\)) # (!\Mux5~2_combout\ & ((\regs[25][26]~q\))))) # (!\RS[3]~input_o\ & (((\Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[29][26]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][26]~q\,
	datad => \Mux5~2_combout\,
	combout => \Mux5~3_combout\);

-- Location: LCCOMB_X19_Y17_N16
\Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\) # (\Mux5~3_combout\)))) # (!\RS[0]~input_o\ & (\Mux5~5_combout\ & (!\RS[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~5_combout\,
	datab => \RS[0]~input_o\,
	datac => \RS[1]~input_o\,
	datad => \Mux5~3_combout\,
	combout => \Mux5~6_combout\);

-- Location: LCCOMB_X19_Y17_N18
\Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~9_combout\ = (\RS[1]~input_o\ & ((\Mux5~6_combout\ & (\Mux5~8_combout\)) # (!\Mux5~6_combout\ & ((\Mux5~1_combout\))))) # (!\RS[1]~input_o\ & (((\Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~8_combout\,
	datab => \Mux5~1_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux5~6_combout\,
	combout => \Mux5~9_combout\);

-- Location: LCCOMB_X19_Y17_N30
\Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~20_combout\ = (\RS[4]~input_o\ & ((\Mux5~9_combout\))) # (!\RS[4]~input_o\ & (\Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux5~19_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux5~9_combout\,
	combout => \Mux5~20_combout\);

-- Location: IOIBUF_X1_Y24_N8
\dadosEscrita[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(27),
	o => \dadosEscrita[27]~input_o\);

-- Location: LCCOMB_X16_Y21_N8
\regs~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~59_combout\ = (!\reset~input_o\ & \dadosEscrita[27]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \dadosEscrita[27]~input_o\,
	combout => \regs~59_combout\);

-- Location: FF_X18_Y20_N15
\regs[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][27]~q\);

-- Location: FF_X18_Y20_N21
\regs[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][27]~q\);

-- Location: LCCOMB_X18_Y20_N20
\Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][27]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][27]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[4][27]~q\,
	datac => \regs[5][27]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux4~10_combout\);

-- Location: FF_X16_Y20_N3
\regs[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][27]~q\);

-- Location: FF_X16_Y20_N13
\regs[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][27]~q\);

-- Location: LCCOMB_X16_Y20_N2
\Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~11_combout\ = (\RS[1]~input_o\ & ((\Mux4~10_combout\ & ((\regs[7][27]~q\))) # (!\Mux4~10_combout\ & (\regs[6][27]~q\)))) # (!\RS[1]~input_o\ & (\Mux4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux4~10_combout\,
	datac => \regs[6][27]~q\,
	datad => \regs[7][27]~q\,
	combout => \Mux4~11_combout\);

-- Location: FF_X16_Y21_N31
\regs[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][27]~q\);

-- Location: FF_X16_Y21_N9
\regs[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~59_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][27]~q\);

-- Location: FF_X14_Y21_N11
\regs[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][27]~q\);

-- Location: FF_X13_Y18_N11
\regs[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][27]~q\);

-- Location: LCCOMB_X13_Y18_N10
\Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][27]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][27]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][27]~q\,
	datac => \regs[13][27]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux4~17_combout\);

-- Location: LCCOMB_X16_Y21_N26
\Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~18_combout\ = (\RS[1]~input_o\ & ((\Mux4~17_combout\ & ((\regs[15][27]~q\))) # (!\Mux4~17_combout\ & (\regs[14][27]~q\)))) # (!\RS[1]~input_o\ & (((\Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[14][27]~q\,
	datab => \RS[1]~input_o\,
	datac => \regs[15][27]~q\,
	datad => \Mux4~17_combout\,
	combout => \Mux4~18_combout\);

-- Location: FF_X19_Y13_N25
\regs[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][27]~q\);

-- Location: FF_X18_Y13_N3
\regs[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][27]~q\);

-- Location: LCCOMB_X19_Y13_N24
\Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][27]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][27]~q\,
	datad => \regs[8][27]~q\,
	combout => \Mux4~12_combout\);

-- Location: FF_X19_Y13_N19
\regs[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][27]~q\);

-- Location: FF_X18_Y13_N17
\regs[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][27]~q\);

-- Location: LCCOMB_X18_Y13_N16
\Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~13_combout\ = (\Mux4~12_combout\ & ((\regs[11][27]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux4~12_combout\ & (((\regs[9][27]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~12_combout\,
	datab => \regs[11][27]~q\,
	datac => \regs[9][27]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux4~13_combout\);

-- Location: FF_X22_Y12_N5
\regs[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][27]~q\);

-- Location: FF_X21_Y14_N9
\regs[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][27]~q\);

-- Location: LCCOMB_X22_Y12_N4
\Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][27]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][27]~q\,
	datad => \regs[0][27]~q\,
	combout => \Mux4~14_combout\);

-- Location: FF_X21_Y14_N15
\regs[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][27]~q\);

-- Location: FF_X22_Y12_N31
\regs[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][27]~q\);

-- Location: LCCOMB_X21_Y14_N14
\Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~15_combout\ = (\RS[0]~input_o\ & ((\Mux4~14_combout\ & ((\regs[3][27]~q\))) # (!\Mux4~14_combout\ & (\regs[1][27]~q\)))) # (!\RS[0]~input_o\ & (\Mux4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux4~14_combout\,
	datac => \regs[1][27]~q\,
	datad => \regs[3][27]~q\,
	combout => \Mux4~15_combout\);

-- Location: LCCOMB_X16_Y21_N20
\Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~16_combout\ = (\RS[3]~input_o\ & ((\Mux4~13_combout\) # ((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (((\Mux4~15_combout\ & !\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~13_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux4~15_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux4~16_combout\);

-- Location: LCCOMB_X16_Y21_N12
\Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~19_combout\ = (\RS[2]~input_o\ & ((\Mux4~16_combout\ & ((\Mux4~18_combout\))) # (!\Mux4~16_combout\ & (\Mux4~11_combout\)))) # (!\RS[2]~input_o\ & (((\Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~11_combout\,
	datab => \RS[2]~input_o\,
	datac => \Mux4~18_combout\,
	datad => \Mux4~16_combout\,
	combout => \Mux4~19_combout\);

-- Location: FF_X22_Y17_N21
\regs[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][27]~q\);

-- Location: FF_X21_Y17_N5
\regs[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][27]~q\);

-- Location: FF_X22_Y17_N27
\regs[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][27]~q\);

-- Location: LCCOMB_X21_Y17_N4
\Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~7_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[27][27]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][27]~q\,
	datad => \regs[19][27]~q\,
	combout => \Mux4~7_combout\);

-- Location: FF_X16_Y18_N21
\regs[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][27]~q\);

-- Location: LCCOMB_X16_Y18_N20
\Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~8_combout\ = (\Mux4~7_combout\ & ((\regs[31][27]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux4~7_combout\ & (((\regs[23][27]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[31][27]~q\,
	datab => \Mux4~7_combout\,
	datac => \regs[23][27]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux4~8_combout\);

-- Location: FF_X11_Y16_N9
\regs[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][27]~q\);

-- Location: FF_X17_Y16_N27
\regs[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][27]~q\);

-- Location: LCCOMB_X11_Y16_N8
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[25][27]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[17][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[25][27]~q\,
	datad => \regs[17][27]~q\,
	combout => \Mux4~0_combout\);

-- Location: FF_X17_Y16_N25
\regs[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][27]~q\);

-- Location: FF_X13_Y13_N25
\regs[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][27]~q\);

-- Location: LCCOMB_X17_Y16_N24
\Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\Mux4~0_combout\ & (((\regs[29][27]~q\)) # (!\RS[2]~input_o\))) # (!\Mux4~0_combout\ & (\RS[2]~input_o\ & (\regs[21][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][27]~q\,
	datad => \regs[29][27]~q\,
	combout => \Mux4~1_combout\);

-- Location: FF_X16_Y13_N15
\regs[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][27]~q\);

-- Location: FF_X11_Y13_N19
\regs[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][27]~q\);

-- Location: FF_X17_Y12_N9
\regs[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][27]~q\);

-- Location: FF_X17_Y12_N23
\regs[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][27]~q\);

-- Location: LCCOMB_X17_Y12_N22
\Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\regs[20][27]~q\))) # (!\RS[2]~input_o\ & (\regs[16][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[16][27]~q\,
	datac => \regs[20][27]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux4~4_combout\);

-- Location: LCCOMB_X11_Y13_N18
\Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = (\RS[3]~input_o\ & ((\Mux4~4_combout\ & (\regs[28][27]~q\)) # (!\Mux4~4_combout\ & ((\regs[24][27]~q\))))) # (!\RS[3]~input_o\ & (((\Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][27]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][27]~q\,
	datad => \Mux4~4_combout\,
	combout => \Mux4~5_combout\);

-- Location: FF_X13_Y13_N27
\regs[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][27]~q\);

-- Location: FF_X12_Y13_N9
\regs[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][27]~q\);

-- Location: LCCOMB_X13_Y13_N26
\Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[22][27]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[18][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[22][27]~q\,
	datad => \regs[18][27]~q\,
	combout => \Mux4~2_combout\);

-- Location: FF_X12_Y21_N17
\regs[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][27]~q\);

-- Location: FF_X12_Y21_N11
\regs[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~59_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][27]~q\);

-- Location: LCCOMB_X12_Y21_N16
\Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = (\RS[3]~input_o\ & ((\Mux4~2_combout\ & ((\regs[30][27]~q\))) # (!\Mux4~2_combout\ & (\regs[26][27]~q\)))) # (!\RS[3]~input_o\ & (\Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux4~2_combout\,
	datac => \regs[26][27]~q\,
	datad => \regs[30][27]~q\,
	combout => \Mux4~3_combout\);

-- Location: LCCOMB_X16_Y21_N24
\Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~6_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\Mux4~3_combout\))) # (!\RS[1]~input_o\ & (\Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux4~5_combout\,
	datac => \RS[1]~input_o\,
	datad => \Mux4~3_combout\,
	combout => \Mux4~6_combout\);

-- Location: LCCOMB_X16_Y21_N18
\Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~9_combout\ = (\RS[0]~input_o\ & ((\Mux4~6_combout\ & (\Mux4~8_combout\)) # (!\Mux4~6_combout\ & ((\Mux4~1_combout\))))) # (!\RS[0]~input_o\ & (((\Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux4~8_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux4~6_combout\,
	combout => \Mux4~9_combout\);

-- Location: LCCOMB_X16_Y21_N14
\Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~20_combout\ = (\RS[4]~input_o\ & ((\Mux4~9_combout\))) # (!\RS[4]~input_o\ & (\Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~19_combout\,
	datab => \RS[4]~input_o\,
	datad => \Mux4~9_combout\,
	combout => \Mux4~20_combout\);

-- Location: IOIBUF_X16_Y24_N8
\dadosEscrita[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(28),
	o => \dadosEscrita[28]~input_o\);

-- Location: LCCOMB_X16_Y17_N8
\regs~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~60_combout\ = (!\reset~input_o\ & \dadosEscrita[28]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \dadosEscrita[28]~input_o\,
	combout => \regs~60_combout\);

-- Location: FF_X14_Y13_N15
\regs[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][28]~q\);

-- Location: FF_X16_Y13_N17
\regs[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][28]~q\);

-- Location: FF_X16_Y14_N9
\regs[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][28]~q\);

-- Location: FF_X16_Y14_N27
\regs[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][28]~q\);

-- Location: LCCOMB_X16_Y14_N8
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[26][28]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[18][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][28]~q\,
	datad => \regs[18][28]~q\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X16_Y13_N16
\Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\RS[2]~input_o\ & ((\Mux3~0_combout\ & (\regs[30][28]~q\)) # (!\Mux3~0_combout\ & ((\regs[22][28]~q\))))) # (!\RS[2]~input_o\ & (((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[30][28]~q\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][28]~q\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: FF_X16_Y18_N23
\regs[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][28]~q\);

-- Location: FF_X16_Y18_N25
\regs[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][28]~q\);

-- Location: LCCOMB_X16_Y18_N22
\Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][28]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][28]~q\,
	datad => \regs[19][28]~q\,
	combout => \Mux3~7_combout\);

-- Location: FF_X14_Y18_N17
\regs[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][28]~q\);

-- Location: FF_X14_Y18_N19
\regs[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][28]~q\);

-- Location: LCCOMB_X14_Y18_N16
\Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~8_combout\ = (\Mux3~7_combout\ & (((\regs[31][28]~q\)) # (!\RS[3]~input_o\))) # (!\Mux3~7_combout\ & (\RS[3]~input_o\ & (\regs[27][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~7_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][28]~q\,
	datad => \regs[31][28]~q\,
	combout => \Mux3~8_combout\);

-- Location: FF_X17_Y12_N13
\regs[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][28]~q\);

-- Location: FF_X22_Y11_N31
\regs[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][28]~q\);

-- Location: LCCOMB_X22_Y11_N30
\Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (\RS[3]~input_o\ & (((\regs[24][28]~q\) # (\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (\regs[16][28]~q\ & ((!\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[16][28]~q\,
	datac => \regs[24][28]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux3~4_combout\);

-- Location: FF_X17_Y12_N11
\regs[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][28]~q\);

-- Location: FF_X16_Y13_N11
\regs[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][28]~q\);

-- Location: LCCOMB_X17_Y12_N10
\Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = (\Mux3~4_combout\ & (((\regs[28][28]~q\)) # (!\RS[2]~input_o\))) # (!\Mux3~4_combout\ & (\RS[2]~input_o\ & (\regs[20][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][28]~q\,
	datad => \regs[28][28]~q\,
	combout => \Mux3~5_combout\);

-- Location: FF_X23_Y17_N23
\regs[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][28]~q\);

-- Location: FF_X23_Y17_N13
\regs[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][28]~q\);

-- Location: FF_X16_Y19_N17
\regs[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][28]~q\);

-- Location: FF_X16_Y19_N11
\regs[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][28]~q\);

-- Location: LCCOMB_X16_Y19_N16
\Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][28]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][28]~q\,
	datad => \regs[17][28]~q\,
	combout => \Mux3~2_combout\);

-- Location: LCCOMB_X23_Y17_N12
\Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (\RS[3]~input_o\ & ((\Mux3~2_combout\ & (\regs[29][28]~q\)) # (!\Mux3~2_combout\ & ((\regs[25][28]~q\))))) # (!\RS[3]~input_o\ & (((\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[29][28]~q\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][28]~q\,
	datad => \Mux3~2_combout\,
	combout => \Mux3~3_combout\);

-- Location: LCCOMB_X16_Y17_N16
\Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\)))) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & ((\Mux3~3_combout\))) # (!\RS[0]~input_o\ & (\Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux3~5_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux3~3_combout\,
	combout => \Mux3~6_combout\);

-- Location: LCCOMB_X16_Y17_N10
\Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~9_combout\ = (\RS[1]~input_o\ & ((\Mux3~6_combout\ & ((\Mux3~8_combout\))) # (!\Mux3~6_combout\ & (\Mux3~1_combout\)))) # (!\RS[1]~input_o\ & (((\Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux3~1_combout\,
	datac => \Mux3~8_combout\,
	datad => \Mux3~6_combout\,
	combout => \Mux3~9_combout\);

-- Location: FF_X18_Y13_N7
\regs[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][28]~q\);

-- Location: FF_X18_Y13_N5
\regs[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][28]~q\);

-- Location: LCCOMB_X18_Y13_N4
\Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~10_combout\ = (\RS[0]~input_o\ & (((\regs[9][28]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[8][28]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[8][28]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][28]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux3~10_combout\);

-- Location: FF_X18_Y16_N23
\regs[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][28]~q\);

-- Location: FF_X18_Y16_N1
\regs[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][28]~q\);

-- Location: LCCOMB_X18_Y16_N22
\Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~11_combout\ = (\Mux3~10_combout\ & (((\regs[11][28]~q\)) # (!\RS[1]~input_o\))) # (!\Mux3~10_combout\ & (\RS[1]~input_o\ & (\regs[10][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][28]~q\,
	datad => \regs[11][28]~q\,
	combout => \Mux3~11_combout\);

-- Location: FF_X14_Y21_N31
\regs[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][28]~q\);

-- Location: FF_X14_Y21_N5
\regs[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][28]~q\);

-- Location: LCCOMB_X14_Y21_N4
\Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~17_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[14][28]~q\))) # (!\RS[1]~input_o\ & (\regs[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][28]~q\,
	datac => \regs[14][28]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux3~17_combout\);

-- Location: FF_X16_Y17_N9
\regs[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~60_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][28]~q\);

-- Location: FF_X16_Y17_N15
\regs[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][28]~q\);

-- Location: LCCOMB_X16_Y17_N2
\Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~18_combout\ = (\Mux3~17_combout\ & ((\regs[15][28]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux3~17_combout\ & (((\RS[0]~input_o\ & \regs[13][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~17_combout\,
	datab => \regs[15][28]~q\,
	datac => \RS[0]~input_o\,
	datad => \regs[13][28]~q\,
	combout => \Mux3~18_combout\);

-- Location: FF_X23_Y14_N11
\regs[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][28]~q\);

-- Location: FF_X23_Y12_N15
\regs[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][28]~q\);

-- Location: LCCOMB_X23_Y12_N14
\Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~14_combout\ = (\RS[0]~input_o\ & (((\regs[1][28]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[0][28]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[0][28]~q\,
	datac => \regs[1][28]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux3~14_combout\);

-- Location: FF_X23_Y14_N25
\regs[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][28]~q\);

-- Location: FF_X23_Y12_N25
\regs[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][28]~q\);

-- Location: LCCOMB_X23_Y14_N24
\Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~15_combout\ = (\Mux3~14_combout\ & (((\regs[3][28]~q\)) # (!\RS[1]~input_o\))) # (!\Mux3~14_combout\ & (\RS[1]~input_o\ & (\regs[2][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~14_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[2][28]~q\,
	datad => \regs[3][28]~q\,
	combout => \Mux3~15_combout\);

-- Location: FF_X16_Y20_N17
\regs[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][28]~q\);

-- Location: FF_X16_Y22_N25
\regs[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][28]~q\);

-- Location: FF_X16_Y20_N7
\regs[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][28]~q\);

-- Location: FF_X16_Y22_N11
\regs[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~60_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][28]~q\);

-- Location: LCCOMB_X16_Y20_N6
\Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[6][28]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[6][28]~q\,
	datad => \regs[4][28]~q\,
	combout => \Mux3~12_combout\);

-- Location: LCCOMB_X16_Y22_N24
\Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~13_combout\ = (\RS[0]~input_o\ & ((\Mux3~12_combout\ & (\regs[7][28]~q\)) # (!\Mux3~12_combout\ & ((\regs[5][28]~q\))))) # (!\RS[0]~input_o\ & (((\Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[7][28]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][28]~q\,
	datad => \Mux3~12_combout\,
	combout => \Mux3~13_combout\);

-- Location: LCCOMB_X16_Y17_N12
\Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & ((\Mux3~13_combout\))) # (!\RS[2]~input_o\ & (\Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~15_combout\,
	datab => \RS[3]~input_o\,
	datac => \RS[2]~input_o\,
	datad => \Mux3~13_combout\,
	combout => \Mux3~16_combout\);

-- Location: LCCOMB_X16_Y17_N28
\Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~19_combout\ = (\RS[3]~input_o\ & ((\Mux3~16_combout\ & ((\Mux3~18_combout\))) # (!\Mux3~16_combout\ & (\Mux3~11_combout\)))) # (!\RS[3]~input_o\ & (((\Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~11_combout\,
	datab => \Mux3~18_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux3~16_combout\,
	combout => \Mux3~19_combout\);

-- Location: LCCOMB_X16_Y17_N22
\Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~20_combout\ = (\RS[4]~input_o\ & (\Mux3~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~9_combout\,
	datab => \RS[4]~input_o\,
	datad => \Mux3~19_combout\,
	combout => \Mux3~20_combout\);

-- Location: IOIBUF_X23_Y0_N15
\dadosEscrita[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(29),
	o => \dadosEscrita[29]~input_o\);

-- Location: LCCOMB_X23_Y10_N24
\regs~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~61_combout\ = (\dadosEscrita[29]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dadosEscrita[29]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~61_combout\);

-- Location: FF_X19_Y13_N21
\regs[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][29]~q\);

-- Location: FF_X19_Y14_N13
\regs[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][29]~q\);

-- Location: LCCOMB_X19_Y13_N20
\Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~12_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[10][29]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[10][29]~q\,
	datad => \regs[8][29]~q\,
	combout => \Mux2~12_combout\);

-- Location: FF_X18_Y13_N25
\regs[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][29]~q\);

-- Location: FF_X19_Y13_N23
\regs[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][29]~q\);

-- Location: LCCOMB_X18_Y13_N24
\Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~13_combout\ = (\Mux2~12_combout\ & (((\regs[11][29]~q\)) # (!\RS[0]~input_o\))) # (!\Mux2~12_combout\ & (\RS[0]~input_o\ & (\regs[9][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~12_combout\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][29]~q\,
	datad => \regs[11][29]~q\,
	combout => \Mux2~13_combout\);

-- Location: FF_X23_Y12_N29
\regs[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][29]~q\);

-- Location: FF_X23_Y12_N27
\regs[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][29]~q\);

-- Location: FF_X23_Y14_N15
\regs[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][29]~q\);

-- Location: FF_X23_Y14_N21
\regs[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][29]~q\);

-- Location: LCCOMB_X23_Y14_N20
\Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~14_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[2][29]~q\))) # (!\RS[1]~input_o\ & (\regs[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[0][29]~q\,
	datac => \regs[2][29]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux2~14_combout\);

-- Location: LCCOMB_X23_Y12_N26
\Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~15_combout\ = (\RS[0]~input_o\ & ((\Mux2~14_combout\ & (\regs[3][29]~q\)) # (!\Mux2~14_combout\ & ((\regs[1][29]~q\))))) # (!\RS[0]~input_o\ & (((\Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][29]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[1][29]~q\,
	datad => \Mux2~14_combout\,
	combout => \Mux2~15_combout\);

-- Location: LCCOMB_X16_Y11_N6
\Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~16_combout\ = (\RS[3]~input_o\ & ((\Mux2~13_combout\) # ((\RS[2]~input_o\)))) # (!\RS[3]~input_o\ & (((\Mux2~15_combout\ & !\RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~13_combout\,
	datab => \RS[3]~input_o\,
	datac => \Mux2~15_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux2~16_combout\);

-- Location: FF_X14_Y21_N9
\regs[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][29]~q\);

-- Location: FF_X13_Y18_N13
\regs[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][29]~q\);

-- Location: LCCOMB_X13_Y18_N12
\Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][29]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][29]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][29]~q\,
	datac => \regs[13][29]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux2~17_combout\);

-- Location: FF_X23_Y10_N25
\regs[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~61_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][29]~q\);

-- Location: FF_X16_Y11_N9
\regs[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][29]~q\);

-- Location: LCCOMB_X16_Y11_N2
\Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~18_combout\ = (\RS[1]~input_o\ & ((\Mux2~17_combout\ & (\regs[15][29]~q\)) # (!\Mux2~17_combout\ & ((\regs[14][29]~q\))))) # (!\RS[1]~input_o\ & (\Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux2~17_combout\,
	datac => \regs[15][29]~q\,
	datad => \regs[14][29]~q\,
	combout => \Mux2~18_combout\);

-- Location: FF_X16_Y20_N29
\regs[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][29]~q\);

-- Location: FF_X16_Y20_N19
\regs[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][29]~q\);

-- Location: FF_X18_Y20_N9
\regs[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][29]~q\);

-- Location: FF_X18_Y20_N11
\regs[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][29]~q\);

-- Location: LCCOMB_X18_Y20_N8
\Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~10_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\regs[5][29]~q\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\regs[4][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[5][29]~q\,
	datad => \regs[4][29]~q\,
	combout => \Mux2~10_combout\);

-- Location: LCCOMB_X16_Y20_N18
\Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~11_combout\ = (\RS[1]~input_o\ & ((\Mux2~10_combout\ & (\regs[7][29]~q\)) # (!\Mux2~10_combout\ & ((\regs[6][29]~q\))))) # (!\RS[1]~input_o\ & (((\Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \regs[7][29]~q\,
	datac => \regs[6][29]~q\,
	datad => \Mux2~10_combout\,
	combout => \Mux2~11_combout\);

-- Location: LCCOMB_X16_Y11_N12
\Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~19_combout\ = (\Mux2~16_combout\ & ((\Mux2~18_combout\) # ((!\RS[2]~input_o\)))) # (!\Mux2~16_combout\ & (((\Mux2~11_combout\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~16_combout\,
	datab => \Mux2~18_combout\,
	datac => \Mux2~11_combout\,
	datad => \RS[2]~input_o\,
	combout => \Mux2~19_combout\);

-- Location: FF_X16_Y12_N11
\regs[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][29]~q\);

-- Location: FF_X17_Y12_N15
\regs[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][29]~q\);

-- Location: FF_X17_Y12_N17
\regs[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][29]~q\);

-- Location: LCCOMB_X17_Y12_N14
\Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[20][29]~q\)) # (!\RS[2]~input_o\ & ((\regs[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[20][29]~q\,
	datad => \regs[16][29]~q\,
	combout => \Mux2~4_combout\);

-- Location: FF_X16_Y12_N9
\regs[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][29]~q\);

-- Location: LCCOMB_X16_Y12_N8
\Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = (\Mux2~4_combout\ & ((\regs[28][29]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux2~4_combout\ & (((\regs[24][29]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][29]~q\,
	datab => \Mux2~4_combout\,
	datac => \regs[24][29]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux2~5_combout\);

-- Location: FF_X16_Y14_N31
\regs[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][29]~q\);

-- Location: FF_X13_Y13_N23
\regs[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][29]~q\);

-- Location: LCCOMB_X13_Y13_N22
\Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (\RS[2]~input_o\ & (((\regs[22][29]~q\) # (\RS[3]~input_o\)))) # (!\RS[2]~input_o\ & (\regs[18][29]~q\ & ((!\RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[18][29]~q\,
	datac => \regs[22][29]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux2~2_combout\);

-- Location: FF_X16_Y14_N13
\regs[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][29]~q\);

-- Location: FF_X16_Y11_N17
\regs[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][29]~q\);

-- Location: LCCOMB_X16_Y14_N12
\Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\RS[3]~input_o\ & ((\Mux2~2_combout\ & ((\regs[30][29]~q\))) # (!\Mux2~2_combout\ & (\regs[26][29]~q\)))) # (!\RS[3]~input_o\ & (\Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux2~2_combout\,
	datac => \regs[26][29]~q\,
	datad => \regs[30][29]~q\,
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X16_Y11_N10
\Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = (\RS[1]~input_o\ & (((\RS[0]~input_o\) # (\Mux2~3_combout\)))) # (!\RS[1]~input_o\ & (\Mux2~5_combout\ & (!\RS[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \Mux2~5_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux2~3_combout\,
	combout => \Mux2~6_combout\);

-- Location: FF_X21_Y17_N23
\regs[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][29]~q\);

-- Location: FF_X21_Y17_N1
\regs[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][29]~q\);

-- Location: LCCOMB_X21_Y17_N22
\Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~7_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[27][29]~q\)) # (!\RS[3]~input_o\ & ((\regs[19][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][29]~q\,
	datad => \regs[19][29]~q\,
	combout => \Mux2~7_combout\);

-- Location: FF_X19_Y18_N31
\regs[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][29]~q\);

-- Location: FF_X19_Y18_N25
\regs[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][29]~q\);

-- Location: LCCOMB_X19_Y18_N30
\Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~8_combout\ = (\RS[2]~input_o\ & ((\Mux2~7_combout\ & ((\regs[31][29]~q\))) # (!\Mux2~7_combout\ & (\regs[23][29]~q\)))) # (!\RS[2]~input_o\ & (\Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux2~7_combout\,
	datac => \regs[23][29]~q\,
	datad => \regs[31][29]~q\,
	combout => \Mux2~8_combout\);

-- Location: FF_X12_Y15_N5
\regs[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][29]~q\);

-- Location: FF_X17_Y16_N31
\regs[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][29]~q\);

-- Location: LCCOMB_X12_Y15_N4
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[25][29]~q\)) # (!\RS[3]~input_o\ & ((\regs[17][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[25][29]~q\,
	datad => \regs[17][29]~q\,
	combout => \Mux2~0_combout\);

-- Location: FF_X17_Y16_N29
\regs[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][29]~q\);

-- Location: FF_X13_Y13_N29
\regs[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~61_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][29]~q\);

-- Location: LCCOMB_X17_Y16_N28
\Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\Mux2~0_combout\ & (((\regs[29][29]~q\)) # (!\RS[2]~input_o\))) # (!\Mux2~0_combout\ & (\RS[2]~input_o\ & (\regs[21][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~0_combout\,
	datab => \RS[2]~input_o\,
	datac => \regs[21][29]~q\,
	datad => \regs[29][29]~q\,
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X16_Y11_N28
\Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~9_combout\ = (\Mux2~6_combout\ & ((\Mux2~8_combout\) # ((!\RS[0]~input_o\)))) # (!\Mux2~6_combout\ & (((\RS[0]~input_o\ & \Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~6_combout\,
	datab => \Mux2~8_combout\,
	datac => \RS[0]~input_o\,
	datad => \Mux2~1_combout\,
	combout => \Mux2~9_combout\);

-- Location: LCCOMB_X16_Y11_N30
\Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~20_combout\ = (\RS[4]~input_o\ & ((\Mux2~9_combout\))) # (!\RS[4]~input_o\ & (\Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~19_combout\,
	datab => \RS[4]~input_o\,
	datad => \Mux2~9_combout\,
	combout => \Mux2~20_combout\);

-- Location: IOIBUF_X28_Y24_N1
\dadosEscrita[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(30),
	o => \dadosEscrita[30]~input_o\);

-- Location: LCCOMB_X19_Y20_N8
\regs~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~62_combout\ = (!\reset~input_o\ & \dadosEscrita[30]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \dadosEscrita[30]~input_o\,
	combout => \regs~62_combout\);

-- Location: FF_X16_Y15_N15
\regs[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][30]~q\);

-- Location: FF_X16_Y15_N13
\regs[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][30]~q\);

-- Location: FF_X16_Y14_N25
\regs[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][30]~q\);

-- Location: FF_X16_Y14_N11
\regs[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][30]~q\);

-- Location: LCCOMB_X16_Y14_N24
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[26][30]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[18][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[26][30]~q\,
	datad => \regs[18][30]~q\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X16_Y15_N12
\Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\RS[2]~input_o\ & ((\Mux1~0_combout\ & (\regs[30][30]~q\)) # (!\Mux1~0_combout\ & ((\regs[22][30]~q\))))) # (!\RS[2]~input_o\ & (((\Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \regs[30][30]~q\,
	datac => \regs[22][30]~q\,
	datad => \Mux1~0_combout\,
	combout => \Mux1~1_combout\);

-- Location: FF_X16_Y18_N11
\regs[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][30]~q\);

-- Location: FF_X16_Y18_N13
\regs[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][30]~q\);

-- Location: LCCOMB_X16_Y18_N10
\Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[23][30]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[19][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[23][30]~q\,
	datad => \regs[19][30]~q\,
	combout => \Mux1~7_combout\);

-- Location: FF_X21_Y19_N15
\regs[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][30]~q\);

-- Location: FF_X21_Y19_N17
\regs[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][30]~q\);

-- Location: LCCOMB_X21_Y19_N14
\Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = (\Mux1~7_combout\ & (((\regs[31][30]~q\)) # (!\RS[3]~input_o\))) # (!\Mux1~7_combout\ & (\RS[3]~input_o\ & (\regs[27][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~7_combout\,
	datab => \RS[3]~input_o\,
	datac => \regs[27][30]~q\,
	datad => \regs[31][30]~q\,
	combout => \Mux1~8_combout\);

-- Location: FF_X16_Y19_N21
\regs[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][30]~q\);

-- Location: FF_X16_Y19_N23
\regs[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][30]~q\);

-- Location: LCCOMB_X16_Y19_N20
\Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[21][30]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[21][30]~q\,
	datad => \regs[17][30]~q\,
	combout => \Mux1~2_combout\);

-- Location: FF_X17_Y19_N23
\regs[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][30]~q\);

-- Location: FF_X17_Y19_N1
\regs[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][30]~q\);

-- Location: LCCOMB_X17_Y19_N22
\Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (\RS[3]~input_o\ & ((\Mux1~2_combout\ & ((\regs[29][30]~q\))) # (!\Mux1~2_combout\ & (\regs[25][30]~q\)))) # (!\RS[3]~input_o\ & (\Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux1~2_combout\,
	datac => \regs[25][30]~q\,
	datad => \regs[29][30]~q\,
	combout => \Mux1~3_combout\);

-- Location: FF_X19_Y11_N15
\regs[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][30]~q\);

-- Location: FF_X18_Y12_N27
\regs[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][30]~q\);

-- Location: FF_X18_Y12_N13
\regs[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][30]~q\);

-- Location: LCCOMB_X18_Y12_N26
\Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = (\RS[2]~input_o\ & (\RS[3]~input_o\)) # (!\RS[2]~input_o\ & ((\RS[3]~input_o\ & (\regs[24][30]~q\)) # (!\RS[3]~input_o\ & ((\regs[16][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[24][30]~q\,
	datad => \regs[16][30]~q\,
	combout => \Mux1~4_combout\);

-- Location: FF_X19_Y11_N21
\regs[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][30]~q\);

-- Location: LCCOMB_X19_Y11_N20
\Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = (\Mux1~4_combout\ & ((\regs[28][30]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux1~4_combout\ & (((\regs[20][30]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[28][30]~q\,
	datab => \Mux1~4_combout\,
	datac => \regs[20][30]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux1~5_combout\);

-- Location: LCCOMB_X19_Y20_N24
\Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = (\RS[0]~input_o\ & ((\RS[1]~input_o\) # ((\Mux1~3_combout\)))) # (!\RS[0]~input_o\ & (!\RS[1]~input_o\ & ((\Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \Mux1~3_combout\,
	datad => \Mux1~5_combout\,
	combout => \Mux1~6_combout\);

-- Location: LCCOMB_X19_Y20_N26
\Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = (\RS[1]~input_o\ & ((\Mux1~6_combout\ & ((\Mux1~8_combout\))) # (!\Mux1~6_combout\ & (\Mux1~1_combout\)))) # (!\RS[1]~input_o\ & (((\Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~1_combout\,
	datab => \RS[1]~input_o\,
	datac => \Mux1~8_combout\,
	datad => \Mux1~6_combout\,
	combout => \Mux1~9_combout\);

-- Location: FF_X18_Y13_N19
\regs[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][30]~q\);

-- Location: FF_X18_Y13_N29
\regs[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][30]~q\);

-- Location: LCCOMB_X18_Y13_N18
\Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~10_combout\ = (\RS[1]~input_o\ & (\RS[0]~input_o\)) # (!\RS[1]~input_o\ & ((\RS[0]~input_o\ & (\regs[9][30]~q\)) # (!\RS[0]~input_o\ & ((\regs[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[9][30]~q\,
	datad => \regs[8][30]~q\,
	combout => \Mux1~10_combout\);

-- Location: FF_X18_Y16_N11
\regs[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][30]~q\);

-- Location: FF_X18_Y16_N29
\regs[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][30]~q\);

-- Location: LCCOMB_X18_Y16_N10
\Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~11_combout\ = (\Mux1~10_combout\ & (((\regs[11][30]~q\)) # (!\RS[1]~input_o\))) # (!\Mux1~10_combout\ & (\RS[1]~input_o\ & (\regs[10][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~10_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][30]~q\,
	datad => \regs[11][30]~q\,
	combout => \Mux1~11_combout\);

-- Location: FF_X14_Y21_N29
\regs[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][30]~q\);

-- Location: FF_X14_Y21_N27
\regs[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][30]~q\);

-- Location: LCCOMB_X14_Y21_N26
\Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~17_combout\ = (\RS[0]~input_o\ & (((\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\regs[14][30]~q\))) # (!\RS[1]~input_o\ & (\regs[12][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][30]~q\,
	datac => \regs[14][30]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux1~17_combout\);

-- Location: FF_X19_Y20_N9
\regs[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~62_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][30]~q\);

-- Location: FF_X19_Y20_N31
\regs[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][30]~q\);

-- Location: LCCOMB_X19_Y20_N2
\Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~18_combout\ = (\Mux1~17_combout\ & ((\regs[15][30]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux1~17_combout\ & (((\RS[0]~input_o\ & \regs[13][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~17_combout\,
	datab => \regs[15][30]~q\,
	datac => \RS[0]~input_o\,
	datad => \regs[13][30]~q\,
	combout => \Mux1~18_combout\);

-- Location: FF_X21_Y13_N27
\regs[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][30]~q\);

-- Location: FF_X21_Y14_N5
\regs[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][30]~q\);

-- Location: FF_X21_Y14_N27
\regs[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][30]~q\);

-- Location: LCCOMB_X21_Y14_N26
\Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~14_combout\ = (\RS[0]~input_o\ & (((\regs[1][30]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[0][30]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[0][30]~q\,
	datac => \regs[1][30]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux1~14_combout\);

-- Location: FF_X21_Y13_N17
\regs[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][30]~q\);

-- Location: LCCOMB_X21_Y13_N16
\Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~15_combout\ = (\Mux1~14_combout\ & ((\regs[3][30]~q\) # ((!\RS[1]~input_o\)))) # (!\Mux1~14_combout\ & (((\regs[2][30]~q\ & \RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[3][30]~q\,
	datab => \Mux1~14_combout\,
	datac => \regs[2][30]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux1~15_combout\);

-- Location: FF_X12_Y20_N17
\regs[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][30]~q\);

-- Location: FF_X12_Y20_N3
\regs[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][30]~q\);

-- Location: LCCOMB_X12_Y20_N16
\Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[6][30]~q\)) # (!\RS[1]~input_o\ & ((\regs[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[6][30]~q\,
	datad => \regs[4][30]~q\,
	combout => \Mux1~12_combout\);

-- Location: FF_X13_Y20_N23
\regs[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][30]~q\);

-- Location: FF_X13_Y20_N17
\regs[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~62_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][30]~q\);

-- Location: LCCOMB_X13_Y20_N22
\Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~13_combout\ = (\RS[0]~input_o\ & ((\Mux1~12_combout\ & ((\regs[7][30]~q\))) # (!\Mux1~12_combout\ & (\regs[5][30]~q\)))) # (!\RS[0]~input_o\ & (\Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux1~12_combout\,
	datac => \regs[5][30]~q\,
	datad => \regs[7][30]~q\,
	combout => \Mux1~13_combout\);

-- Location: LCCOMB_X19_Y20_N28
\Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~16_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\Mux1~13_combout\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & (\Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \Mux1~15_combout\,
	datad => \Mux1~13_combout\,
	combout => \Mux1~16_combout\);

-- Location: LCCOMB_X19_Y20_N12
\Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~19_combout\ = (\RS[3]~input_o\ & ((\Mux1~16_combout\ & ((\Mux1~18_combout\))) # (!\Mux1~16_combout\ & (\Mux1~11_combout\)))) # (!\RS[3]~input_o\ & (((\Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~11_combout\,
	datab => \Mux1~18_combout\,
	datac => \RS[3]~input_o\,
	datad => \Mux1~16_combout\,
	combout => \Mux1~19_combout\);

-- Location: LCCOMB_X19_Y20_N22
\Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~20_combout\ = (\RS[4]~input_o\ & (\Mux1~9_combout\)) # (!\RS[4]~input_o\ & ((\Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~9_combout\,
	datac => \RS[4]~input_o\,
	datad => \Mux1~19_combout\,
	combout => \Mux1~20_combout\);

-- Location: IOIBUF_X21_Y0_N8
\dadosEscrita[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dadosEscrita(31),
	o => \dadosEscrita[31]~input_o\);

-- Location: LCCOMB_X14_Y14_N8
\regs~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \regs~63_combout\ = (\dadosEscrita[31]~input_o\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dadosEscrita[31]~input_o\,
	datad => \reset~input_o\,
	combout => \regs~63_combout\);

-- Location: FF_X14_Y20_N15
\regs[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[4][20]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][31]~q\);

-- Location: FF_X14_Y20_N13
\regs[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[5][11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][31]~q\);

-- Location: LCCOMB_X14_Y20_N12
\Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = (\RS[0]~input_o\ & (((\regs[5][31]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[4][31]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[4][31]~q\,
	datab => \RS[0]~input_o\,
	datac => \regs[5][31]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux0~10_combout\);

-- Location: FF_X17_Y17_N15
\regs[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[7][13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][31]~q\);

-- Location: FF_X17_Y17_N13
\regs[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[6][11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][31]~q\);

-- Location: LCCOMB_X17_Y17_N12
\Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~11_combout\ = (\Mux0~10_combout\ & ((\regs[7][31]~q\) # ((!\RS[1]~input_o\)))) # (!\Mux0~10_combout\ & (((\regs[6][31]~q\ & \RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~10_combout\,
	datab => \regs[7][31]~q\,
	datac => \regs[6][31]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux0~11_combout\);

-- Location: FF_X23_Y16_N19
\regs[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[2][8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][31]~q\);

-- Location: FF_X23_Y16_N13
\regs[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[0][31]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[0][31]~q\);

-- Location: LCCOMB_X23_Y16_N18
\Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~14_combout\ = (\RS[1]~input_o\ & ((\RS[0]~input_o\) # ((\regs[2][31]~q\)))) # (!\RS[1]~input_o\ & (!\RS[0]~input_o\ & ((\regs[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[1]~input_o\,
	datab => \RS[0]~input_o\,
	datac => \regs[2][31]~q\,
	datad => \regs[0][31]~q\,
	combout => \Mux0~14_combout\);

-- Location: FF_X22_Y16_N5
\regs[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[3][8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][31]~q\);

-- Location: FF_X22_Y16_N3
\regs[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[1][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][31]~q\);

-- Location: LCCOMB_X22_Y16_N2
\Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~15_combout\ = (\Mux0~14_combout\ & ((\regs[3][31]~q\) # ((!\RS[0]~input_o\)))) # (!\Mux0~14_combout\ & (((\regs[1][31]~q\ & \RS[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~14_combout\,
	datab => \regs[3][31]~q\,
	datac => \regs[1][31]~q\,
	datad => \RS[0]~input_o\,
	combout => \Mux0~15_combout\);

-- Location: FF_X19_Y14_N15
\regs[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[10][2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][31]~q\);

-- Location: FF_X19_Y14_N17
\regs[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[8][26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][31]~q\);

-- Location: LCCOMB_X19_Y14_N14
\Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~12_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & (\regs[10][31]~q\)) # (!\RS[1]~input_o\ & ((\regs[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \regs[10][31]~q\,
	datad => \regs[8][31]~q\,
	combout => \Mux0~12_combout\);

-- Location: FF_X26_Y14_N17
\regs[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[9][16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][31]~q\);

-- Location: FF_X26_Y14_N19
\regs[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[11][6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][31]~q\);

-- Location: LCCOMB_X26_Y14_N16
\Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~13_combout\ = (\RS[0]~input_o\ & ((\Mux0~12_combout\ & ((\regs[11][31]~q\))) # (!\Mux0~12_combout\ & (\regs[9][31]~q\)))) # (!\RS[0]~input_o\ & (\Mux0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux0~12_combout\,
	datac => \regs[9][31]~q\,
	datad => \regs[11][31]~q\,
	combout => \Mux0~13_combout\);

-- Location: LCCOMB_X14_Y14_N28
\Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~16_combout\ = (\RS[3]~input_o\ & (((\RS[2]~input_o\) # (\Mux0~13_combout\)))) # (!\RS[3]~input_o\ & (\Mux0~15_combout\ & (!\RS[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \Mux0~15_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux0~13_combout\,
	combout => \Mux0~16_combout\);

-- Location: FF_X13_Y12_N5
\regs[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[12][14]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][31]~q\);

-- Location: FF_X13_Y12_N19
\regs[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][31]~q\);

-- Location: LCCOMB_X13_Y12_N18
\Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~17_combout\ = (\RS[0]~input_o\ & (((\regs[13][31]~q\) # (\RS[1]~input_o\)))) # (!\RS[0]~input_o\ & (\regs[12][31]~q\ & ((!\RS[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \regs[12][31]~q\,
	datac => \regs[13][31]~q\,
	datad => \RS[1]~input_o\,
	combout => \Mux0~17_combout\);

-- Location: FF_X14_Y14_N9
\regs[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \regs~63_combout\,
	ena => \regs[15][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][31]~q\);

-- Location: FF_X14_Y14_N15
\regs[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[14][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][31]~q\);

-- Location: LCCOMB_X14_Y14_N10
\Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~18_combout\ = (\Mux0~17_combout\ & (((\regs[15][31]~q\)) # (!\RS[1]~input_o\))) # (!\Mux0~17_combout\ & (\RS[1]~input_o\ & ((\regs[14][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~17_combout\,
	datab => \RS[1]~input_o\,
	datac => \regs[15][31]~q\,
	datad => \regs[14][31]~q\,
	combout => \Mux0~18_combout\);

-- Location: LCCOMB_X14_Y14_N20
\Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~19_combout\ = (\Mux0~16_combout\ & (((\Mux0~18_combout\) # (!\RS[2]~input_o\)))) # (!\Mux0~16_combout\ & (\Mux0~11_combout\ & (\RS[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~11_combout\,
	datab => \Mux0~16_combout\,
	datac => \RS[2]~input_o\,
	datad => \Mux0~18_combout\,
	combout => \Mux0~19_combout\);

-- Location: FF_X18_Y15_N3
\regs[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[25][14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][31]~q\);

-- Location: FF_X18_Y15_N21
\regs[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[17][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][31]~q\);

-- Location: LCCOMB_X18_Y15_N2
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[25][31]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[25][31]~q\,
	datad => \regs[17][31]~q\,
	combout => \Mux0~0_combout\);

-- Location: FF_X19_Y15_N13
\regs[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[29][14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][31]~q\);

-- Location: FF_X23_Y10_N27
\regs[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[21][23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][31]~q\);

-- Location: LCCOMB_X23_Y10_N26
\Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\Mux0~0_combout\ & ((\regs[29][31]~q\) # ((!\RS[2]~input_o\)))) # (!\Mux0~0_combout\ & (((\regs[21][31]~q\ & \RS[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~0_combout\,
	datab => \regs[29][31]~q\,
	datac => \regs[21][31]~q\,
	datad => \RS[2]~input_o\,
	combout => \Mux0~1_combout\);

-- Location: FF_X21_Y18_N11
\regs[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[27][11]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][31]~q\);

-- Location: FF_X21_Y18_N29
\regs[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[19][14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][31]~q\);

-- Location: LCCOMB_X21_Y18_N10
\Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = (\RS[3]~input_o\ & ((\RS[2]~input_o\) # ((\regs[27][31]~q\)))) # (!\RS[3]~input_o\ & (!\RS[2]~input_o\ & ((\regs[19][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[27][31]~q\,
	datad => \regs[19][31]~q\,
	combout => \Mux0~7_combout\);

-- Location: FF_X18_Y17_N17
\regs[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[23][14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][31]~q\);

-- Location: FF_X18_Y17_N3
\regs[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[31][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][31]~q\);

-- Location: LCCOMB_X18_Y17_N16
\Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = (\RS[2]~input_o\ & ((\Mux0~7_combout\ & ((\regs[31][31]~q\))) # (!\Mux0~7_combout\ & (\regs[23][31]~q\)))) # (!\RS[2]~input_o\ & (\Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \Mux0~7_combout\,
	datac => \regs[23][31]~q\,
	datad => \regs[31][31]~q\,
	combout => \Mux0~8_combout\);

-- Location: FF_X23_Y11_N1
\regs[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[20][14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][31]~q\);

-- Location: FF_X23_Y11_N27
\regs[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[16][14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][31]~q\);

-- Location: LCCOMB_X23_Y11_N0
\Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\RS[2]~input_o\ & ((\RS[3]~input_o\) # ((\regs[20][31]~q\)))) # (!\RS[2]~input_o\ & (!\RS[3]~input_o\ & ((\regs[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[2]~input_o\,
	datab => \RS[3]~input_o\,
	datac => \regs[20][31]~q\,
	datad => \regs[16][31]~q\,
	combout => \Mux0~4_combout\);

-- Location: FF_X16_Y12_N15
\regs[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[28][14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][31]~q\);

-- Location: FF_X16_Y12_N13
\regs[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[24][14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][31]~q\);

-- Location: LCCOMB_X16_Y12_N12
\Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (\Mux0~4_combout\ & ((\regs[28][31]~q\) # ((!\RS[3]~input_o\)))) # (!\Mux0~4_combout\ & (((\regs[24][31]~q\ & \RS[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~4_combout\,
	datab => \regs[28][31]~q\,
	datac => \regs[24][31]~q\,
	datad => \RS[3]~input_o\,
	combout => \Mux0~5_combout\);

-- Location: FF_X13_Y14_N9
\regs[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[30][14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][31]~q\);

-- Location: FF_X13_Y14_N23
\regs[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[26][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][31]~q\);

-- Location: FF_X12_Y13_N27
\regs[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[22][9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][31]~q\);

-- Location: FF_X12_Y13_N13
\regs[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \regs~63_combout\,
	sload => VCC,
	ena => \regs[18][14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][31]~q\);

-- Location: LCCOMB_X12_Y13_N26
\Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\RS[3]~input_o\ & (\RS[2]~input_o\)) # (!\RS[3]~input_o\ & ((\RS[2]~input_o\ & (\regs[22][31]~q\)) # (!\RS[2]~input_o\ & ((\regs[18][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \RS[2]~input_o\,
	datac => \regs[22][31]~q\,
	datad => \regs[18][31]~q\,
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X13_Y14_N22
\Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\RS[3]~input_o\ & ((\Mux0~2_combout\ & (\regs[30][31]~q\)) # (!\Mux0~2_combout\ & ((\regs[26][31]~q\))))) # (!\RS[3]~input_o\ & (((\Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[3]~input_o\,
	datab => \regs[30][31]~q\,
	datac => \regs[26][31]~q\,
	datad => \Mux0~2_combout\,
	combout => \Mux0~3_combout\);

-- Location: LCCOMB_X14_Y14_N16
\Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = (\RS[0]~input_o\ & (\RS[1]~input_o\)) # (!\RS[0]~input_o\ & ((\RS[1]~input_o\ & ((\Mux0~3_combout\))) # (!\RS[1]~input_o\ & (\Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \RS[1]~input_o\,
	datac => \Mux0~5_combout\,
	datad => \Mux0~3_combout\,
	combout => \Mux0~6_combout\);

-- Location: LCCOMB_X14_Y14_N18
\Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = (\RS[0]~input_o\ & ((\Mux0~6_combout\ & ((\Mux0~8_combout\))) # (!\Mux0~6_combout\ & (\Mux0~1_combout\)))) # (!\RS[0]~input_o\ & (((\Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RS[0]~input_o\,
	datab => \Mux0~1_combout\,
	datac => \Mux0~8_combout\,
	datad => \Mux0~6_combout\,
	combout => \Mux0~9_combout\);

-- Location: LCCOMB_X14_Y14_N30
\Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~20_combout\ = (\RS[4]~input_o\ & ((\Mux0~9_combout\))) # (!\RS[4]~input_o\ & (\Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RS[4]~input_o\,
	datac => \Mux0~19_combout\,
	datad => \Mux0~9_combout\,
	combout => \Mux0~20_combout\);

-- Location: IOIBUF_X11_Y24_N15
\RT[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RT(4),
	o => \RT[4]~input_o\);

-- Location: IOIBUF_X23_Y24_N15
\RT[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RT(1),
	o => \RT[1]~input_o\);

-- Location: IOIBUF_X25_Y24_N8
\RT[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RT(0),
	o => \RT[0]~input_o\);

-- Location: LCCOMB_X18_Y11_N18
\Mux63~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[9][0]~q\))) # (!\RT[0]~input_o\ & (\regs[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][0]~q\,
	datad => \regs[9][0]~q\,
	combout => \Mux63~10_combout\);

-- Location: LCCOMB_X17_Y11_N10
\Mux63~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~11_combout\ = (\RT[1]~input_o\ & ((\Mux63~10_combout\ & ((\regs[11][0]~q\))) # (!\Mux63~10_combout\ & (\regs[10][0]~q\)))) # (!\RT[1]~input_o\ & (((\Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[10][0]~q\,
	datac => \regs[11][0]~q\,
	datad => \Mux63~10_combout\,
	combout => \Mux63~11_combout\);

-- Location: IOIBUF_X9_Y24_N15
\RT[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RT(3),
	o => \RT[3]~input_o\);

-- Location: LCCOMB_X23_Y13_N24
\Mux63~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~14_combout\ = (\RT[0]~input_o\ & ((\regs[1][0]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[0][0]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][0]~q\,
	datac => \regs[0][0]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux63~14_combout\);

-- Location: LCCOMB_X21_Y13_N2
\Mux63~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~15_combout\ = (\Mux63~14_combout\ & (((\regs[3][0]~q\)) # (!\RT[1]~input_o\))) # (!\Mux63~14_combout\ & (\RT[1]~input_o\ & ((\regs[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~14_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][0]~q\,
	datad => \regs[2][0]~q\,
	combout => \Mux63~15_combout\);

-- Location: IOIBUF_X21_Y24_N1
\RT[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RT(2),
	o => \RT[2]~input_o\);

-- Location: LCCOMB_X12_Y17_N26
\Mux63~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[6][0]~q\))) # (!\RT[1]~input_o\ & (\regs[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][0]~q\,
	datad => \regs[6][0]~q\,
	combout => \Mux63~12_combout\);

-- Location: LCCOMB_X11_Y17_N26
\Mux63~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~13_combout\ = (\RT[0]~input_o\ & ((\Mux63~12_combout\ & (\regs[7][0]~q\)) # (!\Mux63~12_combout\ & ((\regs[5][0]~q\))))) # (!\RT[0]~input_o\ & (\Mux63~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux63~12_combout\,
	datac => \regs[7][0]~q\,
	datad => \regs[5][0]~q\,
	combout => \Mux63~13_combout\);

-- Location: LCCOMB_X17_Y11_N26
\Mux63~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\) # (\Mux63~13_combout\)))) # (!\RT[2]~input_o\ & (\Mux63~15_combout\ & (!\RT[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~15_combout\,
	datab => \RT[2]~input_o\,
	datac => \RT[3]~input_o\,
	datad => \Mux63~13_combout\,
	combout => \Mux63~16_combout\);

-- Location: LCCOMB_X17_Y9_N18
\Mux63~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~17_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[14][0]~q\))) # (!\RT[1]~input_o\ & (\regs[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][0]~q\,
	datad => \regs[14][0]~q\,
	combout => \Mux63~17_combout\);

-- Location: LCCOMB_X16_Y9_N0
\Mux63~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~18_combout\ = (\RT[0]~input_o\ & ((\Mux63~17_combout\ & (\regs[15][0]~q\)) # (!\Mux63~17_combout\ & ((\regs[13][0]~q\))))) # (!\RT[0]~input_o\ & (((\Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][0]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][0]~q\,
	datad => \Mux63~17_combout\,
	combout => \Mux63~18_combout\);

-- Location: LCCOMB_X17_Y11_N28
\Mux63~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~19_combout\ = (\RT[3]~input_o\ & ((\Mux63~16_combout\ & ((\Mux63~18_combout\))) # (!\Mux63~16_combout\ & (\Mux63~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~11_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux63~16_combout\,
	datad => \Mux63~18_combout\,
	combout => \Mux63~19_combout\);

-- Location: LCCOMB_X14_Y17_N26
\Mux63~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~7_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[23][0]~q\))) # (!\RT[2]~input_o\ & (\regs[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][0]~q\,
	datad => \regs[23][0]~q\,
	combout => \Mux63~7_combout\);

-- Location: LCCOMB_X14_Y18_N10
\Mux63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~8_combout\ = (\RT[3]~input_o\ & ((\Mux63~7_combout\ & ((\regs[31][0]~q\))) # (!\Mux63~7_combout\ & (\regs[27][0]~q\)))) # (!\RT[3]~input_o\ & (((\Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][0]~q\,
	datac => \regs[31][0]~q\,
	datad => \Mux63~7_combout\,
	combout => \Mux63~8_combout\);

-- Location: LCCOMB_X17_Y10_N18
\Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~4_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[24][0]~q\)) # (!\RT[3]~input_o\ & ((\regs[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[24][0]~q\,
	datac => \regs[16][0]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux63~4_combout\);

-- Location: LCCOMB_X18_Y10_N10
\Mux63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~5_combout\ = (\Mux63~4_combout\ & (((\regs[28][0]~q\)) # (!\RT[2]~input_o\))) # (!\Mux63~4_combout\ & (\RT[2]~input_o\ & ((\regs[20][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~4_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[28][0]~q\,
	datad => \regs[20][0]~q\,
	combout => \Mux63~5_combout\);

-- Location: LCCOMB_X12_Y10_N2
\Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][0]~q\))) # (!\RT[2]~input_o\ & (\regs[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][0]~q\,
	datad => \regs[21][0]~q\,
	combout => \Mux63~2_combout\);

-- Location: LCCOMB_X12_Y12_N18
\Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~3_combout\ = (\RT[3]~input_o\ & ((\Mux63~2_combout\ & (\regs[29][0]~q\)) # (!\Mux63~2_combout\ & ((\regs[25][0]~q\))))) # (!\RT[3]~input_o\ & (\Mux63~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux63~2_combout\,
	datac => \regs[29][0]~q\,
	datad => \regs[25][0]~q\,
	combout => \Mux63~3_combout\);

-- Location: LCCOMB_X17_Y11_N22
\Mux63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~6_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\) # (\Mux63~3_combout\)))) # (!\RT[0]~input_o\ & (\Mux63~5_combout\ & (!\RT[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~5_combout\,
	datab => \RT[0]~input_o\,
	datac => \RT[1]~input_o\,
	datad => \Mux63~3_combout\,
	combout => \Mux63~6_combout\);

-- Location: LCCOMB_X16_Y10_N2
\Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][0]~q\))) # (!\RT[3]~input_o\ & (\regs[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][0]~q\,
	datad => \regs[26][0]~q\,
	combout => \Mux63~0_combout\);

-- Location: LCCOMB_X16_Y16_N16
\Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~1_combout\ = (\RT[2]~input_o\ & ((\Mux63~0_combout\ & (\regs[30][0]~q\)) # (!\Mux63~0_combout\ & ((\regs[22][0]~q\))))) # (!\RT[2]~input_o\ & (\Mux63~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux63~0_combout\,
	datac => \regs[30][0]~q\,
	datad => \regs[22][0]~q\,
	combout => \Mux63~1_combout\);

-- Location: LCCOMB_X17_Y11_N0
\Mux63~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~9_combout\ = (\RT[1]~input_o\ & ((\Mux63~6_combout\ & (\Mux63~8_combout\)) # (!\Mux63~6_combout\ & ((\Mux63~1_combout\))))) # (!\RT[1]~input_o\ & (((\Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux63~8_combout\,
	datac => \Mux63~6_combout\,
	datad => \Mux63~1_combout\,
	combout => \Mux63~9_combout\);

-- Location: LCCOMB_X17_Y11_N14
\Mux63~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~20_combout\ = (\RT[4]~input_o\ & ((\Mux63~9_combout\))) # (!\RT[4]~input_o\ & (\Mux63~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[4]~input_o\,
	datab => \Mux63~19_combout\,
	datad => \Mux63~9_combout\,
	combout => \Mux63~20_combout\);

-- Location: LCCOMB_X17_Y9_N14
\Mux62~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~17_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[13][1]~q\)) # (!\RT[0]~input_o\ & ((\regs[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][1]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][1]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux62~17_combout\);

-- Location: LCCOMB_X17_Y9_N28
\Mux62~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~18_combout\ = (\Mux62~17_combout\ & ((\regs[15][1]~q\) # ((!\RT[1]~input_o\)))) # (!\Mux62~17_combout\ & (((\regs[14][1]~q\ & \RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][1]~q\,
	datab => \Mux62~17_combout\,
	datac => \regs[14][1]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux62~18_combout\);

-- Location: LCCOMB_X18_Y14_N18
\Mux62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[10][1]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][1]~q\,
	datad => \regs[10][1]~q\,
	combout => \Mux62~12_combout\);

-- Location: LCCOMB_X17_Y11_N12
\Mux62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~13_combout\ = (\RT[0]~input_o\ & ((\Mux62~12_combout\ & ((\regs[11][1]~q\))) # (!\Mux62~12_combout\ & (\regs[9][1]~q\)))) # (!\RT[0]~input_o\ & (((\Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[9][1]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][1]~q\,
	datad => \Mux62~12_combout\,
	combout => \Mux62~13_combout\);

-- Location: LCCOMB_X23_Y13_N26
\Mux62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~14_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[2][1]~q\))) # (!\RT[1]~input_o\ & (\regs[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][1]~q\,
	datad => \regs[2][1]~q\,
	combout => \Mux62~14_combout\);

-- Location: LCCOMB_X22_Y12_N26
\Mux62~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~15_combout\ = (\Mux62~14_combout\ & (((\regs[3][1]~q\)) # (!\RT[0]~input_o\))) # (!\Mux62~14_combout\ & (\RT[0]~input_o\ & ((\regs[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~14_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[3][1]~q\,
	datad => \regs[1][1]~q\,
	combout => \Mux62~15_combout\);

-- Location: LCCOMB_X17_Y11_N4
\Mux62~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~16_combout\ = (\RT[3]~input_o\ & ((\Mux62~13_combout\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\Mux62~15_combout\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~13_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux62~15_combout\,
	datad => \RT[2]~input_o\,
	combout => \Mux62~16_combout\);

-- Location: LCCOMB_X12_Y17_N6
\Mux62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][1]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][1]~q\,
	datad => \regs[5][1]~q\,
	combout => \Mux62~10_combout\);

-- Location: LCCOMB_X17_Y17_N10
\Mux62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~11_combout\ = (\RT[1]~input_o\ & ((\Mux62~10_combout\ & ((\regs[7][1]~q\))) # (!\Mux62~10_combout\ & (\regs[6][1]~q\)))) # (!\RT[1]~input_o\ & (((\Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][1]~q\,
	datac => \regs[7][1]~q\,
	datad => \Mux62~10_combout\,
	combout => \Mux62~11_combout\);

-- Location: LCCOMB_X17_Y11_N6
\Mux62~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~19_combout\ = (\Mux62~16_combout\ & ((\Mux62~18_combout\) # ((!\RT[2]~input_o\)))) # (!\Mux62~16_combout\ & (((\Mux62~11_combout\ & \RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~18_combout\,
	datab => \Mux62~16_combout\,
	datac => \Mux62~11_combout\,
	datad => \RT[2]~input_o\,
	combout => \Mux62~19_combout\);

-- Location: LCCOMB_X22_Y17_N0
\Mux62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~7_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[27][1]~q\))) # (!\RT[3]~input_o\ & (\regs[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][1]~q\,
	datad => \regs[27][1]~q\,
	combout => \Mux62~7_combout\);

-- Location: LCCOMB_X18_Y17_N18
\Mux62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~8_combout\ = (\Mux62~7_combout\ & (((\regs[31][1]~q\) # (!\RT[2]~input_o\)))) # (!\Mux62~7_combout\ & (\regs[23][1]~q\ & ((\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~7_combout\,
	datab => \regs[23][1]~q\,
	datac => \regs[31][1]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux62~8_combout\);

-- Location: LCCOMB_X14_Y10_N0
\Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~2_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[22][1]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[18][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][1]~q\,
	datad => \regs[22][1]~q\,
	combout => \Mux62~2_combout\);

-- Location: LCCOMB_X14_Y10_N26
\Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~3_combout\ = (\RT[3]~input_o\ & ((\Mux62~2_combout\ & ((\regs[30][1]~q\))) # (!\Mux62~2_combout\ & (\regs[26][1]~q\)))) # (!\RT[3]~input_o\ & (((\Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[26][1]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[30][1]~q\,
	datad => \Mux62~2_combout\,
	combout => \Mux62~3_combout\);

-- Location: LCCOMB_X19_Y12_N2
\Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][1]~q\))) # (!\RT[2]~input_o\ & (\regs[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][1]~q\,
	datad => \regs[20][1]~q\,
	combout => \Mux62~4_combout\);

-- Location: LCCOMB_X16_Y12_N18
\Mux62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~5_combout\ = (\Mux62~4_combout\ & (((\regs[28][1]~q\) # (!\RT[3]~input_o\)))) # (!\Mux62~4_combout\ & (\regs[24][1]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~4_combout\,
	datab => \regs[24][1]~q\,
	datac => \regs[28][1]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux62~5_combout\);

-- Location: LCCOMB_X17_Y11_N8
\Mux62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~6_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\Mux62~3_combout\)) # (!\RT[1]~input_o\ & ((\Mux62~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~3_combout\,
	datab => \RT[0]~input_o\,
	datac => \RT[1]~input_o\,
	datad => \Mux62~5_combout\,
	combout => \Mux62~6_combout\);

-- Location: LCCOMB_X12_Y15_N26
\Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][1]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][1]~q\,
	datad => \regs[25][1]~q\,
	combout => \Mux62~0_combout\);

-- Location: LCCOMB_X12_Y12_N12
\Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~1_combout\ = (\RT[2]~input_o\ & ((\Mux62~0_combout\ & ((\regs[29][1]~q\))) # (!\Mux62~0_combout\ & (\regs[21][1]~q\)))) # (!\RT[2]~input_o\ & (((\Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[21][1]~q\,
	datac => \regs[29][1]~q\,
	datad => \Mux62~0_combout\,
	combout => \Mux62~1_combout\);

-- Location: LCCOMB_X17_Y11_N18
\Mux62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~9_combout\ = (\RT[0]~input_o\ & ((\Mux62~6_combout\ & (\Mux62~8_combout\)) # (!\Mux62~6_combout\ & ((\Mux62~1_combout\))))) # (!\RT[0]~input_o\ & (((\Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~8_combout\,
	datab => \RT[0]~input_o\,
	datac => \Mux62~6_combout\,
	datad => \Mux62~1_combout\,
	combout => \Mux62~9_combout\);

-- Location: LCCOMB_X17_Y11_N24
\Mux62~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~20_combout\ = (\RT[4]~input_o\ & ((\Mux62~9_combout\))) # (!\RT[4]~input_o\ & (\Mux62~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~19_combout\,
	datab => \RT[4]~input_o\,
	datad => \Mux62~9_combout\,
	combout => \Mux62~20_combout\);

-- Location: LCCOMB_X17_Y10_N14
\Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~4_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[24][2]~q\))) # (!\RT[3]~input_o\ & (\regs[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[16][2]~q\,
	datad => \regs[24][2]~q\,
	combout => \Mux61~4_combout\);

-- Location: LCCOMB_X18_Y10_N6
\Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~5_combout\ = (\RT[2]~input_o\ & ((\Mux61~4_combout\ & ((\regs[28][2]~q\))) # (!\Mux61~4_combout\ & (\regs[20][2]~q\)))) # (!\RT[2]~input_o\ & (((\Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[20][2]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[28][2]~q\,
	datad => \Mux61~4_combout\,
	combout => \Mux61~5_combout\);

-- Location: LCCOMB_X12_Y10_N22
\Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][2]~q\))) # (!\RT[2]~input_o\ & (\regs[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][2]~q\,
	datad => \regs[21][2]~q\,
	combout => \Mux61~2_combout\);

-- Location: LCCOMB_X12_Y12_N16
\Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~3_combout\ = (\Mux61~2_combout\ & (((\regs[29][2]~q\) # (!\RT[3]~input_o\)))) # (!\Mux61~2_combout\ & (\regs[25][2]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][2]~q\,
	datab => \Mux61~2_combout\,
	datac => \regs[29][2]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux61~3_combout\);

-- Location: LCCOMB_X14_Y10_N12
\Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~6_combout\ = (\RT[0]~input_o\ & (((\Mux61~3_combout\) # (\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (\Mux61~5_combout\ & ((!\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux61~5_combout\,
	datac => \Mux61~3_combout\,
	datad => \RT[1]~input_o\,
	combout => \Mux61~6_combout\);

-- Location: LCCOMB_X14_Y17_N22
\Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~7_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[23][2]~q\))) # (!\RT[2]~input_o\ & (\regs[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][2]~q\,
	datad => \regs[23][2]~q\,
	combout => \Mux61~7_combout\);

-- Location: LCCOMB_X14_Y18_N22
\Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~8_combout\ = (\RT[3]~input_o\ & ((\Mux61~7_combout\ & (\regs[31][2]~q\)) # (!\Mux61~7_combout\ & ((\regs[27][2]~q\))))) # (!\RT[3]~input_o\ & (\Mux61~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux61~7_combout\,
	datac => \regs[31][2]~q\,
	datad => \regs[27][2]~q\,
	combout => \Mux61~8_combout\);

-- Location: LCCOMB_X14_Y10_N20
\Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][2]~q\))) # (!\RT[3]~input_o\ & (\regs[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][2]~q\,
	datad => \regs[26][2]~q\,
	combout => \Mux61~0_combout\);

-- Location: LCCOMB_X14_Y10_N6
\Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~1_combout\ = (\RT[2]~input_o\ & ((\Mux61~0_combout\ & ((\regs[30][2]~q\))) # (!\Mux61~0_combout\ & (\regs[22][2]~q\)))) # (!\RT[2]~input_o\ & (((\Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[22][2]~q\,
	datac => \regs[30][2]~q\,
	datad => \Mux61~0_combout\,
	combout => \Mux61~1_combout\);

-- Location: LCCOMB_X14_Y10_N22
\Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~9_combout\ = (\RT[1]~input_o\ & ((\Mux61~6_combout\ & (\Mux61~8_combout\)) # (!\Mux61~6_combout\ & ((\Mux61~1_combout\))))) # (!\RT[1]~input_o\ & (\Mux61~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux61~6_combout\,
	datac => \Mux61~8_combout\,
	datad => \Mux61~1_combout\,
	combout => \Mux61~9_combout\);

-- Location: LCCOMB_X18_Y14_N14
\Mux61~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~10_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[9][2]~q\)) # (!\RT[0]~input_o\ & ((\regs[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[9][2]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][2]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux61~10_combout\);

-- Location: LCCOMB_X17_Y14_N10
\Mux61~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~11_combout\ = (\RT[1]~input_o\ & ((\Mux61~10_combout\ & ((\regs[11][2]~q\))) # (!\Mux61~10_combout\ & (\regs[10][2]~q\)))) # (!\RT[1]~input_o\ & (((\Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[10][2]~q\,
	datac => \regs[11][2]~q\,
	datad => \Mux61~10_combout\,
	combout => \Mux61~11_combout\);

-- Location: LCCOMB_X17_Y9_N26
\Mux61~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~17_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[14][2]~q\))) # (!\RT[1]~input_o\ & (\regs[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][2]~q\,
	datad => \regs[14][2]~q\,
	combout => \Mux61~17_combout\);

-- Location: LCCOMB_X16_Y9_N16
\Mux61~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~18_combout\ = (\RT[0]~input_o\ & ((\Mux61~17_combout\ & (\regs[15][2]~q\)) # (!\Mux61~17_combout\ & ((\regs[13][2]~q\))))) # (!\RT[0]~input_o\ & (((\Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][2]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][2]~q\,
	datad => \Mux61~17_combout\,
	combout => \Mux61~18_combout\);

-- Location: LCCOMB_X12_Y17_N10
\Mux61~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[6][2]~q\))) # (!\RT[1]~input_o\ & (\regs[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][2]~q\,
	datad => \regs[6][2]~q\,
	combout => \Mux61~12_combout\);

-- Location: LCCOMB_X13_Y17_N2
\Mux61~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~13_combout\ = (\Mux61~12_combout\ & (((\regs[7][2]~q\)) # (!\RT[0]~input_o\))) # (!\Mux61~12_combout\ & (\RT[0]~input_o\ & ((\regs[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux61~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[7][2]~q\,
	datad => \regs[5][2]~q\,
	combout => \Mux61~13_combout\);

-- Location: LCCOMB_X23_Y13_N30
\Mux61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~14_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[1][2]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][2]~q\,
	datad => \regs[1][2]~q\,
	combout => \Mux61~14_combout\);

-- Location: LCCOMB_X21_Y13_N22
\Mux61~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~15_combout\ = (\Mux61~14_combout\ & (((\regs[3][2]~q\)) # (!\RT[1]~input_o\))) # (!\Mux61~14_combout\ & (\RT[1]~input_o\ & ((\regs[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux61~14_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][2]~q\,
	datad => \regs[2][2]~q\,
	combout => \Mux61~15_combout\);

-- Location: LCCOMB_X14_Y10_N8
\Mux61~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~16_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\Mux61~13_combout\)) # (!\RT[2]~input_o\ & ((\Mux61~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux61~13_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux61~15_combout\,
	combout => \Mux61~16_combout\);

-- Location: LCCOMB_X14_Y10_N18
\Mux61~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~19_combout\ = (\Mux61~16_combout\ & (((\Mux61~18_combout\) # (!\RT[3]~input_o\)))) # (!\Mux61~16_combout\ & (\Mux61~11_combout\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux61~11_combout\,
	datab => \Mux61~18_combout\,
	datac => \Mux61~16_combout\,
	datad => \RT[3]~input_o\,
	combout => \Mux61~19_combout\);

-- Location: LCCOMB_X14_Y10_N28
\Mux61~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~20_combout\ = (\RT[4]~input_o\ & (\Mux61~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux61~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux61~9_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux61~19_combout\,
	combout => \Mux61~20_combout\);

-- Location: LCCOMB_X17_Y9_N30
\Mux60~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~17_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[13][3]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[12][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][3]~q\,
	datad => \regs[13][3]~q\,
	combout => \Mux60~17_combout\);

-- Location: LCCOMB_X17_Y9_N4
\Mux60~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~18_combout\ = (\Mux60~17_combout\ & (((\regs[15][3]~q\)) # (!\RT[1]~input_o\))) # (!\Mux60~17_combout\ & (\RT[1]~input_o\ & (\regs[14][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux60~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][3]~q\,
	datad => \regs[15][3]~q\,
	combout => \Mux60~18_combout\);

-- Location: LCCOMB_X12_Y17_N22
\Mux60~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][3]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][3]~q\,
	datad => \regs[5][3]~q\,
	combout => \Mux60~10_combout\);

-- Location: LCCOMB_X17_Y17_N6
\Mux60~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~11_combout\ = (\RT[1]~input_o\ & ((\Mux60~10_combout\ & (\regs[7][3]~q\)) # (!\Mux60~10_combout\ & ((\regs[6][3]~q\))))) # (!\RT[1]~input_o\ & (\Mux60~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux60~10_combout\,
	datac => \regs[7][3]~q\,
	datad => \regs[6][3]~q\,
	combout => \Mux60~11_combout\);

-- Location: LCCOMB_X23_Y14_N2
\Mux60~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~14_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[2][3]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][3]~q\,
	datad => \regs[2][3]~q\,
	combout => \Mux60~14_combout\);

-- Location: LCCOMB_X22_Y12_N28
\Mux60~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~15_combout\ = (\Mux60~14_combout\ & (((\regs[3][3]~q\)) # (!\RT[0]~input_o\))) # (!\Mux60~14_combout\ & (\RT[0]~input_o\ & ((\regs[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux60~14_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[3][3]~q\,
	datad => \regs[1][3]~q\,
	combout => \Mux60~15_combout\);

-- Location: LCCOMB_X18_Y14_N10
\Mux60~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[10][3]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][3]~q\,
	datad => \regs[10][3]~q\,
	combout => \Mux60~12_combout\);

-- Location: LCCOMB_X17_Y14_N22
\Mux60~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~13_combout\ = (\RT[0]~input_o\ & ((\Mux60~12_combout\ & (\regs[11][3]~q\)) # (!\Mux60~12_combout\ & ((\regs[9][3]~q\))))) # (!\RT[0]~input_o\ & (\Mux60~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux60~12_combout\,
	datac => \regs[11][3]~q\,
	datad => \regs[9][3]~q\,
	combout => \Mux60~13_combout\);

-- Location: LCCOMB_X14_Y10_N10
\Mux60~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\Mux60~13_combout\))) # (!\RT[3]~input_o\ & (\Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux60~15_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux60~13_combout\,
	combout => \Mux60~16_combout\);

-- Location: LCCOMB_X14_Y10_N4
\Mux60~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~19_combout\ = (\RT[2]~input_o\ & ((\Mux60~16_combout\ & (\Mux60~18_combout\)) # (!\Mux60~16_combout\ & ((\Mux60~11_combout\))))) # (!\RT[2]~input_o\ & (((\Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux60~18_combout\,
	datab => \Mux60~11_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux60~16_combout\,
	combout => \Mux60~19_combout\);

-- Location: LCCOMB_X12_Y15_N30
\Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][3]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][3]~q\,
	datad => \regs[25][3]~q\,
	combout => \Mux60~0_combout\);

-- Location: LCCOMB_X12_Y12_N10
\Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~1_combout\ = (\RT[2]~input_o\ & ((\Mux60~0_combout\ & ((\regs[29][3]~q\))) # (!\Mux60~0_combout\ & (\regs[21][3]~q\)))) # (!\RT[2]~input_o\ & (((\Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[21][3]~q\,
	datac => \regs[29][3]~q\,
	datad => \Mux60~0_combout\,
	combout => \Mux60~1_combout\);

-- Location: LCCOMB_X19_Y12_N6
\Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][3]~q\))) # (!\RT[2]~input_o\ & (\regs[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][3]~q\,
	datad => \regs[20][3]~q\,
	combout => \Mux60~4_combout\);

-- Location: LCCOMB_X16_Y12_N6
\Mux60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~5_combout\ = (\RT[3]~input_o\ & ((\Mux60~4_combout\ & ((\regs[28][3]~q\))) # (!\Mux60~4_combout\ & (\regs[24][3]~q\)))) # (!\RT[3]~input_o\ & (((\Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][3]~q\,
	datac => \regs[28][3]~q\,
	datad => \Mux60~4_combout\,
	combout => \Mux60~5_combout\);

-- Location: LCCOMB_X14_Y10_N24
\Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~2_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[22][3]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[18][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][3]~q\,
	datad => \regs[22][3]~q\,
	combout => \Mux60~2_combout\);

-- Location: LCCOMB_X14_Y10_N2
\Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~3_combout\ = (\RT[3]~input_o\ & ((\Mux60~2_combout\ & ((\regs[30][3]~q\))) # (!\Mux60~2_combout\ & (\regs[26][3]~q\)))) # (!\RT[3]~input_o\ & (((\Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][3]~q\,
	datac => \regs[30][3]~q\,
	datad => \Mux60~2_combout\,
	combout => \Mux60~3_combout\);

-- Location: LCCOMB_X14_Y10_N14
\Mux60~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\) # (\Mux60~3_combout\)))) # (!\RT[1]~input_o\ & (\Mux60~5_combout\ & (!\RT[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux60~5_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux60~3_combout\,
	combout => \Mux60~6_combout\);

-- Location: LCCOMB_X11_Y15_N16
\Mux60~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~7_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[27][3]~q\)) # (!\RT[3]~input_o\ & ((\regs[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[27][3]~q\,
	datac => \regs[19][3]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux60~7_combout\);

-- Location: LCCOMB_X18_Y17_N6
\Mux60~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~8_combout\ = (\Mux60~7_combout\ & (((\regs[31][3]~q\)) # (!\RT[2]~input_o\))) # (!\Mux60~7_combout\ & (\RT[2]~input_o\ & ((\regs[23][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux60~7_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[31][3]~q\,
	datad => \regs[23][3]~q\,
	combout => \Mux60~8_combout\);

-- Location: LCCOMB_X14_Y10_N16
\Mux60~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~9_combout\ = (\RT[0]~input_o\ & ((\Mux60~6_combout\ & ((\Mux60~8_combout\))) # (!\Mux60~6_combout\ & (\Mux60~1_combout\)))) # (!\RT[0]~input_o\ & (((\Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux60~1_combout\,
	datac => \Mux60~6_combout\,
	datad => \Mux60~8_combout\,
	combout => \Mux60~9_combout\);

-- Location: LCCOMB_X14_Y10_N30
\Mux60~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~20_combout\ = (\RT[4]~input_o\ & ((\Mux60~9_combout\))) # (!\RT[4]~input_o\ & (\Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RT[4]~input_o\,
	datac => \Mux60~19_combout\,
	datad => \Mux60~9_combout\,
	combout => \Mux60~20_combout\);

-- Location: LCCOMB_X13_Y10_N26
\Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][4]~q\))) # (!\RT[3]~input_o\ & (\regs[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][4]~q\,
	datad => \regs[26][4]~q\,
	combout => \Mux59~0_combout\);

-- Location: LCCOMB_X14_Y13_N12
\Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~1_combout\ = (\RT[2]~input_o\ & ((\Mux59~0_combout\ & ((\regs[30][4]~q\))) # (!\Mux59~0_combout\ & (\regs[22][4]~q\)))) # (!\RT[2]~input_o\ & (((\Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[22][4]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][4]~q\,
	datad => \Mux59~0_combout\,
	combout => \Mux59~1_combout\);

-- Location: LCCOMB_X16_Y18_N2
\Mux59~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][4]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][4]~q\,
	datad => \regs[23][4]~q\,
	combout => \Mux59~7_combout\);

-- Location: LCCOMB_X14_Y18_N26
\Mux59~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~8_combout\ = (\RT[3]~input_o\ & ((\Mux59~7_combout\ & (\regs[31][4]~q\)) # (!\Mux59~7_combout\ & ((\regs[27][4]~q\))))) # (!\RT[3]~input_o\ & (\Mux59~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux59~7_combout\,
	datac => \regs[31][4]~q\,
	datad => \regs[27][4]~q\,
	combout => \Mux59~8_combout\);

-- Location: LCCOMB_X12_Y15_N2
\Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][4]~q\))) # (!\RT[2]~input_o\ & (\regs[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][4]~q\,
	datad => \regs[21][4]~q\,
	combout => \Mux59~2_combout\);

-- Location: LCCOMB_X12_Y12_N28
\Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~3_combout\ = (\RT[3]~input_o\ & ((\Mux59~2_combout\ & (\regs[29][4]~q\)) # (!\Mux59~2_combout\ & ((\regs[25][4]~q\))))) # (!\RT[3]~input_o\ & (\Mux59~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux59~2_combout\,
	datac => \regs[29][4]~q\,
	datad => \regs[25][4]~q\,
	combout => \Mux59~3_combout\);

-- Location: LCCOMB_X17_Y10_N26
\Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~4_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[24][4]~q\))) # (!\RT[3]~input_o\ & (\regs[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[16][4]~q\,
	datad => \regs[24][4]~q\,
	combout => \Mux59~4_combout\);

-- Location: LCCOMB_X14_Y9_N0
\Mux59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~5_combout\ = (\Mux59~4_combout\ & (((\regs[28][4]~q\)) # (!\RT[2]~input_o\))) # (!\Mux59~4_combout\ & (\RT[2]~input_o\ & ((\regs[20][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~4_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[28][4]~q\,
	datad => \regs[20][4]~q\,
	combout => \Mux59~5_combout\);

-- Location: LCCOMB_X14_Y17_N12
\Mux59~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\Mux59~3_combout\)) # (!\RT[0]~input_o\ & ((\Mux59~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~3_combout\,
	datab => \RT[1]~input_o\,
	datac => \Mux59~5_combout\,
	datad => \RT[0]~input_o\,
	combout => \Mux59~6_combout\);

-- Location: LCCOMB_X14_Y17_N30
\Mux59~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~9_combout\ = (\RT[1]~input_o\ & ((\Mux59~6_combout\ & ((\Mux59~8_combout\))) # (!\Mux59~6_combout\ & (\Mux59~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~1_combout\,
	datab => \RT[1]~input_o\,
	datac => \Mux59~8_combout\,
	datad => \Mux59~6_combout\,
	combout => \Mux59~9_combout\);

-- Location: LCCOMB_X18_Y14_N20
\Mux59~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~10_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[9][4]~q\)) # (!\RT[0]~input_o\ & ((\regs[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[9][4]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][4]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux59~10_combout\);

-- Location: LCCOMB_X18_Y16_N18
\Mux59~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~11_combout\ = (\RT[1]~input_o\ & ((\Mux59~10_combout\ & ((\regs[11][4]~q\))) # (!\Mux59~10_combout\ & (\regs[10][4]~q\)))) # (!\RT[1]~input_o\ & (((\Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[10][4]~q\,
	datac => \regs[11][4]~q\,
	datad => \Mux59~10_combout\,
	combout => \Mux59~11_combout\);

-- Location: LCCOMB_X17_Y9_N10
\Mux59~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~17_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[14][4]~q\))) # (!\RT[1]~input_o\ & (\regs[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][4]~q\,
	datad => \regs[14][4]~q\,
	combout => \Mux59~17_combout\);

-- Location: LCCOMB_X16_Y9_N24
\Mux59~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~18_combout\ = (\Mux59~17_combout\ & (((\regs[15][4]~q\)) # (!\RT[0]~input_o\))) # (!\Mux59~17_combout\ & (\RT[0]~input_o\ & (\regs[13][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~17_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][4]~q\,
	datad => \regs[15][4]~q\,
	combout => \Mux59~18_combout\);

-- Location: LCCOMB_X23_Y16_N8
\Mux59~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~14_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[1][4]~q\)) # (!\RT[0]~input_o\ & ((\regs[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][4]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][4]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux59~14_combout\);

-- Location: LCCOMB_X21_Y13_N18
\Mux59~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~15_combout\ = (\Mux59~14_combout\ & (((\regs[3][4]~q\) # (!\RT[1]~input_o\)))) # (!\Mux59~14_combout\ & (\regs[2][4]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~14_combout\,
	datab => \regs[2][4]~q\,
	datac => \regs[3][4]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux59~15_combout\);

-- Location: LCCOMB_X12_Y17_N2
\Mux59~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[6][4]~q\))) # (!\RT[1]~input_o\ & (\regs[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][4]~q\,
	datad => \regs[6][4]~q\,
	combout => \Mux59~12_combout\);

-- Location: LCCOMB_X13_Y17_N6
\Mux59~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~13_combout\ = (\Mux59~12_combout\ & (((\regs[7][4]~q\)) # (!\RT[0]~input_o\))) # (!\Mux59~12_combout\ & (\RT[0]~input_o\ & ((\regs[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[7][4]~q\,
	datad => \regs[5][4]~q\,
	combout => \Mux59~13_combout\);

-- Location: LCCOMB_X14_Y17_N16
\Mux59~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~16_combout\ = (\RT[2]~input_o\ & (((\Mux59~13_combout\) # (\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (\Mux59~15_combout\ & ((!\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux59~15_combout\,
	datac => \Mux59~13_combout\,
	datad => \RT[3]~input_o\,
	combout => \Mux59~16_combout\);

-- Location: LCCOMB_X14_Y17_N18
\Mux59~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~19_combout\ = (\RT[3]~input_o\ & ((\Mux59~16_combout\ & ((\Mux59~18_combout\))) # (!\Mux59~16_combout\ & (\Mux59~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~11_combout\,
	datab => \Mux59~18_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux59~16_combout\,
	combout => \Mux59~19_combout\);

-- Location: LCCOMB_X14_Y17_N28
\Mux59~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~20_combout\ = (\RT[4]~input_o\ & (\Mux59~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux59~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux59~9_combout\,
	datab => \RT[4]~input_o\,
	datad => \Mux59~19_combout\,
	combout => \Mux59~20_combout\);

-- Location: LCCOMB_X12_Y17_N14
\Mux58~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~10_combout\ = (\RT[0]~input_o\ & ((\regs[5][5]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[4][5]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[5][5]~q\,
	datac => \regs[4][5]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux58~10_combout\);

-- Location: LCCOMB_X17_Y17_N18
\Mux58~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~11_combout\ = (\RT[1]~input_o\ & ((\Mux58~10_combout\ & ((\regs[7][5]~q\))) # (!\Mux58~10_combout\ & (\regs[6][5]~q\)))) # (!\RT[1]~input_o\ & (((\Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][5]~q\,
	datac => \regs[7][5]~q\,
	datad => \Mux58~10_combout\,
	combout => \Mux58~11_combout\);

-- Location: LCCOMB_X17_Y9_N6
\Mux58~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~17_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[13][5]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][5]~q\,
	datad => \regs[13][5]~q\,
	combout => \Mux58~17_combout\);

-- Location: LCCOMB_X17_Y9_N20
\Mux58~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~18_combout\ = (\Mux58~17_combout\ & (((\regs[15][5]~q\)) # (!\RT[1]~input_o\))) # (!\Mux58~17_combout\ & (\RT[1]~input_o\ & (\regs[14][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][5]~q\,
	datad => \regs[15][5]~q\,
	combout => \Mux58~18_combout\);

-- Location: LCCOMB_X18_Y14_N16
\Mux58~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~12_combout\ = (\RT[1]~input_o\ & ((\regs[10][5]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[8][5]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[10][5]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][5]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux58~12_combout\);

-- Location: LCCOMB_X17_Y14_N18
\Mux58~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~13_combout\ = (\Mux58~12_combout\ & (((\regs[11][5]~q\)) # (!\RT[0]~input_o\))) # (!\Mux58~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][5]~q\,
	datad => \regs[9][5]~q\,
	combout => \Mux58~13_combout\);

-- Location: LCCOMB_X23_Y13_N16
\Mux58~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~14_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[2][5]~q\))) # (!\RT[1]~input_o\ & (\regs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][5]~q\,
	datad => \regs[2][5]~q\,
	combout => \Mux58~14_combout\);

-- Location: LCCOMB_X22_Y12_N16
\Mux58~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~15_combout\ = (\RT[0]~input_o\ & ((\Mux58~14_combout\ & ((\regs[3][5]~q\))) # (!\Mux58~14_combout\ & (\regs[1][5]~q\)))) # (!\RT[0]~input_o\ & (((\Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][5]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[3][5]~q\,
	datad => \Mux58~14_combout\,
	combout => \Mux58~15_combout\);

-- Location: LCCOMB_X22_Y12_N24
\Mux58~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\Mux58~13_combout\)) # (!\RT[3]~input_o\ & ((\Mux58~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~13_combout\,
	datab => \RT[2]~input_o\,
	datac => \RT[3]~input_o\,
	datad => \Mux58~15_combout\,
	combout => \Mux58~16_combout\);

-- Location: LCCOMB_X22_Y12_N18
\Mux58~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~19_combout\ = (\RT[2]~input_o\ & ((\Mux58~16_combout\ & ((\Mux58~18_combout\))) # (!\Mux58~16_combout\ & (\Mux58~11_combout\)))) # (!\RT[2]~input_o\ & (((\Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~11_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux58~18_combout\,
	datad => \Mux58~16_combout\,
	combout => \Mux58~19_combout\);

-- Location: LCCOMB_X12_Y15_N22
\Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][5]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][5]~q\,
	datad => \regs[25][5]~q\,
	combout => \Mux58~0_combout\);

-- Location: LCCOMB_X12_Y12_N14
\Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~1_combout\ = (\RT[2]~input_o\ & ((\Mux58~0_combout\ & ((\regs[29][5]~q\))) # (!\Mux58~0_combout\ & (\regs[21][5]~q\)))) # (!\RT[2]~input_o\ & (((\Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[21][5]~q\,
	datac => \regs[29][5]~q\,
	datad => \Mux58~0_combout\,
	combout => \Mux58~1_combout\);

-- Location: LCCOMB_X19_Y12_N10
\Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~4_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[20][5]~q\)) # (!\RT[2]~input_o\ & ((\regs[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[20][5]~q\,
	datac => \regs[16][5]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux58~4_combout\);

-- Location: LCCOMB_X16_Y12_N2
\Mux58~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~5_combout\ = (\RT[3]~input_o\ & ((\Mux58~4_combout\ & ((\regs[28][5]~q\))) # (!\Mux58~4_combout\ & (\regs[24][5]~q\)))) # (!\RT[3]~input_o\ & (((\Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][5]~q\,
	datac => \regs[28][5]~q\,
	datad => \Mux58~4_combout\,
	combout => \Mux58~5_combout\);

-- Location: LCCOMB_X14_Y16_N26
\Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[22][5]~q\))) # (!\RT[2]~input_o\ & (\regs[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][5]~q\,
	datad => \regs[22][5]~q\,
	combout => \Mux58~2_combout\);

-- Location: LCCOMB_X13_Y14_N10
\Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~3_combout\ = (\RT[3]~input_o\ & ((\Mux58~2_combout\ & (\regs[30][5]~q\)) # (!\Mux58~2_combout\ & ((\regs[26][5]~q\))))) # (!\RT[3]~input_o\ & (\Mux58~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux58~2_combout\,
	datac => \regs[30][5]~q\,
	datad => \regs[26][5]~q\,
	combout => \Mux58~3_combout\);

-- Location: LCCOMB_X17_Y11_N2
\Mux58~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~6_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\Mux58~3_combout\))) # (!\RT[1]~input_o\ & (\Mux58~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~5_combout\,
	datab => \RT[0]~input_o\,
	datac => \RT[1]~input_o\,
	datad => \Mux58~3_combout\,
	combout => \Mux58~6_combout\);

-- Location: LCCOMB_X21_Y17_N26
\Mux58~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~7_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[27][5]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[19][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][5]~q\,
	datad => \regs[27][5]~q\,
	combout => \Mux58~7_combout\);

-- Location: LCCOMB_X18_Y17_N26
\Mux58~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~8_combout\ = (\Mux58~7_combout\ & (((\regs[31][5]~q\) # (!\RT[2]~input_o\)))) # (!\Mux58~7_combout\ & (\regs[23][5]~q\ & ((\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[23][5]~q\,
	datab => \Mux58~7_combout\,
	datac => \regs[31][5]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux58~8_combout\);

-- Location: LCCOMB_X18_Y14_N2
\Mux58~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~9_combout\ = (\RT[0]~input_o\ & ((\Mux58~6_combout\ & ((\Mux58~8_combout\))) # (!\Mux58~6_combout\ & (\Mux58~1_combout\)))) # (!\RT[0]~input_o\ & (((\Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux58~1_combout\,
	datab => \RT[0]~input_o\,
	datac => \Mux58~6_combout\,
	datad => \Mux58~8_combout\,
	combout => \Mux58~9_combout\);

-- Location: LCCOMB_X18_Y14_N4
\Mux58~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~20_combout\ = (\RT[4]~input_o\ & ((\Mux58~9_combout\))) # (!\RT[4]~input_o\ & (\Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux58~19_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux58~9_combout\,
	combout => \Mux58~20_combout\);

-- Location: LCCOMB_X25_Y15_N4
\Mux57~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[9][6]~q\))) # (!\RT[0]~input_o\ & (\regs[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][6]~q\,
	datad => \regs[9][6]~q\,
	combout => \Mux57~10_combout\);

-- Location: LCCOMB_X19_Y16_N26
\Mux57~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~11_combout\ = (\RT[1]~input_o\ & ((\Mux57~10_combout\ & (\regs[11][6]~q\)) # (!\Mux57~10_combout\ & ((\regs[10][6]~q\))))) # (!\RT[1]~input_o\ & (\Mux57~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux57~10_combout\,
	datac => \regs[11][6]~q\,
	datad => \regs[10][6]~q\,
	combout => \Mux57~11_combout\);

-- Location: LCCOMB_X17_Y9_N2
\Mux57~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~17_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[14][6]~q\))) # (!\RT[1]~input_o\ & (\regs[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][6]~q\,
	datad => \regs[14][6]~q\,
	combout => \Mux57~17_combout\);

-- Location: LCCOMB_X16_Y9_N8
\Mux57~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~18_combout\ = (\Mux57~17_combout\ & (((\regs[15][6]~q\)) # (!\RT[0]~input_o\))) # (!\Mux57~17_combout\ & (\RT[0]~input_o\ & (\regs[13][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~17_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][6]~q\,
	datad => \regs[15][6]~q\,
	combout => \Mux57~18_combout\);

-- Location: LCCOMB_X12_Y17_N18
\Mux57~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[6][6]~q\))) # (!\RT[1]~input_o\ & (\regs[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][6]~q\,
	datad => \regs[6][6]~q\,
	combout => \Mux57~12_combout\);

-- Location: LCCOMB_X13_Y17_N10
\Mux57~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~13_combout\ = (\Mux57~12_combout\ & (((\regs[7][6]~q\) # (!\RT[0]~input_o\)))) # (!\Mux57~12_combout\ & (\regs[5][6]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~12_combout\,
	datab => \regs[5][6]~q\,
	datac => \regs[7][6]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux57~13_combout\);

-- Location: LCCOMB_X23_Y14_N6
\Mux57~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~14_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[1][6]~q\))) # (!\RT[0]~input_o\ & (\regs[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][6]~q\,
	datad => \regs[1][6]~q\,
	combout => \Mux57~14_combout\);

-- Location: LCCOMB_X22_Y14_N14
\Mux57~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~15_combout\ = (\Mux57~14_combout\ & (((\regs[3][6]~q\)) # (!\RT[1]~input_o\))) # (!\Mux57~14_combout\ & (\RT[1]~input_o\ & ((\regs[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~14_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][6]~q\,
	datad => \regs[2][6]~q\,
	combout => \Mux57~15_combout\);

-- Location: LCCOMB_X22_Y13_N16
\Mux57~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~16_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\Mux57~13_combout\)) # (!\RT[2]~input_o\ & ((\Mux57~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~13_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux57~15_combout\,
	datad => \RT[2]~input_o\,
	combout => \Mux57~16_combout\);

-- Location: LCCOMB_X22_Y13_N18
\Mux57~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~19_combout\ = (\RT[3]~input_o\ & ((\Mux57~16_combout\ & ((\Mux57~18_combout\))) # (!\Mux57~16_combout\ & (\Mux57~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~11_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux57~18_combout\,
	datad => \Mux57~16_combout\,
	combout => \Mux57~19_combout\);

-- Location: LCCOMB_X14_Y16_N30
\Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[26][6]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[18][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][6]~q\,
	datad => \regs[26][6]~q\,
	combout => \Mux57~0_combout\);

-- Location: LCCOMB_X14_Y13_N8
\Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~1_combout\ = (\Mux57~0_combout\ & (((\regs[30][6]~q\)) # (!\RT[2]~input_o\))) # (!\Mux57~0_combout\ & (\RT[2]~input_o\ & ((\regs[22][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][6]~q\,
	datad => \regs[22][6]~q\,
	combout => \Mux57~1_combout\);

-- Location: LCCOMB_X21_Y15_N24
\Mux57~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~7_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[23][6]~q\))) # (!\RT[2]~input_o\ & (\regs[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][6]~q\,
	datad => \regs[23][6]~q\,
	combout => \Mux57~7_combout\);

-- Location: LCCOMB_X22_Y13_N8
\Mux57~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~8_combout\ = (\Mux57~7_combout\ & (((\regs[31][6]~q\) # (!\RT[3]~input_o\)))) # (!\Mux57~7_combout\ & (\regs[27][6]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~7_combout\,
	datab => \regs[27][6]~q\,
	datac => \regs[31][6]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux57~8_combout\);

-- Location: LCCOMB_X12_Y15_N10
\Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][6]~q\))) # (!\RT[2]~input_o\ & (\regs[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][6]~q\,
	datad => \regs[21][6]~q\,
	combout => \Mux57~2_combout\);

-- Location: LCCOMB_X12_Y12_N8
\Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~3_combout\ = (\RT[3]~input_o\ & ((\Mux57~2_combout\ & ((\regs[29][6]~q\))) # (!\Mux57~2_combout\ & (\regs[25][6]~q\)))) # (!\RT[3]~input_o\ & (((\Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[25][6]~q\,
	datac => \regs[29][6]~q\,
	datad => \Mux57~2_combout\,
	combout => \Mux57~3_combout\);

-- Location: LCCOMB_X19_Y12_N14
\Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][6]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][6]~q\,
	datad => \regs[24][6]~q\,
	combout => \Mux57~4_combout\);

-- Location: LCCOMB_X18_Y9_N16
\Mux57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~5_combout\ = (\RT[2]~input_o\ & ((\Mux57~4_combout\ & (\regs[28][6]~q\)) # (!\Mux57~4_combout\ & ((\regs[20][6]~q\))))) # (!\RT[2]~input_o\ & (\Mux57~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux57~4_combout\,
	datac => \regs[28][6]~q\,
	datad => \regs[20][6]~q\,
	combout => \Mux57~5_combout\);

-- Location: LCCOMB_X18_Y9_N10
\Mux57~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\Mux57~3_combout\)) # (!\RT[0]~input_o\ & ((\Mux57~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~3_combout\,
	datab => \RT[1]~input_o\,
	datac => \RT[0]~input_o\,
	datad => \Mux57~5_combout\,
	combout => \Mux57~6_combout\);

-- Location: LCCOMB_X22_Y13_N6
\Mux57~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~9_combout\ = (\RT[1]~input_o\ & ((\Mux57~6_combout\ & ((\Mux57~8_combout\))) # (!\Mux57~6_combout\ & (\Mux57~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~1_combout\,
	datab => \RT[1]~input_o\,
	datac => \Mux57~8_combout\,
	datad => \Mux57~6_combout\,
	combout => \Mux57~9_combout\);

-- Location: LCCOMB_X22_Y13_N20
\Mux57~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~20_combout\ = (\RT[4]~input_o\ & ((\Mux57~9_combout\))) # (!\RT[4]~input_o\ & (\Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[4]~input_o\,
	datab => \Mux57~19_combout\,
	datad => \Mux57~9_combout\,
	combout => \Mux57~20_combout\);

-- Location: LCCOMB_X18_Y20_N2
\Mux56~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][7]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][7]~q\,
	datad => \regs[5][7]~q\,
	combout => \Mux56~10_combout\);

-- Location: LCCOMB_X17_Y17_N30
\Mux56~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~11_combout\ = (\RT[1]~input_o\ & ((\Mux56~10_combout\ & (\regs[7][7]~q\)) # (!\Mux56~10_combout\ & ((\regs[6][7]~q\))))) # (!\RT[1]~input_o\ & (\Mux56~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux56~10_combout\,
	datac => \regs[7][7]~q\,
	datad => \regs[6][7]~q\,
	combout => \Mux56~11_combout\);

-- Location: LCCOMB_X22_Y18_N8
\Mux56~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~17_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[13][7]~q\)) # (!\RT[0]~input_o\ & ((\regs[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][7]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][7]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux56~17_combout\);

-- Location: LCCOMB_X23_Y18_N24
\Mux56~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~18_combout\ = (\Mux56~17_combout\ & (((\regs[15][7]~q\)) # (!\RT[1]~input_o\))) # (!\Mux56~17_combout\ & (\RT[1]~input_o\ & (\regs[14][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][7]~q\,
	datad => \regs[15][7]~q\,
	combout => \Mux56~18_combout\);

-- Location: LCCOMB_X25_Y14_N26
\Mux56~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[10][7]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][7]~q\,
	datad => \regs[10][7]~q\,
	combout => \Mux56~12_combout\);

-- Location: LCCOMB_X26_Y14_N10
\Mux56~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~13_combout\ = (\Mux56~12_combout\ & (((\regs[11][7]~q\)) # (!\RT[0]~input_o\))) # (!\Mux56~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][7]~q\,
	datad => \regs[9][7]~q\,
	combout => \Mux56~13_combout\);

-- Location: LCCOMB_X25_Y17_N10
\Mux56~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~14_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[2][7]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][7]~q\,
	datad => \regs[2][7]~q\,
	combout => \Mux56~14_combout\);

-- Location: LCCOMB_X24_Y17_N10
\Mux56~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~15_combout\ = (\RT[0]~input_o\ & ((\Mux56~14_combout\ & (\regs[3][7]~q\)) # (!\Mux56~14_combout\ & ((\regs[1][7]~q\))))) # (!\RT[0]~input_o\ & (\Mux56~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux56~14_combout\,
	datac => \regs[3][7]~q\,
	datad => \regs[1][7]~q\,
	combout => \Mux56~15_combout\);

-- Location: LCCOMB_X23_Y17_N24
\Mux56~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\Mux56~13_combout\)) # (!\RT[3]~input_o\ & ((\Mux56~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~13_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux56~15_combout\,
	datad => \RT[3]~input_o\,
	combout => \Mux56~16_combout\);

-- Location: LCCOMB_X23_Y17_N10
\Mux56~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~19_combout\ = (\RT[2]~input_o\ & ((\Mux56~16_combout\ & ((\Mux56~18_combout\))) # (!\Mux56~16_combout\ & (\Mux56~11_combout\)))) # (!\RT[2]~input_o\ & (((\Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~11_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux56~18_combout\,
	datad => \Mux56~16_combout\,
	combout => \Mux56~19_combout\);

-- Location: LCCOMB_X19_Y12_N18
\Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][7]~q\))) # (!\RT[2]~input_o\ & (\regs[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][7]~q\,
	datad => \regs[20][7]~q\,
	combout => \Mux56~4_combout\);

-- Location: LCCOMB_X16_Y12_N30
\Mux56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~5_combout\ = (\RT[3]~input_o\ & ((\Mux56~4_combout\ & ((\regs[28][7]~q\))) # (!\Mux56~4_combout\ & (\regs[24][7]~q\)))) # (!\RT[3]~input_o\ & (((\Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][7]~q\,
	datac => \regs[28][7]~q\,
	datad => \Mux56~4_combout\,
	combout => \Mux56~5_combout\);

-- Location: LCCOMB_X14_Y16_N18
\Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[22][7]~q\))) # (!\RT[2]~input_o\ & (\regs[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][7]~q\,
	datad => \regs[22][7]~q\,
	combout => \Mux56~2_combout\);

-- Location: LCCOMB_X13_Y14_N30
\Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~3_combout\ = (\RT[3]~input_o\ & ((\Mux56~2_combout\ & ((\regs[30][7]~q\))) # (!\Mux56~2_combout\ & (\regs[26][7]~q\)))) # (!\RT[3]~input_o\ & (((\Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][7]~q\,
	datac => \regs[30][7]~q\,
	datad => \Mux56~2_combout\,
	combout => \Mux56~3_combout\);

-- Location: LCCOMB_X11_Y17_N16
\Mux56~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\) # (\Mux56~3_combout\)))) # (!\RT[1]~input_o\ & (\Mux56~5_combout\ & (!\RT[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~5_combout\,
	datab => \RT[1]~input_o\,
	datac => \RT[0]~input_o\,
	datad => \Mux56~3_combout\,
	combout => \Mux56~6_combout\);

-- Location: LCCOMB_X12_Y15_N6
\Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][7]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][7]~q\,
	datad => \regs[25][7]~q\,
	combout => \Mux56~0_combout\);

-- Location: LCCOMB_X12_Y12_N26
\Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~1_combout\ = (\RT[2]~input_o\ & ((\Mux56~0_combout\ & ((\regs[29][7]~q\))) # (!\Mux56~0_combout\ & (\regs[21][7]~q\)))) # (!\RT[2]~input_o\ & (((\Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[21][7]~q\,
	datac => \regs[29][7]~q\,
	datad => \Mux56~0_combout\,
	combout => \Mux56~1_combout\);

-- Location: LCCOMB_X21_Y17_N14
\Mux56~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~7_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[27][7]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[19][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][7]~q\,
	datad => \regs[27][7]~q\,
	combout => \Mux56~7_combout\);

-- Location: LCCOMB_X18_Y17_N14
\Mux56~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~8_combout\ = (\Mux56~7_combout\ & (((\regs[31][7]~q\)) # (!\RT[2]~input_o\))) # (!\Mux56~7_combout\ & (\RT[2]~input_o\ & ((\regs[23][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux56~7_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[31][7]~q\,
	datad => \regs[23][7]~q\,
	combout => \Mux56~8_combout\);

-- Location: LCCOMB_X11_Y17_N10
\Mux56~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~9_combout\ = (\RT[0]~input_o\ & ((\Mux56~6_combout\ & ((\Mux56~8_combout\))) # (!\Mux56~6_combout\ & (\Mux56~1_combout\)))) # (!\RT[0]~input_o\ & (\Mux56~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux56~6_combout\,
	datac => \Mux56~1_combout\,
	datad => \Mux56~8_combout\,
	combout => \Mux56~9_combout\);

-- Location: LCCOMB_X11_Y17_N28
\Mux56~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~20_combout\ = (\RT[4]~input_o\ & ((\Mux56~9_combout\))) # (!\RT[4]~input_o\ & (\Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RT[4]~input_o\,
	datac => \Mux56~19_combout\,
	datad => \Mux56~9_combout\,
	combout => \Mux56~20_combout\);

-- Location: LCCOMB_X14_Y17_N2
\Mux55~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~7_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[23][8]~q\))) # (!\RT[2]~input_o\ & (\regs[19][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][8]~q\,
	datad => \regs[23][8]~q\,
	combout => \Mux55~7_combout\);

-- Location: LCCOMB_X18_Y18_N16
\Mux55~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~8_combout\ = (\Mux55~7_combout\ & (((\regs[31][8]~q\) # (!\RT[3]~input_o\)))) # (!\Mux55~7_combout\ & (\regs[27][8]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~7_combout\,
	datab => \regs[27][8]~q\,
	datac => \regs[31][8]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux55~8_combout\);

-- Location: LCCOMB_X16_Y19_N26
\Mux55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][8]~q\))) # (!\RT[2]~input_o\ & (\regs[17][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][8]~q\,
	datad => \regs[21][8]~q\,
	combout => \Mux55~2_combout\);

-- Location: LCCOMB_X17_Y19_N18
\Mux55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~3_combout\ = (\Mux55~2_combout\ & (((\regs[29][8]~q\)) # (!\RT[3]~input_o\))) # (!\Mux55~2_combout\ & (\RT[3]~input_o\ & ((\regs[25][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~2_combout\,
	datab => \RT[3]~input_o\,
	datac => \regs[29][8]~q\,
	datad => \regs[25][8]~q\,
	combout => \Mux55~3_combout\);

-- Location: LCCOMB_X19_Y12_N22
\Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][8]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][8]~q\,
	datad => \regs[24][8]~q\,
	combout => \Mux55~4_combout\);

-- Location: LCCOMB_X19_Y11_N0
\Mux55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~5_combout\ = (\RT[2]~input_o\ & ((\Mux55~4_combout\ & ((\regs[28][8]~q\))) # (!\Mux55~4_combout\ & (\regs[20][8]~q\)))) # (!\RT[2]~input_o\ & (((\Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[20][8]~q\,
	datac => \regs[28][8]~q\,
	datad => \Mux55~4_combout\,
	combout => \Mux55~5_combout\);

-- Location: LCCOMB_X11_Y17_N14
\Mux55~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~6_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\Mux55~3_combout\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & ((\Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \Mux55~3_combout\,
	datad => \Mux55~5_combout\,
	combout => \Mux55~6_combout\);

-- Location: LCCOMB_X14_Y16_N22
\Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[26][8]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[18][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][8]~q\,
	datad => \regs[26][8]~q\,
	combout => \Mux55~0_combout\);

-- Location: LCCOMB_X13_Y19_N24
\Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~1_combout\ = (\RT[2]~input_o\ & ((\Mux55~0_combout\ & ((\regs[30][8]~q\))) # (!\Mux55~0_combout\ & (\regs[22][8]~q\)))) # (!\RT[2]~input_o\ & (((\Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[22][8]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][8]~q\,
	datad => \Mux55~0_combout\,
	combout => \Mux55~1_combout\);

-- Location: LCCOMB_X11_Y17_N24
\Mux55~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~9_combout\ = (\RT[1]~input_o\ & ((\Mux55~6_combout\ & (\Mux55~8_combout\)) # (!\Mux55~6_combout\ & ((\Mux55~1_combout\))))) # (!\RT[1]~input_o\ & (((\Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~8_combout\,
	datab => \RT[1]~input_o\,
	datac => \Mux55~6_combout\,
	datad => \Mux55~1_combout\,
	combout => \Mux55~9_combout\);

-- Location: LCCOMB_X25_Y14_N28
\Mux55~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~10_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[9][8]~q\)) # (!\RT[0]~input_o\ & ((\regs[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[9][8]~q\,
	datac => \regs[8][8]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux55~10_combout\);

-- Location: LCCOMB_X19_Y16_N28
\Mux55~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~11_combout\ = (\RT[1]~input_o\ & ((\Mux55~10_combout\ & (\regs[11][8]~q\)) # (!\Mux55~10_combout\ & ((\regs[10][8]~q\))))) # (!\RT[1]~input_o\ & (\Mux55~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux55~10_combout\,
	datac => \regs[11][8]~q\,
	datad => \regs[10][8]~q\,
	combout => \Mux55~11_combout\);

-- Location: LCCOMB_X22_Y18_N20
\Mux55~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~17_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\regs[14][8]~q\)) # (!\RT[1]~input_o\ & ((\regs[12][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[14][8]~q\,
	datac => \regs[12][8]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux55~17_combout\);

-- Location: LCCOMB_X22_Y18_N18
\Mux55~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~18_combout\ = (\RT[0]~input_o\ & ((\Mux55~17_combout\ & ((\regs[15][8]~q\))) # (!\Mux55~17_combout\ & (\regs[13][8]~q\)))) # (!\RT[0]~input_o\ & (\Mux55~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux55~17_combout\,
	datac => \regs[13][8]~q\,
	datad => \regs[15][8]~q\,
	combout => \Mux55~18_combout\);

-- Location: LCCOMB_X14_Y20_N26
\Mux55~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~12_combout\ = (\RT[1]~input_o\ & ((\regs[6][8]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[4][8]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][8]~q\,
	datac => \regs[4][8]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux55~12_combout\);

-- Location: LCCOMB_X13_Y17_N22
\Mux55~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~13_combout\ = (\Mux55~12_combout\ & (((\regs[7][8]~q\) # (!\RT[0]~input_o\)))) # (!\Mux55~12_combout\ & (\regs[5][8]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~12_combout\,
	datab => \regs[5][8]~q\,
	datac => \regs[7][8]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux55~13_combout\);

-- Location: LCCOMB_X23_Y14_N8
\Mux55~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~14_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[1][8]~q\))) # (!\RT[0]~input_o\ & (\regs[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][8]~q\,
	datad => \regs[1][8]~q\,
	combout => \Mux55~14_combout\);

-- Location: LCCOMB_X22_Y14_N10
\Mux55~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~15_combout\ = (\RT[1]~input_o\ & ((\Mux55~14_combout\ & ((\regs[3][8]~q\))) # (!\Mux55~14_combout\ & (\regs[2][8]~q\)))) # (!\RT[1]~input_o\ & (((\Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][8]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][8]~q\,
	datad => \Mux55~14_combout\,
	combout => \Mux55~15_combout\);

-- Location: LCCOMB_X14_Y16_N12
\Mux55~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~16_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\Mux55~13_combout\)) # (!\RT[2]~input_o\ & ((\Mux55~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~13_combout\,
	datab => \RT[3]~input_o\,
	datac => \RT[2]~input_o\,
	datad => \Mux55~15_combout\,
	combout => \Mux55~16_combout\);

-- Location: LCCOMB_X14_Y16_N6
\Mux55~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~19_combout\ = (\RT[3]~input_o\ & ((\Mux55~16_combout\ & ((\Mux55~18_combout\))) # (!\Mux55~16_combout\ & (\Mux55~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux55~11_combout\,
	datab => \Mux55~18_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux55~16_combout\,
	combout => \Mux55~19_combout\);

-- Location: LCCOMB_X14_Y16_N8
\Mux55~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~20_combout\ = (\RT[4]~input_o\ & (\Mux55~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux55~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RT[4]~input_o\,
	datac => \Mux55~9_combout\,
	datad => \Mux55~19_combout\,
	combout => \Mux55~20_combout\);

-- Location: LCCOMB_X18_Y20_N22
\Mux54~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][9]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][9]~q\,
	datad => \regs[5][9]~q\,
	combout => \Mux54~10_combout\);

-- Location: LCCOMB_X17_Y17_N26
\Mux54~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~11_combout\ = (\RT[1]~input_o\ & ((\Mux54~10_combout\ & ((\regs[7][9]~q\))) # (!\Mux54~10_combout\ & (\regs[6][9]~q\)))) # (!\RT[1]~input_o\ & (((\Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][9]~q\,
	datac => \regs[7][9]~q\,
	datad => \Mux54~10_combout\,
	combout => \Mux54~11_combout\);

-- Location: LCCOMB_X18_Y14_N28
\Mux54~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~12_combout\ = (\RT[1]~input_o\ & ((\regs[10][9]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[8][9]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[10][9]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][9]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux54~12_combout\);

-- Location: LCCOMB_X24_Y14_N22
\Mux54~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~13_combout\ = (\RT[0]~input_o\ & ((\Mux54~12_combout\ & ((\regs[11][9]~q\))) # (!\Mux54~12_combout\ & (\regs[9][9]~q\)))) # (!\RT[0]~input_o\ & (((\Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[9][9]~q\,
	datac => \regs[11][9]~q\,
	datad => \Mux54~12_combout\,
	combout => \Mux54~13_combout\);

-- Location: LCCOMB_X23_Y16_N20
\Mux54~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~14_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[2][9]~q\))) # (!\RT[1]~input_o\ & (\regs[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][9]~q\,
	datad => \regs[2][9]~q\,
	combout => \Mux54~14_combout\);

-- Location: LCCOMB_X22_Y14_N30
\Mux54~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~15_combout\ = (\Mux54~14_combout\ & (((\regs[3][9]~q\) # (!\RT[0]~input_o\)))) # (!\Mux54~14_combout\ & (\regs[1][9]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][9]~q\,
	datab => \Mux54~14_combout\,
	datac => \regs[3][9]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux54~15_combout\);

-- Location: LCCOMB_X24_Y14_N26
\Mux54~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~16_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\Mux54~13_combout\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & ((\Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \Mux54~13_combout\,
	datad => \Mux54~15_combout\,
	combout => \Mux54~16_combout\);

-- Location: LCCOMB_X22_Y18_N0
\Mux54~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~17_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[13][9]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[12][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][9]~q\,
	datad => \regs[13][9]~q\,
	combout => \Mux54~17_combout\);

-- Location: LCCOMB_X23_Y18_N2
\Mux54~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~18_combout\ = (\Mux54~17_combout\ & (((\regs[15][9]~q\)) # (!\RT[1]~input_o\))) # (!\Mux54~17_combout\ & (\RT[1]~input_o\ & (\regs[14][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux54~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][9]~q\,
	datad => \regs[15][9]~q\,
	combout => \Mux54~18_combout\);

-- Location: LCCOMB_X24_Y14_N28
\Mux54~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~19_combout\ = (\RT[2]~input_o\ & ((\Mux54~16_combout\ & ((\Mux54~18_combout\))) # (!\Mux54~16_combout\ & (\Mux54~11_combout\)))) # (!\RT[2]~input_o\ & (((\Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux54~11_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux54~16_combout\,
	datad => \Mux54~18_combout\,
	combout => \Mux54~19_combout\);

-- Location: LCCOMB_X14_Y11_N0
\Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[22][9]~q\)) # (!\RT[2]~input_o\ & ((\regs[18][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[22][9]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][9]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux54~2_combout\);

-- Location: LCCOMB_X13_Y14_N26
\Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~3_combout\ = (\RT[3]~input_o\ & ((\Mux54~2_combout\ & ((\regs[30][9]~q\))) # (!\Mux54~2_combout\ & (\regs[26][9]~q\)))) # (!\RT[3]~input_o\ & (((\Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][9]~q\,
	datac => \regs[30][9]~q\,
	datad => \Mux54~2_combout\,
	combout => \Mux54~3_combout\);

-- Location: LCCOMB_X19_Y12_N26
\Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][9]~q\))) # (!\RT[2]~input_o\ & (\regs[16][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][9]~q\,
	datad => \regs[20][9]~q\,
	combout => \Mux54~4_combout\);

-- Location: LCCOMB_X17_Y13_N16
\Mux54~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~5_combout\ = (\RT[3]~input_o\ & ((\Mux54~4_combout\ & ((\regs[28][9]~q\))) # (!\Mux54~4_combout\ & (\regs[24][9]~q\)))) # (!\RT[3]~input_o\ & (((\Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[24][9]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[28][9]~q\,
	datad => \Mux54~4_combout\,
	combout => \Mux54~5_combout\);

-- Location: LCCOMB_X17_Y13_N22
\Mux54~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~6_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\Mux54~3_combout\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & ((\Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \Mux54~3_combout\,
	datad => \Mux54~5_combout\,
	combout => \Mux54~6_combout\);

-- Location: LCCOMB_X17_Y16_N16
\Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][9]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][9]~q\,
	datad => \regs[25][9]~q\,
	combout => \Mux54~0_combout\);

-- Location: LCCOMB_X14_Y15_N2
\Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~1_combout\ = (\Mux54~0_combout\ & (((\regs[29][9]~q\)) # (!\RT[2]~input_o\))) # (!\Mux54~0_combout\ & (\RT[2]~input_o\ & ((\regs[21][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux54~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][9]~q\,
	datad => \regs[21][9]~q\,
	combout => \Mux54~1_combout\);

-- Location: LCCOMB_X21_Y17_N10
\Mux54~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~7_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[27][9]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[19][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][9]~q\,
	datad => \regs[27][9]~q\,
	combout => \Mux54~7_combout\);

-- Location: LCCOMB_X24_Y16_N24
\Mux54~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~8_combout\ = (\RT[2]~input_o\ & ((\Mux54~7_combout\ & ((\regs[31][9]~q\))) # (!\Mux54~7_combout\ & (\regs[23][9]~q\)))) # (!\RT[2]~input_o\ & (((\Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[23][9]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[31][9]~q\,
	datad => \Mux54~7_combout\,
	combout => \Mux54~8_combout\);

-- Location: LCCOMB_X24_Y14_N8
\Mux54~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~9_combout\ = (\Mux54~6_combout\ & (((\Mux54~8_combout\) # (!\RT[0]~input_o\)))) # (!\Mux54~6_combout\ & (\Mux54~1_combout\ & (\RT[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux54~6_combout\,
	datab => \Mux54~1_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux54~8_combout\,
	combout => \Mux54~9_combout\);

-- Location: LCCOMB_X24_Y14_N6
\Mux54~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~20_combout\ = (\RT[4]~input_o\ & ((\Mux54~9_combout\))) # (!\RT[4]~input_o\ & (\Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[4]~input_o\,
	datab => \Mux54~19_combout\,
	datac => \Mux54~9_combout\,
	combout => \Mux54~20_combout\);

-- Location: LCCOMB_X22_Y18_N4
\Mux53~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~17_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[14][10]~q\))) # (!\RT[1]~input_o\ & (\regs[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][10]~q\,
	datad => \regs[14][10]~q\,
	combout => \Mux53~17_combout\);

-- Location: LCCOMB_X22_Y18_N26
\Mux53~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~18_combout\ = (\RT[0]~input_o\ & ((\Mux53~17_combout\ & (\regs[15][10]~q\)) # (!\Mux53~17_combout\ & ((\regs[13][10]~q\))))) # (!\RT[0]~input_o\ & (((\Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[15][10]~q\,
	datac => \regs[13][10]~q\,
	datad => \Mux53~17_combout\,
	combout => \Mux53~18_combout\);

-- Location: LCCOMB_X23_Y14_N18
\Mux53~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~14_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[1][10]~q\))) # (!\RT[0]~input_o\ & (\regs[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][10]~q\,
	datad => \regs[1][10]~q\,
	combout => \Mux53~14_combout\);

-- Location: LCCOMB_X24_Y17_N28
\Mux53~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~15_combout\ = (\RT[1]~input_o\ & ((\Mux53~14_combout\ & ((\regs[3][10]~q\))) # (!\Mux53~14_combout\ & (\regs[2][10]~q\)))) # (!\RT[1]~input_o\ & (((\Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][10]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][10]~q\,
	datad => \Mux53~14_combout\,
	combout => \Mux53~15_combout\);

-- Location: LCCOMB_X14_Y20_N30
\Mux53~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][10]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][10]~q\,
	datad => \regs[6][10]~q\,
	combout => \Mux53~12_combout\);

-- Location: LCCOMB_X13_Y17_N26
\Mux53~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~13_combout\ = (\Mux53~12_combout\ & (((\regs[7][10]~q\)) # (!\RT[0]~input_o\))) # (!\Mux53~12_combout\ & (\RT[0]~input_o\ & ((\regs[5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux53~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[7][10]~q\,
	datad => \regs[5][10]~q\,
	combout => \Mux53~13_combout\);

-- Location: LCCOMB_X16_Y16_N12
\Mux53~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~16_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\Mux53~13_combout\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\Mux53~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \Mux53~15_combout\,
	datad => \Mux53~13_combout\,
	combout => \Mux53~16_combout\);

-- Location: LCCOMB_X18_Y11_N0
\Mux53~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[9][10]~q\))) # (!\RT[0]~input_o\ & (\regs[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][10]~q\,
	datad => \regs[9][10]~q\,
	combout => \Mux53~10_combout\);

-- Location: LCCOMB_X17_Y14_N28
\Mux53~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~11_combout\ = (\RT[1]~input_o\ & ((\Mux53~10_combout\ & ((\regs[11][10]~q\))) # (!\Mux53~10_combout\ & (\regs[10][10]~q\)))) # (!\RT[1]~input_o\ & (((\Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[10][10]~q\,
	datac => \regs[11][10]~q\,
	datad => \Mux53~10_combout\,
	combout => \Mux53~11_combout\);

-- Location: LCCOMB_X16_Y16_N6
\Mux53~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~19_combout\ = (\RT[3]~input_o\ & ((\Mux53~16_combout\ & (\Mux53~18_combout\)) # (!\Mux53~16_combout\ & ((\Mux53~11_combout\))))) # (!\RT[3]~input_o\ & (((\Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux53~18_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux53~16_combout\,
	datad => \Mux53~11_combout\,
	combout => \Mux53~19_combout\);

-- Location: LCCOMB_X21_Y15_N20
\Mux53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~7_combout\ = (\RT[2]~input_o\ & ((\regs[23][10]~q\) # ((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (((\regs[19][10]~q\ & !\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[23][10]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][10]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux53~7_combout\);

-- Location: LCCOMB_X21_Y19_N18
\Mux53~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~8_combout\ = (\RT[3]~input_o\ & ((\Mux53~7_combout\ & ((\regs[31][10]~q\))) # (!\Mux53~7_combout\ & (\regs[27][10]~q\)))) # (!\RT[3]~input_o\ & (((\Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][10]~q\,
	datac => \regs[31][10]~q\,
	datad => \Mux53~7_combout\,
	combout => \Mux53~8_combout\);

-- Location: LCCOMB_X23_Y11_N8
\Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][10]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][10]~q\,
	datad => \regs[24][10]~q\,
	combout => \Mux53~4_combout\);

-- Location: LCCOMB_X19_Y11_N28
\Mux53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~5_combout\ = (\RT[2]~input_o\ & ((\Mux53~4_combout\ & ((\regs[28][10]~q\))) # (!\Mux53~4_combout\ & (\regs[20][10]~q\)))) # (!\RT[2]~input_o\ & (((\Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[20][10]~q\,
	datac => \regs[28][10]~q\,
	datad => \Mux53~4_combout\,
	combout => \Mux53~5_combout\);

-- Location: LCCOMB_X16_Y19_N14
\Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][10]~q\))) # (!\RT[2]~input_o\ & (\regs[17][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][10]~q\,
	datad => \regs[21][10]~q\,
	combout => \Mux53~2_combout\);

-- Location: LCCOMB_X17_Y19_N28
\Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~3_combout\ = (\RT[3]~input_o\ & ((\Mux53~2_combout\ & ((\regs[29][10]~q\))) # (!\Mux53~2_combout\ & (\regs[25][10]~q\)))) # (!\RT[3]~input_o\ & (((\Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][10]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[29][10]~q\,
	datad => \Mux53~2_combout\,
	combout => \Mux53~3_combout\);

-- Location: LCCOMB_X16_Y16_N8
\Mux53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\Mux53~3_combout\))) # (!\RT[0]~input_o\ & (\Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux53~5_combout\,
	datab => \Mux53~3_combout\,
	datac => \RT[1]~input_o\,
	datad => \RT[0]~input_o\,
	combout => \Mux53~6_combout\);

-- Location: LCCOMB_X21_Y10_N10
\Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][10]~q\))) # (!\RT[3]~input_o\ & (\regs[18][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][10]~q\,
	datad => \regs[26][10]~q\,
	combout => \Mux53~0_combout\);

-- Location: LCCOMB_X16_Y16_N18
\Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~1_combout\ = (\RT[2]~input_o\ & ((\Mux53~0_combout\ & (\regs[30][10]~q\)) # (!\Mux53~0_combout\ & ((\regs[22][10]~q\))))) # (!\RT[2]~input_o\ & (\Mux53~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux53~0_combout\,
	datac => \regs[30][10]~q\,
	datad => \regs[22][10]~q\,
	combout => \Mux53~1_combout\);

-- Location: LCCOMB_X16_Y16_N10
\Mux53~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~9_combout\ = (\RT[1]~input_o\ & ((\Mux53~6_combout\ & (\Mux53~8_combout\)) # (!\Mux53~6_combout\ & ((\Mux53~1_combout\))))) # (!\RT[1]~input_o\ & (((\Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux53~8_combout\,
	datac => \Mux53~6_combout\,
	datad => \Mux53~1_combout\,
	combout => \Mux53~9_combout\);

-- Location: LCCOMB_X16_Y16_N24
\Mux53~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~20_combout\ = (\RT[4]~input_o\ & ((\Mux53~9_combout\))) # (!\RT[4]~input_o\ & (\Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux53~19_combout\,
	datab => \RT[4]~input_o\,
	datad => \Mux53~9_combout\,
	combout => \Mux53~20_combout\);

-- Location: LCCOMB_X18_Y20_N18
\Mux52~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][11]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][11]~q\,
	datad => \regs[5][11]~q\,
	combout => \Mux52~10_combout\);

-- Location: LCCOMB_X17_Y17_N22
\Mux52~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~11_combout\ = (\RT[1]~input_o\ & ((\Mux52~10_combout\ & ((\regs[7][11]~q\))) # (!\Mux52~10_combout\ & (\regs[6][11]~q\)))) # (!\RT[1]~input_o\ & (((\Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][11]~q\,
	datac => \regs[7][11]~q\,
	datad => \Mux52~10_combout\,
	combout => \Mux52~11_combout\);

-- Location: LCCOMB_X25_Y14_N8
\Mux52~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~12_combout\ = (\RT[1]~input_o\ & ((\regs[10][11]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[8][11]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[10][11]~q\,
	datac => \regs[8][11]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux52~12_combout\);

-- Location: LCCOMB_X26_Y14_N14
\Mux52~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~13_combout\ = (\Mux52~12_combout\ & (((\regs[11][11]~q\)) # (!\RT[0]~input_o\))) # (!\Mux52~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][11]~q\,
	datad => \regs[9][11]~q\,
	combout => \Mux52~13_combout\);

-- Location: LCCOMB_X25_Y17_N2
\Mux52~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~14_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[2][11]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][11]~q\,
	datad => \regs[2][11]~q\,
	combout => \Mux52~14_combout\);

-- Location: LCCOMB_X24_Y17_N8
\Mux52~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~15_combout\ = (\RT[0]~input_o\ & ((\Mux52~14_combout\ & ((\regs[3][11]~q\))) # (!\Mux52~14_combout\ & (\regs[1][11]~q\)))) # (!\RT[0]~input_o\ & (((\Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][11]~q\,
	datac => \regs[3][11]~q\,
	datad => \Mux52~14_combout\,
	combout => \Mux52~15_combout\);

-- Location: LCCOMB_X16_Y16_N26
\Mux52~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~16_combout\ = (\RT[3]~input_o\ & ((\Mux52~13_combout\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((!\RT[2]~input_o\ & \Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~13_combout\,
	datab => \RT[3]~input_o\,
	datac => \RT[2]~input_o\,
	datad => \Mux52~15_combout\,
	combout => \Mux52~16_combout\);

-- Location: LCCOMB_X22_Y18_N2
\Mux52~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~17_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[13][11]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[12][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][11]~q\,
	datad => \regs[13][11]~q\,
	combout => \Mux52~17_combout\);

-- Location: LCCOMB_X23_Y18_N26
\Mux52~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~18_combout\ = (\Mux52~17_combout\ & (((\regs[15][11]~q\)) # (!\RT[1]~input_o\))) # (!\Mux52~17_combout\ & (\RT[1]~input_o\ & (\regs[14][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][11]~q\,
	datad => \regs[15][11]~q\,
	combout => \Mux52~18_combout\);

-- Location: LCCOMB_X16_Y16_N20
\Mux52~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~19_combout\ = (\RT[2]~input_o\ & ((\Mux52~16_combout\ & ((\Mux52~18_combout\))) # (!\Mux52~16_combout\ & (\Mux52~11_combout\)))) # (!\RT[2]~input_o\ & (((\Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux52~11_combout\,
	datac => \Mux52~16_combout\,
	datad => \Mux52~18_combout\,
	combout => \Mux52~19_combout\);

-- Location: LCCOMB_X17_Y16_N12
\Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][11]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][11]~q\,
	datad => \regs[25][11]~q\,
	combout => \Mux52~0_combout\);

-- Location: LCCOMB_X11_Y13_N8
\Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~1_combout\ = (\RT[2]~input_o\ & ((\Mux52~0_combout\ & ((\regs[29][11]~q\))) # (!\Mux52~0_combout\ & (\regs[21][11]~q\)))) # (!\RT[2]~input_o\ & (((\Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][11]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][11]~q\,
	datad => \Mux52~0_combout\,
	combout => \Mux52~1_combout\);

-- Location: LCCOMB_X23_Y11_N12
\Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][11]~q\))) # (!\RT[2]~input_o\ & (\regs[16][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][11]~q\,
	datad => \regs[20][11]~q\,
	combout => \Mux52~4_combout\);

-- Location: LCCOMB_X19_Y11_N22
\Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~5_combout\ = (\RT[3]~input_o\ & ((\Mux52~4_combout\ & ((\regs[28][11]~q\))) # (!\Mux52~4_combout\ & (\regs[24][11]~q\)))) # (!\RT[3]~input_o\ & (((\Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][11]~q\,
	datac => \regs[28][11]~q\,
	datad => \Mux52~4_combout\,
	combout => \Mux52~5_combout\);

-- Location: LCCOMB_X14_Y11_N2
\Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[22][11]~q\))) # (!\RT[2]~input_o\ & (\regs[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][11]~q\,
	datad => \regs[22][11]~q\,
	combout => \Mux52~2_combout\);

-- Location: LCCOMB_X13_Y11_N24
\Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~3_combout\ = (\RT[3]~input_o\ & ((\Mux52~2_combout\ & ((\regs[30][11]~q\))) # (!\Mux52~2_combout\ & (\regs[26][11]~q\)))) # (!\RT[3]~input_o\ & (((\Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][11]~q\,
	datac => \regs[30][11]~q\,
	datad => \Mux52~2_combout\,
	combout => \Mux52~3_combout\);

-- Location: LCCOMB_X11_Y17_N18
\Mux52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\) # (\Mux52~3_combout\)))) # (!\RT[1]~input_o\ & (\Mux52~5_combout\ & (!\RT[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~5_combout\,
	datab => \RT[1]~input_o\,
	datac => \RT[0]~input_o\,
	datad => \Mux52~3_combout\,
	combout => \Mux52~6_combout\);

-- Location: LCCOMB_X21_Y15_N16
\Mux52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~7_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[27][11]~q\)) # (!\RT[3]~input_o\ & ((\regs[19][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[27][11]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][11]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux52~7_combout\);

-- Location: LCCOMB_X11_Y15_N10
\Mux52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~8_combout\ = (\RT[2]~input_o\ & ((\Mux52~7_combout\ & ((\regs[31][11]~q\))) # (!\Mux52~7_combout\ & (\regs[23][11]~q\)))) # (!\RT[2]~input_o\ & (((\Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[23][11]~q\,
	datac => \regs[31][11]~q\,
	datad => \Mux52~7_combout\,
	combout => \Mux52~8_combout\);

-- Location: LCCOMB_X11_Y17_N20
\Mux52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~9_combout\ = (\Mux52~6_combout\ & (((\Mux52~8_combout\) # (!\RT[0]~input_o\)))) # (!\Mux52~6_combout\ & (\Mux52~1_combout\ & (\RT[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~1_combout\,
	datab => \Mux52~6_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux52~8_combout\,
	combout => \Mux52~9_combout\);

-- Location: LCCOMB_X11_Y17_N30
\Mux52~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~20_combout\ = (\RT[4]~input_o\ & ((\Mux52~9_combout\))) # (!\RT[4]~input_o\ & (\Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux52~19_combout\,
	datab => \RT[4]~input_o\,
	datad => \Mux52~9_combout\,
	combout => \Mux52~20_combout\);

-- Location: LCCOMB_X24_Y11_N24
\Mux51~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~10_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[9][12]~q\)) # (!\RT[0]~input_o\ & ((\regs[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[9][12]~q\,
	datac => \regs[8][12]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux51~10_combout\);

-- Location: LCCOMB_X24_Y11_N10
\Mux51~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~11_combout\ = (\Mux51~10_combout\ & (((\regs[11][12]~q\) # (!\RT[1]~input_o\)))) # (!\Mux51~10_combout\ & (\regs[10][12]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[10][12]~q\,
	datab => \Mux51~10_combout\,
	datac => \regs[11][12]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux51~11_combout\);

-- Location: LCCOMB_X14_Y20_N18
\Mux51~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][12]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][12]~q\,
	datad => \regs[6][12]~q\,
	combout => \Mux51~12_combout\);

-- Location: LCCOMB_X13_Y17_N30
\Mux51~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~13_combout\ = (\Mux51~12_combout\ & (((\regs[7][12]~q\) # (!\RT[0]~input_o\)))) # (!\Mux51~12_combout\ & (\regs[5][12]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[5][12]~q\,
	datab => \Mux51~12_combout\,
	datac => \regs[7][12]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux51~13_combout\);

-- Location: LCCOMB_X25_Y17_N18
\Mux51~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~14_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[1][12]~q\))) # (!\RT[0]~input_o\ & (\regs[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][12]~q\,
	datad => \regs[1][12]~q\,
	combout => \Mux51~14_combout\);

-- Location: LCCOMB_X24_Y17_N26
\Mux51~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~15_combout\ = (\Mux51~14_combout\ & (((\regs[3][12]~q\) # (!\RT[1]~input_o\)))) # (!\Mux51~14_combout\ & (\regs[2][12]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][12]~q\,
	datab => \Mux51~14_combout\,
	datac => \regs[3][12]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux51~15_combout\);

-- Location: LCCOMB_X23_Y15_N22
\Mux51~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~16_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\Mux51~13_combout\)) # (!\RT[2]~input_o\ & ((\Mux51~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux51~13_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux51~15_combout\,
	combout => \Mux51~16_combout\);

-- Location: LCCOMB_X22_Y18_N30
\Mux51~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~17_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[14][12]~q\))) # (!\RT[1]~input_o\ & (\regs[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][12]~q\,
	datad => \regs[14][12]~q\,
	combout => \Mux51~17_combout\);

-- Location: LCCOMB_X22_Y18_N12
\Mux51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~18_combout\ = (\RT[0]~input_o\ & ((\Mux51~17_combout\ & ((\regs[15][12]~q\))) # (!\Mux51~17_combout\ & (\regs[13][12]~q\)))) # (!\RT[0]~input_o\ & (\Mux51~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux51~17_combout\,
	datac => \regs[13][12]~q\,
	datad => \regs[15][12]~q\,
	combout => \Mux51~18_combout\);

-- Location: LCCOMB_X23_Y15_N16
\Mux51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~19_combout\ = (\RT[3]~input_o\ & ((\Mux51~16_combout\ & ((\Mux51~18_combout\))) # (!\Mux51~16_combout\ & (\Mux51~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux51~11_combout\,
	datac => \Mux51~16_combout\,
	datad => \Mux51~18_combout\,
	combout => \Mux51~19_combout\);

-- Location: LCCOMB_X14_Y11_N22
\Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[26][12]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[18][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][12]~q\,
	datad => \regs[26][12]~q\,
	combout => \Mux51~0_combout\);

-- Location: LCCOMB_X16_Y15_N18
\Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~1_combout\ = (\RT[2]~input_o\ & ((\Mux51~0_combout\ & (\regs[30][12]~q\)) # (!\Mux51~0_combout\ & ((\regs[22][12]~q\))))) # (!\RT[2]~input_o\ & (\Mux51~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux51~0_combout\,
	datac => \regs[30][12]~q\,
	datad => \regs[22][12]~q\,
	combout => \Mux51~1_combout\);

-- Location: LCCOMB_X16_Y19_N2
\Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[21][12]~q\)) # (!\RT[2]~input_o\ & ((\regs[17][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[21][12]~q\,
	datac => \regs[17][12]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux51~2_combout\);

-- Location: LCCOMB_X17_Y19_N30
\Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~3_combout\ = (\RT[3]~input_o\ & ((\Mux51~2_combout\ & ((\regs[29][12]~q\))) # (!\Mux51~2_combout\ & (\regs[25][12]~q\)))) # (!\RT[3]~input_o\ & (((\Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][12]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[29][12]~q\,
	datad => \Mux51~2_combout\,
	combout => \Mux51~3_combout\);

-- Location: LCCOMB_X23_Y11_N16
\Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][12]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][12]~q\,
	datad => \regs[24][12]~q\,
	combout => \Mux51~4_combout\);

-- Location: LCCOMB_X23_Y15_N26
\Mux51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~5_combout\ = (\RT[2]~input_o\ & ((\Mux51~4_combout\ & ((\regs[28][12]~q\))) # (!\Mux51~4_combout\ & (\regs[20][12]~q\)))) # (!\RT[2]~input_o\ & (((\Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[20][12]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[28][12]~q\,
	datad => \Mux51~4_combout\,
	combout => \Mux51~5_combout\);

-- Location: LCCOMB_X23_Y15_N18
\Mux51~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~6_combout\ = (\RT[0]~input_o\ & ((\Mux51~3_combout\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\Mux51~5_combout\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux51~3_combout\,
	datab => \RT[0]~input_o\,
	datac => \Mux51~5_combout\,
	datad => \RT[1]~input_o\,
	combout => \Mux51~6_combout\);

-- Location: LCCOMB_X21_Y15_N10
\Mux51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~7_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[23][12]~q\))) # (!\RT[2]~input_o\ & (\regs[19][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][12]~q\,
	datad => \regs[23][12]~q\,
	combout => \Mux51~7_combout\);

-- Location: LCCOMB_X21_Y19_N6
\Mux51~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~8_combout\ = (\RT[3]~input_o\ & ((\Mux51~7_combout\ & (\regs[31][12]~q\)) # (!\Mux51~7_combout\ & ((\regs[27][12]~q\))))) # (!\RT[3]~input_o\ & (\Mux51~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux51~7_combout\,
	datac => \regs[31][12]~q\,
	datad => \regs[27][12]~q\,
	combout => \Mux51~8_combout\);

-- Location: LCCOMB_X23_Y15_N28
\Mux51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~9_combout\ = (\Mux51~6_combout\ & (((\Mux51~8_combout\) # (!\RT[1]~input_o\)))) # (!\Mux51~6_combout\ & (\Mux51~1_combout\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux51~1_combout\,
	datab => \Mux51~6_combout\,
	datac => \Mux51~8_combout\,
	datad => \RT[1]~input_o\,
	combout => \Mux51~9_combout\);

-- Location: LCCOMB_X23_Y15_N10
\Mux51~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~20_combout\ = (\RT[4]~input_o\ & ((\Mux51~9_combout\))) # (!\RT[4]~input_o\ & (\Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[4]~input_o\,
	datab => \Mux51~19_combout\,
	datad => \Mux51~9_combout\,
	combout => \Mux51~20_combout\);

-- Location: LCCOMB_X14_Y11_N26
\Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[22][13]~q\)) # (!\RT[2]~input_o\ & ((\regs[18][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[22][13]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][13]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux50~2_combout\);

-- Location: LCCOMB_X13_Y11_N20
\Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~3_combout\ = (\RT[3]~input_o\ & ((\Mux50~2_combout\ & (\regs[30][13]~q\)) # (!\Mux50~2_combout\ & ((\regs[26][13]~q\))))) # (!\RT[3]~input_o\ & (\Mux50~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux50~2_combout\,
	datac => \regs[30][13]~q\,
	datad => \regs[26][13]~q\,
	combout => \Mux50~3_combout\);

-- Location: LCCOMB_X23_Y11_N20
\Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][13]~q\))) # (!\RT[2]~input_o\ & (\regs[16][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][13]~q\,
	datad => \regs[20][13]~q\,
	combout => \Mux50~4_combout\);

-- Location: LCCOMB_X19_Y11_N24
\Mux50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~5_combout\ = (\RT[3]~input_o\ & ((\Mux50~4_combout\ & ((\regs[28][13]~q\))) # (!\Mux50~4_combout\ & (\regs[24][13]~q\)))) # (!\RT[3]~input_o\ & (((\Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][13]~q\,
	datac => \regs[28][13]~q\,
	datad => \Mux50~4_combout\,
	combout => \Mux50~5_combout\);

-- Location: LCCOMB_X19_Y15_N22
\Mux50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~6_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\Mux50~3_combout\)) # (!\RT[1]~input_o\ & ((\Mux50~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~3_combout\,
	datab => \Mux50~5_combout\,
	datac => \RT[0]~input_o\,
	datad => \RT[1]~input_o\,
	combout => \Mux50~6_combout\);

-- Location: LCCOMB_X21_Y18_N26
\Mux50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~7_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[27][13]~q\))) # (!\RT[3]~input_o\ & (\regs[19][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][13]~q\,
	datad => \regs[27][13]~q\,
	combout => \Mux50~7_combout\);

-- Location: LCCOMB_X19_Y18_N16
\Mux50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~8_combout\ = (\Mux50~7_combout\ & (((\regs[31][13]~q\) # (!\RT[2]~input_o\)))) # (!\Mux50~7_combout\ & (\regs[23][13]~q\ & ((\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~7_combout\,
	datab => \regs[23][13]~q\,
	datac => \regs[31][13]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux50~8_combout\);

-- Location: LCCOMB_X17_Y16_N14
\Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = (\RT[3]~input_o\ & ((\regs[25][13]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[17][13]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][13]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[17][13]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux50~0_combout\);

-- Location: LCCOMB_X19_Y15_N26
\Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~1_combout\ = (\Mux50~0_combout\ & (((\regs[29][13]~q\)) # (!\RT[2]~input_o\))) # (!\Mux50~0_combout\ & (\RT[2]~input_o\ & ((\regs[21][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][13]~q\,
	datad => \regs[21][13]~q\,
	combout => \Mux50~1_combout\);

-- Location: LCCOMB_X19_Y15_N8
\Mux50~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~9_combout\ = (\Mux50~6_combout\ & (((\Mux50~8_combout\)) # (!\RT[0]~input_o\))) # (!\Mux50~6_combout\ & (\RT[0]~input_o\ & ((\Mux50~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~6_combout\,
	datab => \RT[0]~input_o\,
	datac => \Mux50~8_combout\,
	datad => \Mux50~1_combout\,
	combout => \Mux50~9_combout\);

-- Location: LCCOMB_X18_Y20_N6
\Mux50~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][13]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][13]~q\,
	datad => \regs[5][13]~q\,
	combout => \Mux50~10_combout\);

-- Location: LCCOMB_X21_Y20_N2
\Mux50~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~11_combout\ = (\Mux50~10_combout\ & (((\regs[7][13]~q\)) # (!\RT[1]~input_o\))) # (!\Mux50~10_combout\ & (\RT[1]~input_o\ & ((\regs[6][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~10_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[7][13]~q\,
	datad => \regs[6][13]~q\,
	combout => \Mux50~11_combout\);

-- Location: LCCOMB_X23_Y16_N0
\Mux50~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~14_combout\ = (\RT[1]~input_o\ & ((\regs[2][13]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[0][13]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][13]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][13]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux50~14_combout\);

-- Location: LCCOMB_X24_Y17_N22
\Mux50~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~15_combout\ = (\RT[0]~input_o\ & ((\Mux50~14_combout\ & (\regs[3][13]~q\)) # (!\Mux50~14_combout\ & ((\regs[1][13]~q\))))) # (!\RT[0]~input_o\ & (\Mux50~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux50~14_combout\,
	datac => \regs[3][13]~q\,
	datad => \regs[1][13]~q\,
	combout => \Mux50~15_combout\);

-- Location: LCCOMB_X19_Y14_N18
\Mux50~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[10][13]~q\))) # (!\RT[1]~input_o\ & (\regs[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][13]~q\,
	datad => \regs[10][13]~q\,
	combout => \Mux50~12_combout\);

-- Location: LCCOMB_X26_Y14_N2
\Mux50~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~13_combout\ = (\Mux50~12_combout\ & (((\regs[11][13]~q\)) # (!\RT[0]~input_o\))) # (!\Mux50~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][13]~q\,
	datad => \regs[9][13]~q\,
	combout => \Mux50~13_combout\);

-- Location: LCCOMB_X23_Y15_N20
\Mux50~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\Mux50~13_combout\))) # (!\RT[3]~input_o\ & (\Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~15_combout\,
	datab => \RT[2]~input_o\,
	datac => \RT[3]~input_o\,
	datad => \Mux50~13_combout\,
	combout => \Mux50~16_combout\);

-- Location: LCCOMB_X22_Y18_N10
\Mux50~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~17_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[13][13]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[12][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][13]~q\,
	datad => \regs[13][13]~q\,
	combout => \Mux50~17_combout\);

-- Location: LCCOMB_X23_Y18_N16
\Mux50~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~18_combout\ = (\Mux50~17_combout\ & (((\regs[15][13]~q\)) # (!\RT[1]~input_o\))) # (!\Mux50~17_combout\ & (\RT[1]~input_o\ & (\regs[14][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][13]~q\,
	datad => \regs[15][13]~q\,
	combout => \Mux50~18_combout\);

-- Location: LCCOMB_X23_Y15_N6
\Mux50~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~19_combout\ = (\Mux50~16_combout\ & (((\Mux50~18_combout\) # (!\RT[2]~input_o\)))) # (!\Mux50~16_combout\ & (\Mux50~11_combout\ & (\RT[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~11_combout\,
	datab => \Mux50~16_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux50~18_combout\,
	combout => \Mux50~19_combout\);

-- Location: LCCOMB_X23_Y15_N24
\Mux50~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~20_combout\ = (\RT[4]~input_o\ & (\Mux50~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux50~9_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux50~19_combout\,
	combout => \Mux50~20_combout\);

-- Location: LCCOMB_X14_Y11_N8
\Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = (\RT[3]~input_o\ & ((\regs[26][14]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[18][14]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[26][14]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][14]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux49~0_combout\);

-- Location: LCCOMB_X16_Y15_N6
\Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~1_combout\ = (\RT[2]~input_o\ & ((\Mux49~0_combout\ & ((\regs[30][14]~q\))) # (!\Mux49~0_combout\ & (\regs[22][14]~q\)))) # (!\RT[2]~input_o\ & (((\Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[22][14]~q\,
	datac => \regs[30][14]~q\,
	datad => \Mux49~0_combout\,
	combout => \Mux49~1_combout\);

-- Location: LCCOMB_X23_Y11_N14
\Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][14]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][14]~q\,
	datad => \regs[24][14]~q\,
	combout => \Mux49~4_combout\);

-- Location: LCCOMB_X19_Y11_N12
\Mux49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~5_combout\ = (\RT[2]~input_o\ & ((\Mux49~4_combout\ & ((\regs[28][14]~q\))) # (!\Mux49~4_combout\ & (\regs[20][14]~q\)))) # (!\RT[2]~input_o\ & (((\Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[20][14]~q\,
	datac => \regs[28][14]~q\,
	datad => \Mux49~4_combout\,
	combout => \Mux49~5_combout\);

-- Location: LCCOMB_X18_Y15_N18
\Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[21][14]~q\)) # (!\RT[2]~input_o\ & ((\regs[17][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][14]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[17][14]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux49~2_combout\);

-- Location: LCCOMB_X14_Y15_N12
\Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~3_combout\ = (\RT[3]~input_o\ & ((\Mux49~2_combout\ & (\regs[29][14]~q\)) # (!\Mux49~2_combout\ & ((\regs[25][14]~q\))))) # (!\RT[3]~input_o\ & (\Mux49~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux49~2_combout\,
	datac => \regs[29][14]~q\,
	datad => \regs[25][14]~q\,
	combout => \Mux49~3_combout\);

-- Location: LCCOMB_X18_Y18_N2
\Mux49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~6_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\Mux49~3_combout\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\Mux49~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \Mux49~5_combout\,
	datad => \Mux49~3_combout\,
	combout => \Mux49~6_combout\);

-- Location: LCCOMB_X21_Y18_N22
\Mux49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][14]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][14]~q\,
	datad => \regs[23][14]~q\,
	combout => \Mux49~7_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Mux49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~8_combout\ = (\RT[3]~input_o\ & ((\Mux49~7_combout\ & ((\regs[31][14]~q\))) # (!\Mux49~7_combout\ & (\regs[27][14]~q\)))) # (!\RT[3]~input_o\ & (((\Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][14]~q\,
	datac => \regs[31][14]~q\,
	datad => \Mux49~7_combout\,
	combout => \Mux49~8_combout\);

-- Location: LCCOMB_X18_Y18_N20
\Mux49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~9_combout\ = (\Mux49~6_combout\ & (((\Mux49~8_combout\) # (!\RT[1]~input_o\)))) # (!\Mux49~6_combout\ & (\Mux49~1_combout\ & (\RT[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux49~1_combout\,
	datab => \Mux49~6_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux49~8_combout\,
	combout => \Mux49~9_combout\);

-- Location: LCCOMB_X13_Y12_N2
\Mux49~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~17_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[14][14]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[12][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][14]~q\,
	datad => \regs[14][14]~q\,
	combout => \Mux49~17_combout\);

-- Location: LCCOMB_X13_Y12_N8
\Mux49~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~18_combout\ = (\RT[0]~input_o\ & ((\Mux49~17_combout\ & (\regs[15][14]~q\)) # (!\Mux49~17_combout\ & ((\regs[13][14]~q\))))) # (!\RT[0]~input_o\ & (((\Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][14]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][14]~q\,
	datad => \Mux49~17_combout\,
	combout => \Mux49~18_combout\);

-- Location: LCCOMB_X18_Y11_N14
\Mux49~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[9][14]~q\))) # (!\RT[0]~input_o\ & (\regs[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][14]~q\,
	datad => \regs[9][14]~q\,
	combout => \Mux49~10_combout\);

-- Location: LCCOMB_X17_Y14_N30
\Mux49~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~11_combout\ = (\RT[1]~input_o\ & ((\Mux49~10_combout\ & (\regs[11][14]~q\)) # (!\Mux49~10_combout\ & ((\regs[10][14]~q\))))) # (!\RT[1]~input_o\ & (\Mux49~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux49~10_combout\,
	datac => \regs[11][14]~q\,
	datad => \regs[10][14]~q\,
	combout => \Mux49~11_combout\);

-- Location: LCCOMB_X23_Y16_N4
\Mux49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~14_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[1][14]~q\)) # (!\RT[0]~input_o\ & ((\regs[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][14]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][14]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux49~14_combout\);

-- Location: LCCOMB_X22_Y16_N26
\Mux49~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~15_combout\ = (\RT[1]~input_o\ & ((\Mux49~14_combout\ & ((\regs[3][14]~q\))) # (!\Mux49~14_combout\ & (\regs[2][14]~q\)))) # (!\RT[1]~input_o\ & (((\Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[2][14]~q\,
	datac => \regs[3][14]~q\,
	datad => \Mux49~14_combout\,
	combout => \Mux49~15_combout\);

-- Location: LCCOMB_X14_Y20_N6
\Mux49~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][14]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][14]~q\,
	datad => \regs[6][14]~q\,
	combout => \Mux49~12_combout\);

-- Location: LCCOMB_X13_Y20_N8
\Mux49~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~13_combout\ = (\RT[0]~input_o\ & ((\Mux49~12_combout\ & ((\regs[7][14]~q\))) # (!\Mux49~12_combout\ & (\regs[5][14]~q\)))) # (!\RT[0]~input_o\ & (((\Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[5][14]~q\,
	datac => \regs[7][14]~q\,
	datad => \Mux49~12_combout\,
	combout => \Mux49~13_combout\);

-- Location: LCCOMB_X18_Y18_N14
\Mux49~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~16_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\Mux49~13_combout\))) # (!\RT[2]~input_o\ & (\Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \Mux49~15_combout\,
	datad => \Mux49~13_combout\,
	combout => \Mux49~16_combout\);

-- Location: LCCOMB_X18_Y18_N0
\Mux49~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~19_combout\ = (\Mux49~16_combout\ & ((\Mux49~18_combout\) # ((!\RT[3]~input_o\)))) # (!\Mux49~16_combout\ & (((\Mux49~11_combout\ & \RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux49~18_combout\,
	datab => \Mux49~11_combout\,
	datac => \Mux49~16_combout\,
	datad => \RT[3]~input_o\,
	combout => \Mux49~19_combout\);

-- Location: LCCOMB_X18_Y18_N18
\Mux49~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~20_combout\ = (\RT[4]~input_o\ & (\Mux49~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux49~9_combout\,
	datab => \RT[4]~input_o\,
	datad => \Mux49~19_combout\,
	combout => \Mux49~20_combout\);

-- Location: LCCOMB_X13_Y12_N16
\Mux48~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~17_combout\ = (\RT[0]~input_o\ & ((\regs[13][15]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[12][15]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][15]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][15]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux48~17_combout\);

-- Location: LCCOMB_X14_Y12_N4
\Mux48~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~18_combout\ = (\RT[1]~input_o\ & ((\Mux48~17_combout\ & (\regs[15][15]~q\)) # (!\Mux48~17_combout\ & ((\regs[14][15]~q\))))) # (!\RT[1]~input_o\ & (((\Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][15]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][15]~q\,
	datad => \Mux48~17_combout\,
	combout => \Mux48~18_combout\);

-- Location: LCCOMB_X14_Y20_N2
\Mux48~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[5][15]~q\))) # (!\RT[0]~input_o\ & (\regs[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][15]~q\,
	datad => \regs[5][15]~q\,
	combout => \Mux48~10_combout\);

-- Location: LCCOMB_X21_Y20_N22
\Mux48~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~11_combout\ = (\Mux48~10_combout\ & (((\regs[7][15]~q\) # (!\RT[1]~input_o\)))) # (!\Mux48~10_combout\ & (\regs[6][15]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[6][15]~q\,
	datab => \Mux48~10_combout\,
	datac => \regs[7][15]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux48~11_combout\);

-- Location: LCCOMB_X23_Y16_N24
\Mux48~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~14_combout\ = (\RT[1]~input_o\ & ((\regs[2][15]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[0][15]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[2][15]~q\,
	datac => \regs[0][15]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux48~14_combout\);

-- Location: LCCOMB_X22_Y16_N30
\Mux48~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~15_combout\ = (\RT[0]~input_o\ & ((\Mux48~14_combout\ & ((\regs[3][15]~q\))) # (!\Mux48~14_combout\ & (\regs[1][15]~q\)))) # (!\RT[0]~input_o\ & (((\Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][15]~q\,
	datac => \regs[3][15]~q\,
	datad => \Mux48~14_combout\,
	combout => \Mux48~15_combout\);

-- Location: LCCOMB_X18_Y11_N10
\Mux48~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[10][15]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[8][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][15]~q\,
	datad => \regs[10][15]~q\,
	combout => \Mux48~12_combout\);

-- Location: LCCOMB_X21_Y11_N24
\Mux48~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~13_combout\ = (\Mux48~12_combout\ & (((\regs[11][15]~q\) # (!\RT[0]~input_o\)))) # (!\Mux48~12_combout\ & (\regs[9][15]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~12_combout\,
	datab => \regs[9][15]~q\,
	datac => \regs[11][15]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux48~13_combout\);

-- Location: LCCOMB_X18_Y18_N12
\Mux48~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~16_combout\ = (\RT[3]~input_o\ & (((\Mux48~13_combout\) # (\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (\Mux48~15_combout\ & ((!\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux48~15_combout\,
	datac => \Mux48~13_combout\,
	datad => \RT[2]~input_o\,
	combout => \Mux48~16_combout\);

-- Location: LCCOMB_X18_Y18_N22
\Mux48~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~19_combout\ = (\RT[2]~input_o\ & ((\Mux48~16_combout\ & (\Mux48~18_combout\)) # (!\Mux48~16_combout\ & ((\Mux48~11_combout\))))) # (!\RT[2]~input_o\ & (((\Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~18_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux48~11_combout\,
	datad => \Mux48~16_combout\,
	combout => \Mux48~19_combout\);

-- Location: LCCOMB_X21_Y18_N2
\Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~7_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[27][15]~q\)) # (!\RT[3]~input_o\ & ((\regs[19][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[27][15]~q\,
	datac => \regs[19][15]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux48~7_combout\);

-- Location: LCCOMB_X24_Y16_N28
\Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~8_combout\ = (\Mux48~7_combout\ & (((\regs[31][15]~q\)) # (!\RT[2]~input_o\))) # (!\Mux48~7_combout\ & (\RT[2]~input_o\ & ((\regs[23][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~7_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[31][15]~q\,
	datad => \regs[23][15]~q\,
	combout => \Mux48~8_combout\);

-- Location: LCCOMB_X18_Y15_N14
\Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = (\RT[3]~input_o\ & ((\regs[25][15]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[17][15]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][15]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[17][15]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux48~0_combout\);

-- Location: LCCOMB_X19_Y15_N30
\Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~1_combout\ = (\Mux48~0_combout\ & (((\regs[29][15]~q\)) # (!\RT[2]~input_o\))) # (!\Mux48~0_combout\ & (\RT[2]~input_o\ & ((\regs[21][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux48~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][15]~q\,
	datad => \regs[21][15]~q\,
	combout => \Mux48~1_combout\);

-- Location: LCCOMB_X14_Y11_N28
\Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[22][15]~q\))) # (!\RT[2]~input_o\ & (\regs[18][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][15]~q\,
	datad => \regs[22][15]~q\,
	combout => \Mux48~2_combout\);

-- Location: LCCOMB_X13_Y11_N0
\Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~3_combout\ = (\RT[3]~input_o\ & ((\Mux48~2_combout\ & ((\regs[30][15]~q\))) # (!\Mux48~2_combout\ & (\regs[26][15]~q\)))) # (!\RT[3]~input_o\ & (((\Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][15]~q\,
	datac => \regs[30][15]~q\,
	datad => \Mux48~2_combout\,
	combout => \Mux48~3_combout\);

-- Location: LCCOMB_X23_Y11_N18
\Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][15]~q\))) # (!\RT[2]~input_o\ & (\regs[16][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][15]~q\,
	datad => \regs[20][15]~q\,
	combout => \Mux48~4_combout\);

-- Location: LCCOMB_X19_Y11_N30
\Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~5_combout\ = (\RT[3]~input_o\ & ((\Mux48~4_combout\ & ((\regs[28][15]~q\))) # (!\Mux48~4_combout\ & (\regs[24][15]~q\)))) # (!\RT[3]~input_o\ & (((\Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][15]~q\,
	datac => \regs[28][15]~q\,
	datad => \Mux48~4_combout\,
	combout => \Mux48~5_combout\);

-- Location: LCCOMB_X17_Y20_N8
\Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~6_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\Mux48~3_combout\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & ((\Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \Mux48~3_combout\,
	datad => \Mux48~5_combout\,
	combout => \Mux48~6_combout\);

-- Location: LCCOMB_X17_Y20_N26
\Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~9_combout\ = (\RT[0]~input_o\ & ((\Mux48~6_combout\ & (\Mux48~8_combout\)) # (!\Mux48~6_combout\ & ((\Mux48~1_combout\))))) # (!\RT[0]~input_o\ & (((\Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux48~8_combout\,
	datac => \Mux48~1_combout\,
	datad => \Mux48~6_combout\,
	combout => \Mux48~9_combout\);

-- Location: LCCOMB_X18_Y18_N8
\Mux48~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~20_combout\ = (\RT[4]~input_o\ & ((\Mux48~9_combout\))) # (!\RT[4]~input_o\ & (\Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RT[4]~input_o\,
	datac => \Mux48~19_combout\,
	datad => \Mux48~9_combout\,
	combout => \Mux48~20_combout\);

-- Location: LCCOMB_X18_Y13_N26
\Mux47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[9][16]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][16]~q\,
	datad => \regs[9][16]~q\,
	combout => \Mux47~10_combout\);

-- Location: LCCOMB_X19_Y16_N8
\Mux47~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~11_combout\ = (\Mux47~10_combout\ & (((\regs[11][16]~q\) # (!\RT[1]~input_o\)))) # (!\Mux47~10_combout\ & (\regs[10][16]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[10][16]~q\,
	datab => \Mux47~10_combout\,
	datac => \regs[11][16]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux47~11_combout\);

-- Location: LCCOMB_X17_Y9_N22
\Mux47~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~17_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[14][16]~q\))) # (!\RT[1]~input_o\ & (\regs[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][16]~q\,
	datad => \regs[14][16]~q\,
	combout => \Mux47~17_combout\);

-- Location: LCCOMB_X24_Y15_N16
\Mux47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~18_combout\ = (\Mux47~17_combout\ & (((\regs[15][16]~q\)) # (!\RT[0]~input_o\))) # (!\Mux47~17_combout\ & (\RT[0]~input_o\ & (\regs[13][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~17_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][16]~q\,
	datad => \regs[15][16]~q\,
	combout => \Mux47~18_combout\);

-- Location: LCCOMB_X14_Y20_N22
\Mux47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][16]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][16]~q\,
	datad => \regs[6][16]~q\,
	combout => \Mux47~12_combout\);

-- Location: LCCOMB_X13_Y20_N26
\Mux47~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~13_combout\ = (\RT[0]~input_o\ & ((\Mux47~12_combout\ & (\regs[7][16]~q\)) # (!\Mux47~12_combout\ & ((\regs[5][16]~q\))))) # (!\RT[0]~input_o\ & (\Mux47~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux47~12_combout\,
	datac => \regs[7][16]~q\,
	datad => \regs[5][16]~q\,
	combout => \Mux47~13_combout\);

-- Location: LCCOMB_X23_Y13_N18
\Mux47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~14_combout\ = (\RT[0]~input_o\ & ((\regs[1][16]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[0][16]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][16]~q\,
	datac => \regs[0][16]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux47~14_combout\);

-- Location: LCCOMB_X19_Y19_N20
\Mux47~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~15_combout\ = (\Mux47~14_combout\ & (((\regs[3][16]~q\)) # (!\RT[1]~input_o\))) # (!\Mux47~14_combout\ & (\RT[1]~input_o\ & ((\regs[2][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~14_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][16]~q\,
	datad => \regs[2][16]~q\,
	combout => \Mux47~15_combout\);

-- Location: LCCOMB_X19_Y19_N24
\Mux47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~16_combout\ = (\RT[2]~input_o\ & ((\Mux47~13_combout\) # ((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (((!\RT[3]~input_o\ & \Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~13_combout\,
	datab => \RT[2]~input_o\,
	datac => \RT[3]~input_o\,
	datad => \Mux47~15_combout\,
	combout => \Mux47~16_combout\);

-- Location: LCCOMB_X19_Y19_N18
\Mux47~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~19_combout\ = (\RT[3]~input_o\ & ((\Mux47~16_combout\ & ((\Mux47~18_combout\))) # (!\Mux47~16_combout\ & (\Mux47~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~11_combout\,
	datab => \Mux47~18_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux47~16_combout\,
	combout => \Mux47~19_combout\);

-- Location: LCCOMB_X16_Y14_N2
\Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][16]~q\))) # (!\RT[3]~input_o\ & (\regs[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][16]~q\,
	datad => \regs[26][16]~q\,
	combout => \Mux47~0_combout\);

-- Location: LCCOMB_X16_Y15_N10
\Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~1_combout\ = (\RT[2]~input_o\ & ((\Mux47~0_combout\ & ((\regs[30][16]~q\))) # (!\Mux47~0_combout\ & (\regs[22][16]~q\)))) # (!\RT[2]~input_o\ & (((\Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[22][16]~q\,
	datac => \regs[30][16]~q\,
	datad => \Mux47~0_combout\,
	combout => \Mux47~1_combout\);

-- Location: LCCOMB_X21_Y18_N12
\Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][16]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][16]~q\,
	datad => \regs[23][16]~q\,
	combout => \Mux47~7_combout\);

-- Location: LCCOMB_X21_Y19_N26
\Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~8_combout\ = (\RT[3]~input_o\ & ((\Mux47~7_combout\ & (\regs[31][16]~q\)) # (!\Mux47~7_combout\ & ((\regs[27][16]~q\))))) # (!\RT[3]~input_o\ & (\Mux47~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux47~7_combout\,
	datac => \regs[31][16]~q\,
	datad => \regs[27][16]~q\,
	combout => \Mux47~8_combout\);

-- Location: LCCOMB_X18_Y15_N26
\Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[21][16]~q\)) # (!\RT[2]~input_o\ & ((\regs[17][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][16]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[17][16]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux47~2_combout\);

-- Location: LCCOMB_X17_Y19_N16
\Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~3_combout\ = (\RT[3]~input_o\ & ((\Mux47~2_combout\ & (\regs[29][16]~q\)) # (!\Mux47~2_combout\ & ((\regs[25][16]~q\))))) # (!\RT[3]~input_o\ & (\Mux47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux47~2_combout\,
	datac => \regs[29][16]~q\,
	datad => \regs[25][16]~q\,
	combout => \Mux47~3_combout\);

-- Location: LCCOMB_X23_Y11_N22
\Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][16]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][16]~q\,
	datad => \regs[24][16]~q\,
	combout => \Mux47~4_combout\);

-- Location: LCCOMB_X19_Y11_N16
\Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~5_combout\ = (\RT[2]~input_o\ & ((\Mux47~4_combout\ & (\regs[28][16]~q\)) # (!\Mux47~4_combout\ & ((\regs[20][16]~q\))))) # (!\RT[2]~input_o\ & (\Mux47~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux47~4_combout\,
	datac => \regs[28][16]~q\,
	datad => \regs[20][16]~q\,
	combout => \Mux47~5_combout\);

-- Location: LCCOMB_X19_Y19_N12
\Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~6_combout\ = (\RT[0]~input_o\ & ((\Mux47~3_combout\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((!\RT[1]~input_o\ & \Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~3_combout\,
	datab => \RT[0]~input_o\,
	datac => \RT[1]~input_o\,
	datad => \Mux47~5_combout\,
	combout => \Mux47~6_combout\);

-- Location: LCCOMB_X19_Y19_N6
\Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~9_combout\ = (\RT[1]~input_o\ & ((\Mux47~6_combout\ & ((\Mux47~8_combout\))) # (!\Mux47~6_combout\ & (\Mux47~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux47~1_combout\,
	datab => \Mux47~8_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux47~6_combout\,
	combout => \Mux47~9_combout\);

-- Location: LCCOMB_X19_Y19_N28
\Mux47~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~20_combout\ = (\RT[4]~input_o\ & ((\Mux47~9_combout\))) # (!\RT[4]~input_o\ & (\Mux47~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[4]~input_o\,
	datab => \Mux47~19_combout\,
	datad => \Mux47~9_combout\,
	combout => \Mux47~20_combout\);

-- Location: LCCOMB_X12_Y15_N18
\Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = (\RT[3]~input_o\ & ((\regs[25][17]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[17][17]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[25][17]~q\,
	datac => \regs[17][17]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux46~0_combout\);

-- Location: LCCOMB_X18_Y21_N18
\Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~1_combout\ = (\Mux46~0_combout\ & (((\regs[29][17]~q\)) # (!\RT[2]~input_o\))) # (!\Mux46~0_combout\ & (\RT[2]~input_o\ & ((\regs[21][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][17]~q\,
	datad => \regs[21][17]~q\,
	combout => \Mux46~1_combout\);

-- Location: LCCOMB_X21_Y17_N30
\Mux46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~7_combout\ = (\RT[3]~input_o\ & ((\regs[27][17]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[19][17]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][17]~q\,
	datac => \regs[19][17]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux46~7_combout\);

-- Location: LCCOMB_X18_Y18_N24
\Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~8_combout\ = (\RT[2]~input_o\ & ((\Mux46~7_combout\ & ((\regs[31][17]~q\))) # (!\Mux46~7_combout\ & (\regs[23][17]~q\)))) # (!\RT[2]~input_o\ & (((\Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[23][17]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[31][17]~q\,
	datad => \Mux46~7_combout\,
	combout => \Mux46~8_combout\);

-- Location: LCCOMB_X19_Y12_N30
\Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][17]~q\))) # (!\RT[2]~input_o\ & (\regs[16][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][17]~q\,
	datad => \regs[20][17]~q\,
	combout => \Mux46~4_combout\);

-- Location: LCCOMB_X23_Y15_N30
\Mux46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~5_combout\ = (\RT[3]~input_o\ & ((\Mux46~4_combout\ & (\regs[28][17]~q\)) # (!\Mux46~4_combout\ & ((\regs[24][17]~q\))))) # (!\RT[3]~input_o\ & (\Mux46~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux46~4_combout\,
	datac => \regs[28][17]~q\,
	datad => \regs[24][17]~q\,
	combout => \Mux46~5_combout\);

-- Location: LCCOMB_X14_Y16_N10
\Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[22][17]~q\))) # (!\RT[2]~input_o\ & (\regs[18][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[18][17]~q\,
	datad => \regs[22][17]~q\,
	combout => \Mux46~2_combout\);

-- Location: LCCOMB_X16_Y16_N22
\Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~3_combout\ = (\RT[3]~input_o\ & ((\Mux46~2_combout\ & (\regs[30][17]~q\)) # (!\Mux46~2_combout\ & ((\regs[26][17]~q\))))) # (!\RT[3]~input_o\ & (\Mux46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux46~2_combout\,
	datac => \regs[30][17]~q\,
	datad => \regs[26][17]~q\,
	combout => \Mux46~3_combout\);

-- Location: LCCOMB_X18_Y21_N24
\Mux46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~6_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\Mux46~3_combout\))) # (!\RT[1]~input_o\ & (\Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \Mux46~5_combout\,
	datad => \Mux46~3_combout\,
	combout => \Mux46~6_combout\);

-- Location: LCCOMB_X18_Y21_N10
\Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~9_combout\ = (\RT[0]~input_o\ & ((\Mux46~6_combout\ & ((\Mux46~8_combout\))) # (!\Mux46~6_combout\ & (\Mux46~1_combout\)))) # (!\RT[0]~input_o\ & (((\Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~1_combout\,
	datab => \Mux46~8_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux46~6_combout\,
	combout => \Mux46~9_combout\);

-- Location: LCCOMB_X22_Y18_N14
\Mux46~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~17_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[13][17]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[12][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[12][17]~q\,
	datad => \regs[13][17]~q\,
	combout => \Mux46~17_combout\);

-- Location: LCCOMB_X23_Y18_N12
\Mux46~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~18_combout\ = (\RT[1]~input_o\ & ((\Mux46~17_combout\ & (\regs[15][17]~q\)) # (!\Mux46~17_combout\ & ((\regs[14][17]~q\))))) # (!\RT[1]~input_o\ & (((\Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][17]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][17]~q\,
	datad => \Mux46~17_combout\,
	combout => \Mux46~18_combout\);

-- Location: LCCOMB_X12_Y17_N30
\Mux46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][17]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][17]~q\,
	datad => \regs[5][17]~q\,
	combout => \Mux46~10_combout\);

-- Location: LCCOMB_X11_Y17_N22
\Mux46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~11_combout\ = (\RT[1]~input_o\ & ((\Mux46~10_combout\ & ((\regs[7][17]~q\))) # (!\Mux46~10_combout\ & (\regs[6][17]~q\)))) # (!\RT[1]~input_o\ & (((\Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[6][17]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[7][17]~q\,
	datad => \Mux46~10_combout\,
	combout => \Mux46~11_combout\);

-- Location: LCCOMB_X25_Y14_N10
\Mux46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[10][17]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[8][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][17]~q\,
	datad => \regs[10][17]~q\,
	combout => \Mux46~12_combout\);

-- Location: LCCOMB_X17_Y14_N26
\Mux46~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~13_combout\ = (\Mux46~12_combout\ & (((\regs[11][17]~q\) # (!\RT[0]~input_o\)))) # (!\Mux46~12_combout\ & (\regs[9][17]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~12_combout\,
	datab => \regs[9][17]~q\,
	datac => \regs[11][17]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux46~13_combout\);

-- Location: LCCOMB_X23_Y14_N30
\Mux46~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~14_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[2][17]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[0][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][17]~q\,
	datad => \regs[2][17]~q\,
	combout => \Mux46~14_combout\);

-- Location: LCCOMB_X24_Y17_N30
\Mux46~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~15_combout\ = (\RT[0]~input_o\ & ((\Mux46~14_combout\ & ((\regs[3][17]~q\))) # (!\Mux46~14_combout\ & (\regs[1][17]~q\)))) # (!\RT[0]~input_o\ & (((\Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][17]~q\,
	datac => \regs[3][17]~q\,
	datad => \Mux46~14_combout\,
	combout => \Mux46~15_combout\);

-- Location: LCCOMB_X18_Y22_N0
\Mux46~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~16_combout\ = (\RT[3]~input_o\ & ((\Mux46~13_combout\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\Mux46~15_combout\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux46~13_combout\,
	datac => \Mux46~15_combout\,
	datad => \RT[2]~input_o\,
	combout => \Mux46~16_combout\);

-- Location: LCCOMB_X18_Y22_N2
\Mux46~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~19_combout\ = (\RT[2]~input_o\ & ((\Mux46~16_combout\ & (\Mux46~18_combout\)) # (!\Mux46~16_combout\ & ((\Mux46~11_combout\))))) # (!\RT[2]~input_o\ & (((\Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux46~18_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux46~11_combout\,
	datad => \Mux46~16_combout\,
	combout => \Mux46~19_combout\);

-- Location: LCCOMB_X18_Y22_N20
\Mux46~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~20_combout\ = (\RT[4]~input_o\ & (\Mux46~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux46~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux46~9_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux46~19_combout\,
	combout => \Mux46~20_combout\);

-- Location: LCCOMB_X14_Y11_N16
\Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = (\RT[3]~input_o\ & ((\regs[26][18]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[18][18]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][18]~q\,
	datac => \regs[18][18]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux45~0_combout\);

-- Location: LCCOMB_X12_Y16_N26
\Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~1_combout\ = (\RT[2]~input_o\ & ((\Mux45~0_combout\ & ((\regs[30][18]~q\))) # (!\Mux45~0_combout\ & (\regs[22][18]~q\)))) # (!\RT[2]~input_o\ & (((\Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[22][18]~q\,
	datac => \regs[30][18]~q\,
	datad => \Mux45~0_combout\,
	combout => \Mux45~1_combout\);

-- Location: LCCOMB_X21_Y18_N8
\Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~7_combout\ = (\RT[2]~input_o\ & ((\regs[23][18]~q\) # ((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (((\regs[19][18]~q\ & !\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[23][18]~q\,
	datac => \regs[19][18]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux45~7_combout\);

-- Location: LCCOMB_X21_Y19_N4
\Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~8_combout\ = (\RT[3]~input_o\ & ((\Mux45~7_combout\ & (\regs[31][18]~q\)) # (!\Mux45~7_combout\ & ((\regs[27][18]~q\))))) # (!\RT[3]~input_o\ & (\Mux45~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux45~7_combout\,
	datac => \regs[31][18]~q\,
	datad => \regs[27][18]~q\,
	combout => \Mux45~8_combout\);

-- Location: LCCOMB_X18_Y12_N20
\Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][18]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][18]~q\,
	datad => \regs[24][18]~q\,
	combout => \Mux45~4_combout\);

-- Location: LCCOMB_X17_Y13_N12
\Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~5_combout\ = (\RT[2]~input_o\ & ((\Mux45~4_combout\ & (\regs[28][18]~q\)) # (!\Mux45~4_combout\ & ((\regs[20][18]~q\))))) # (!\RT[2]~input_o\ & (\Mux45~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux45~4_combout\,
	datac => \regs[28][18]~q\,
	datad => \regs[20][18]~q\,
	combout => \Mux45~5_combout\);

-- Location: LCCOMB_X16_Y19_N6
\Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][18]~q\))) # (!\RT[2]~input_o\ & (\regs[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][18]~q\,
	datad => \regs[21][18]~q\,
	combout => \Mux45~2_combout\);

-- Location: LCCOMB_X12_Y12_N30
\Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~3_combout\ = (\RT[3]~input_o\ & ((\Mux45~2_combout\ & (\regs[29][18]~q\)) # (!\Mux45~2_combout\ & ((\regs[25][18]~q\))))) # (!\RT[3]~input_o\ & (\Mux45~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux45~2_combout\,
	datac => \regs[29][18]~q\,
	datad => \regs[25][18]~q\,
	combout => \Mux45~3_combout\);

-- Location: LCCOMB_X12_Y16_N28
\Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~6_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\) # (\Mux45~3_combout\)))) # (!\RT[0]~input_o\ & (\Mux45~5_combout\ & (!\RT[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux45~5_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux45~3_combout\,
	combout => \Mux45~6_combout\);

-- Location: LCCOMB_X12_Y16_N30
\Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~9_combout\ = (\RT[1]~input_o\ & ((\Mux45~6_combout\ & ((\Mux45~8_combout\))) # (!\Mux45~6_combout\ & (\Mux45~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~1_combout\,
	datab => \RT[1]~input_o\,
	datac => \Mux45~8_combout\,
	datad => \Mux45~6_combout\,
	combout => \Mux45~9_combout\);

-- Location: LCCOMB_X23_Y16_N28
\Mux45~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~14_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[1][18]~q\)) # (!\RT[0]~input_o\ & ((\regs[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][18]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][18]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux45~14_combout\);

-- Location: LCCOMB_X22_Y16_N20
\Mux45~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~15_combout\ = (\RT[1]~input_o\ & ((\Mux45~14_combout\ & (\regs[3][18]~q\)) # (!\Mux45~14_combout\ & ((\regs[2][18]~q\))))) # (!\RT[1]~input_o\ & (\Mux45~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux45~14_combout\,
	datac => \regs[3][18]~q\,
	datad => \regs[2][18]~q\,
	combout => \Mux45~15_combout\);

-- Location: LCCOMB_X14_Y20_N10
\Mux45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][18]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][18]~q\,
	datad => \regs[6][18]~q\,
	combout => \Mux45~12_combout\);

-- Location: LCCOMB_X16_Y20_N24
\Mux45~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~13_combout\ = (\RT[0]~input_o\ & ((\Mux45~12_combout\ & ((\regs[7][18]~q\))) # (!\Mux45~12_combout\ & (\regs[5][18]~q\)))) # (!\RT[0]~input_o\ & (((\Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[5][18]~q\,
	datac => \regs[7][18]~q\,
	datad => \Mux45~12_combout\,
	combout => \Mux45~13_combout\);

-- Location: LCCOMB_X12_Y16_N0
\Mux45~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~16_combout\ = (\RT[2]~input_o\ & (((\Mux45~13_combout\) # (\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (\Mux45~15_combout\ & ((!\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux45~15_combout\,
	datac => \Mux45~13_combout\,
	datad => \RT[3]~input_o\,
	combout => \Mux45~16_combout\);

-- Location: LCCOMB_X13_Y12_N20
\Mux45~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~17_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[14][18]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[12][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][18]~q\,
	datad => \regs[14][18]~q\,
	combout => \Mux45~17_combout\);

-- Location: LCCOMB_X13_Y12_N26
\Mux45~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~18_combout\ = (\RT[0]~input_o\ & ((\Mux45~17_combout\ & (\regs[15][18]~q\)) # (!\Mux45~17_combout\ & ((\regs[13][18]~q\))))) # (!\RT[0]~input_o\ & (((\Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[15][18]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][18]~q\,
	datad => \Mux45~17_combout\,
	combout => \Mux45~18_combout\);

-- Location: LCCOMB_X18_Y13_N30
\Mux45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[9][18]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[8][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][18]~q\,
	datad => \regs[9][18]~q\,
	combout => \Mux45~10_combout\);

-- Location: LCCOMB_X18_Y16_N16
\Mux45~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~11_combout\ = (\Mux45~10_combout\ & (((\regs[11][18]~q\) # (!\RT[1]~input_o\)))) # (!\Mux45~10_combout\ & (\regs[10][18]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[10][18]~q\,
	datab => \Mux45~10_combout\,
	datac => \regs[11][18]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux45~11_combout\);

-- Location: LCCOMB_X12_Y16_N10
\Mux45~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~19_combout\ = (\RT[3]~input_o\ & ((\Mux45~16_combout\ & (\Mux45~18_combout\)) # (!\Mux45~16_combout\ & ((\Mux45~11_combout\))))) # (!\RT[3]~input_o\ & (\Mux45~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux45~16_combout\,
	datac => \Mux45~18_combout\,
	datad => \Mux45~11_combout\,
	combout => \Mux45~19_combout\);

-- Location: LCCOMB_X12_Y16_N20
\Mux45~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~20_combout\ = (\RT[4]~input_o\ & (\Mux45~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux45~9_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux45~19_combout\,
	combout => \Mux45~20_combout\);

-- Location: LCCOMB_X23_Y16_N16
\Mux44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~14_combout\ = (\RT[1]~input_o\ & ((\regs[2][19]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[0][19]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][19]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][19]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux44~14_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Mux44~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~15_combout\ = (\RT[0]~input_o\ & ((\Mux44~14_combout\ & ((\regs[3][19]~q\))) # (!\Mux44~14_combout\ & (\regs[1][19]~q\)))) # (!\RT[0]~input_o\ & (((\Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][19]~q\,
	datac => \regs[3][19]~q\,
	datad => \Mux44~14_combout\,
	combout => \Mux44~15_combout\);

-- Location: LCCOMB_X19_Y14_N30
\Mux44~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[10][19]~q\))) # (!\RT[1]~input_o\ & (\regs[8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][19]~q\,
	datad => \regs[10][19]~q\,
	combout => \Mux44~12_combout\);

-- Location: LCCOMB_X26_Y14_N30
\Mux44~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~13_combout\ = (\Mux44~12_combout\ & (((\regs[11][19]~q\)) # (!\RT[0]~input_o\))) # (!\Mux44~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][19]~q\,
	datad => \regs[9][19]~q\,
	combout => \Mux44~13_combout\);

-- Location: LCCOMB_X22_Y15_N26
\Mux44~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\Mux44~13_combout\))) # (!\RT[3]~input_o\ & (\Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~15_combout\,
	datab => \RT[2]~input_o\,
	datac => \RT[3]~input_o\,
	datad => \Mux44~13_combout\,
	combout => \Mux44~16_combout\);

-- Location: LCCOMB_X18_Y20_N26
\Mux44~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][19]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][19]~q\,
	datad => \regs[5][19]~q\,
	combout => \Mux44~10_combout\);

-- Location: LCCOMB_X17_Y17_N2
\Mux44~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~11_combout\ = (\RT[1]~input_o\ & ((\Mux44~10_combout\ & ((\regs[7][19]~q\))) # (!\Mux44~10_combout\ & (\regs[6][19]~q\)))) # (!\RT[1]~input_o\ & (((\Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][19]~q\,
	datac => \regs[7][19]~q\,
	datad => \Mux44~10_combout\,
	combout => \Mux44~11_combout\);

-- Location: LCCOMB_X13_Y12_N24
\Mux44~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~17_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[13][19]~q\))) # (!\RT[0]~input_o\ & (\regs[12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][19]~q\,
	datad => \regs[13][19]~q\,
	combout => \Mux44~17_combout\);

-- Location: LCCOMB_X14_Y12_N14
\Mux44~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~18_combout\ = (\Mux44~17_combout\ & (((\regs[15][19]~q\)) # (!\RT[1]~input_o\))) # (!\Mux44~17_combout\ & (\RT[1]~input_o\ & (\regs[14][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][19]~q\,
	datad => \regs[15][19]~q\,
	combout => \Mux44~18_combout\);

-- Location: LCCOMB_X22_Y15_N12
\Mux44~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~19_combout\ = (\Mux44~16_combout\ & (((\Mux44~18_combout\) # (!\RT[2]~input_o\)))) # (!\Mux44~16_combout\ & (\Mux44~11_combout\ & (\RT[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~16_combout\,
	datab => \Mux44~11_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux44~18_combout\,
	combout => \Mux44~19_combout\);

-- Location: LCCOMB_X18_Y15_N0
\Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = (\RT[3]~input_o\ & ((\regs[25][19]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[17][19]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][19]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[17][19]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux44~0_combout\);

-- Location: LCCOMB_X19_Y15_N24
\Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~1_combout\ = (\Mux44~0_combout\ & (((\regs[29][19]~q\) # (!\RT[2]~input_o\)))) # (!\Mux44~0_combout\ & (\regs[21][19]~q\ & ((\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][19]~q\,
	datab => \Mux44~0_combout\,
	datac => \regs[29][19]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux44~1_combout\);

-- Location: LCCOMB_X12_Y13_N18
\Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[22][19]~q\)) # (!\RT[2]~input_o\ & ((\regs[18][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[22][19]~q\,
	datac => \regs[18][19]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux44~2_combout\);

-- Location: LCCOMB_X12_Y11_N12
\Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~3_combout\ = (\Mux44~2_combout\ & (((\regs[30][19]~q\) # (!\RT[3]~input_o\)))) # (!\Mux44~2_combout\ & (\regs[26][19]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[26][19]~q\,
	datab => \Mux44~2_combout\,
	datac => \regs[30][19]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux44~3_combout\);

-- Location: LCCOMB_X18_Y12_N30
\Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][19]~q\))) # (!\RT[2]~input_o\ & (\regs[16][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][19]~q\,
	datad => \regs[20][19]~q\,
	combout => \Mux44~4_combout\);

-- Location: LCCOMB_X22_Y15_N10
\Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~5_combout\ = (\Mux44~4_combout\ & (((\regs[28][19]~q\)) # (!\RT[3]~input_o\))) # (!\Mux44~4_combout\ & (\RT[3]~input_o\ & ((\regs[24][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~4_combout\,
	datab => \RT[3]~input_o\,
	datac => \regs[28][19]~q\,
	datad => \regs[24][19]~q\,
	combout => \Mux44~5_combout\);

-- Location: LCCOMB_X22_Y15_N14
\Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~6_combout\ = (\RT[1]~input_o\ & ((\Mux44~3_combout\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\Mux44~5_combout\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~3_combout\,
	datab => \RT[1]~input_o\,
	datac => \Mux44~5_combout\,
	datad => \RT[0]~input_o\,
	combout => \Mux44~6_combout\);

-- Location: LCCOMB_X21_Y17_N2
\Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~7_combout\ = (\RT[3]~input_o\ & ((\regs[27][19]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[19][19]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][19]~q\,
	datac => \regs[19][19]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux44~7_combout\);

-- Location: LCCOMB_X22_Y13_N12
\Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~8_combout\ = (\RT[2]~input_o\ & ((\Mux44~7_combout\ & ((\regs[31][19]~q\))) # (!\Mux44~7_combout\ & (\regs[23][19]~q\)))) # (!\RT[2]~input_o\ & (((\Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[23][19]~q\,
	datac => \regs[31][19]~q\,
	datad => \Mux44~7_combout\,
	combout => \Mux44~8_combout\);

-- Location: LCCOMB_X22_Y15_N16
\Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~9_combout\ = (\RT[0]~input_o\ & ((\Mux44~6_combout\ & ((\Mux44~8_combout\))) # (!\Mux44~6_combout\ & (\Mux44~1_combout\)))) # (!\RT[0]~input_o\ & (((\Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux44~1_combout\,
	datac => \Mux44~6_combout\,
	datad => \Mux44~8_combout\,
	combout => \Mux44~9_combout\);

-- Location: LCCOMB_X22_Y15_N30
\Mux44~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~20_combout\ = (\RT[4]~input_o\ & ((\Mux44~9_combout\))) # (!\RT[4]~input_o\ & (\Mux44~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux44~19_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux44~9_combout\,
	combout => \Mux44~20_combout\);

-- Location: LCCOMB_X21_Y14_N24
\Mux43~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~14_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[1][20]~q\)) # (!\RT[0]~input_o\ & ((\regs[0][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][20]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][20]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux43~14_combout\);

-- Location: LCCOMB_X22_Y16_N12
\Mux43~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~15_combout\ = (\RT[1]~input_o\ & ((\Mux43~14_combout\ & (\regs[3][20]~q\)) # (!\Mux43~14_combout\ & ((\regs[2][20]~q\))))) # (!\RT[1]~input_o\ & (\Mux43~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux43~14_combout\,
	datac => \regs[3][20]~q\,
	datad => \regs[2][20]~q\,
	combout => \Mux43~15_combout\);

-- Location: LCCOMB_X12_Y20_N20
\Mux43~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][20]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][20]~q\,
	datad => \regs[6][20]~q\,
	combout => \Mux43~12_combout\);

-- Location: LCCOMB_X13_Y20_N30
\Mux43~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~13_combout\ = (\RT[0]~input_o\ & ((\Mux43~12_combout\ & (\regs[7][20]~q\)) # (!\Mux43~12_combout\ & ((\regs[5][20]~q\))))) # (!\RT[0]~input_o\ & (\Mux43~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux43~12_combout\,
	datac => \regs[7][20]~q\,
	datad => \regs[5][20]~q\,
	combout => \Mux43~13_combout\);

-- Location: LCCOMB_X18_Y19_N26
\Mux43~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\) # (\Mux43~13_combout\)))) # (!\RT[2]~input_o\ & (\Mux43~15_combout\ & (!\RT[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux43~15_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux43~13_combout\,
	combout => \Mux43~16_combout\);

-- Location: LCCOMB_X14_Y21_N18
\Mux43~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~17_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[14][20]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[12][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][20]~q\,
	datad => \regs[14][20]~q\,
	combout => \Mux43~17_combout\);

-- Location: LCCOMB_X13_Y21_N22
\Mux43~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~18_combout\ = (\RT[0]~input_o\ & ((\Mux43~17_combout\ & (\regs[15][20]~q\)) # (!\Mux43~17_combout\ & ((\regs[13][20]~q\))))) # (!\RT[0]~input_o\ & (((\Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[15][20]~q\,
	datac => \regs[13][20]~q\,
	datad => \Mux43~17_combout\,
	combout => \Mux43~18_combout\);

-- Location: LCCOMB_X19_Y14_N24
\Mux43~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[9][20]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][20]~q\,
	datad => \regs[9][20]~q\,
	combout => \Mux43~10_combout\);

-- Location: LCCOMB_X19_Y16_N20
\Mux43~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~11_combout\ = (\RT[1]~input_o\ & ((\Mux43~10_combout\ & ((\regs[11][20]~q\))) # (!\Mux43~10_combout\ & (\regs[10][20]~q\)))) # (!\RT[1]~input_o\ & (((\Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[10][20]~q\,
	datac => \regs[11][20]~q\,
	datad => \Mux43~10_combout\,
	combout => \Mux43~11_combout\);

-- Location: LCCOMB_X18_Y19_N12
\Mux43~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~19_combout\ = (\Mux43~16_combout\ & ((\Mux43~18_combout\) # ((!\RT[3]~input_o\)))) # (!\Mux43~16_combout\ & (((\RT[3]~input_o\ & \Mux43~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~16_combout\,
	datab => \Mux43~18_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux43~11_combout\,
	combout => \Mux43~19_combout\);

-- Location: LCCOMB_X16_Y14_N14
\Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][20]~q\))) # (!\RT[3]~input_o\ & (\regs[18][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][20]~q\,
	datad => \regs[26][20]~q\,
	combout => \Mux43~0_combout\);

-- Location: LCCOMB_X17_Y21_N26
\Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~1_combout\ = (\Mux43~0_combout\ & (((\regs[30][20]~q\)) # (!\RT[2]~input_o\))) # (!\Mux43~0_combout\ & (\RT[2]~input_o\ & ((\regs[22][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][20]~q\,
	datad => \regs[22][20]~q\,
	combout => \Mux43~1_combout\);

-- Location: LCCOMB_X18_Y15_N10
\Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[21][20]~q\)) # (!\RT[2]~input_o\ & ((\regs[17][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][20]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[17][20]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux43~2_combout\);

-- Location: LCCOMB_X17_Y19_N12
\Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~3_combout\ = (\Mux43~2_combout\ & (((\regs[29][20]~q\) # (!\RT[3]~input_o\)))) # (!\Mux43~2_combout\ & (\regs[25][20]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][20]~q\,
	datab => \Mux43~2_combout\,
	datac => \regs[29][20]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux43~3_combout\);

-- Location: LCCOMB_X18_Y12_N2
\Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][20]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][20]~q\,
	datad => \regs[24][20]~q\,
	combout => \Mux43~4_combout\);

-- Location: LCCOMB_X18_Y19_N16
\Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~5_combout\ = (\RT[2]~input_o\ & ((\Mux43~4_combout\ & (\regs[28][20]~q\)) # (!\Mux43~4_combout\ & ((\regs[20][20]~q\))))) # (!\RT[2]~input_o\ & (\Mux43~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux43~4_combout\,
	datac => \regs[28][20]~q\,
	datad => \regs[20][20]~q\,
	combout => \Mux43~5_combout\);

-- Location: LCCOMB_X18_Y19_N30
\Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\Mux43~3_combout\)) # (!\RT[0]~input_o\ & ((\Mux43~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~3_combout\,
	datab => \RT[1]~input_o\,
	datac => \RT[0]~input_o\,
	datad => \Mux43~5_combout\,
	combout => \Mux43~6_combout\);

-- Location: LCCOMB_X21_Y18_N20
\Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][20]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][20]~q\,
	datad => \regs[23][20]~q\,
	combout => \Mux43~7_combout\);

-- Location: LCCOMB_X19_Y18_N12
\Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~8_combout\ = (\RT[3]~input_o\ & ((\Mux43~7_combout\ & ((\regs[31][20]~q\))) # (!\Mux43~7_combout\ & (\regs[27][20]~q\)))) # (!\RT[3]~input_o\ & (((\Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][20]~q\,
	datac => \regs[31][20]~q\,
	datad => \Mux43~7_combout\,
	combout => \Mux43~8_combout\);

-- Location: LCCOMB_X18_Y19_N8
\Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~9_combout\ = (\RT[1]~input_o\ & ((\Mux43~6_combout\ & ((\Mux43~8_combout\))) # (!\Mux43~6_combout\ & (\Mux43~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~1_combout\,
	datab => \RT[1]~input_o\,
	datac => \Mux43~6_combout\,
	datad => \Mux43~8_combout\,
	combout => \Mux43~9_combout\);

-- Location: LCCOMB_X18_Y19_N22
\Mux43~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~20_combout\ = (\RT[4]~input_o\ & ((\Mux43~9_combout\))) # (!\RT[4]~input_o\ & (\Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux43~19_combout\,
	datac => \Mux43~9_combout\,
	datad => \RT[4]~input_o\,
	combout => \Mux43~20_combout\);

-- Location: LCCOMB_X13_Y12_N28
\Mux42~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~17_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[13][21]~q\))) # (!\RT[0]~input_o\ & (\regs[12][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][21]~q\,
	datad => \regs[13][21]~q\,
	combout => \Mux42~17_combout\);

-- Location: LCCOMB_X13_Y16_N22
\Mux42~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~18_combout\ = (\Mux42~17_combout\ & ((\regs[15][21]~q\) # ((!\RT[1]~input_o\)))) # (!\Mux42~17_combout\ & (((\regs[14][21]~q\ & \RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~17_combout\,
	datab => \regs[15][21]~q\,
	datac => \regs[14][21]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux42~18_combout\);

-- Location: LCCOMB_X12_Y20_N8
\Mux42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[5][21]~q\))) # (!\RT[0]~input_o\ & (\regs[4][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][21]~q\,
	datad => \regs[5][21]~q\,
	combout => \Mux42~10_combout\);

-- Location: LCCOMB_X13_Y20_N2
\Mux42~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~11_combout\ = (\RT[1]~input_o\ & ((\Mux42~10_combout\ & ((\regs[7][21]~q\))) # (!\Mux42~10_combout\ & (\regs[6][21]~q\)))) # (!\RT[1]~input_o\ & (((\Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][21]~q\,
	datac => \regs[7][21]~q\,
	datad => \Mux42~10_combout\,
	combout => \Mux42~11_combout\);

-- Location: LCCOMB_X19_Y14_N28
\Mux42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[10][21]~q\))) # (!\RT[1]~input_o\ & (\regs[8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][21]~q\,
	datad => \regs[10][21]~q\,
	combout => \Mux42~12_combout\);

-- Location: LCCOMB_X17_Y14_N14
\Mux42~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~13_combout\ = (\Mux42~12_combout\ & (((\regs[11][21]~q\) # (!\RT[0]~input_o\)))) # (!\Mux42~12_combout\ & (\regs[9][21]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[9][21]~q\,
	datab => \Mux42~12_combout\,
	datac => \regs[11][21]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux42~13_combout\);

-- Location: LCCOMB_X21_Y14_N18
\Mux42~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~14_combout\ = (\RT[1]~input_o\ & ((\regs[2][21]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[0][21]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][21]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][21]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux42~14_combout\);

-- Location: LCCOMB_X22_Y16_N24
\Mux42~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~15_combout\ = (\RT[0]~input_o\ & ((\Mux42~14_combout\ & ((\regs[3][21]~q\))) # (!\Mux42~14_combout\ & (\regs[1][21]~q\)))) # (!\RT[0]~input_o\ & (((\Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][21]~q\,
	datac => \regs[3][21]~q\,
	datad => \Mux42~14_combout\,
	combout => \Mux42~15_combout\);

-- Location: LCCOMB_X13_Y16_N20
\Mux42~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~16_combout\ = (\RT[3]~input_o\ & ((\Mux42~13_combout\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((!\RT[2]~input_o\ & \Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux42~13_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux42~15_combout\,
	combout => \Mux42~16_combout\);

-- Location: LCCOMB_X13_Y16_N14
\Mux42~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~19_combout\ = (\RT[2]~input_o\ & ((\Mux42~16_combout\ & (\Mux42~18_combout\)) # (!\Mux42~16_combout\ & ((\Mux42~11_combout\))))) # (!\RT[2]~input_o\ & (((\Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~18_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux42~11_combout\,
	datad => \Mux42~16_combout\,
	combout => \Mux42~19_combout\);

-- Location: LCCOMB_X18_Y15_N30
\Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = (\RT[3]~input_o\ & ((\regs[25][21]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[17][21]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[25][21]~q\,
	datac => \regs[17][21]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux42~0_combout\);

-- Location: LCCOMB_X19_Y15_N18
\Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~1_combout\ = (\RT[2]~input_o\ & ((\Mux42~0_combout\ & ((\regs[29][21]~q\))) # (!\Mux42~0_combout\ & (\regs[21][21]~q\)))) # (!\RT[2]~input_o\ & (((\Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][21]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][21]~q\,
	datad => \Mux42~0_combout\,
	combout => \Mux42~1_combout\);

-- Location: LCCOMB_X21_Y18_N16
\Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~7_combout\ = (\RT[3]~input_o\ & ((\regs[27][21]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[19][21]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[27][21]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][21]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux42~7_combout\);

-- Location: LCCOMB_X19_Y18_N0
\Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~8_combout\ = (\RT[2]~input_o\ & ((\Mux42~7_combout\ & ((\regs[31][21]~q\))) # (!\Mux42~7_combout\ & (\regs[23][21]~q\)))) # (!\RT[2]~input_o\ & (((\Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[23][21]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[31][21]~q\,
	datad => \Mux42~7_combout\,
	combout => \Mux42~8_combout\);

-- Location: LCCOMB_X17_Y12_N28
\Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~4_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[20][21]~q\)) # (!\RT[2]~input_o\ & ((\regs[16][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[20][21]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[16][21]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux42~4_combout\);

-- Location: LCCOMB_X16_Y12_N26
\Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~5_combout\ = (\RT[3]~input_o\ & ((\Mux42~4_combout\ & ((\regs[28][21]~q\))) # (!\Mux42~4_combout\ & (\regs[24][21]~q\)))) # (!\RT[3]~input_o\ & (((\Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][21]~q\,
	datac => \regs[28][21]~q\,
	datad => \Mux42~4_combout\,
	combout => \Mux42~5_combout\);

-- Location: LCCOMB_X12_Y13_N30
\Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[22][21]~q\)) # (!\RT[2]~input_o\ & ((\regs[18][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[22][21]~q\,
	datac => \regs[18][21]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux42~2_combout\);

-- Location: LCCOMB_X13_Y14_N24
\Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~3_combout\ = (\RT[3]~input_o\ & ((\Mux42~2_combout\ & ((\regs[30][21]~q\))) # (!\Mux42~2_combout\ & (\regs[26][21]~q\)))) # (!\RT[3]~input_o\ & (((\Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][21]~q\,
	datac => \regs[30][21]~q\,
	datad => \Mux42~2_combout\,
	combout => \Mux42~3_combout\);

-- Location: LCCOMB_X13_Y16_N16
\Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\) # (\Mux42~3_combout\)))) # (!\RT[1]~input_o\ & (\Mux42~5_combout\ & (!\RT[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux42~5_combout\,
	datab => \RT[1]~input_o\,
	datac => \RT[0]~input_o\,
	datad => \Mux42~3_combout\,
	combout => \Mux42~6_combout\);

-- Location: LCCOMB_X13_Y16_N18
\Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~9_combout\ = (\RT[0]~input_o\ & ((\Mux42~6_combout\ & ((\Mux42~8_combout\))) # (!\Mux42~6_combout\ & (\Mux42~1_combout\)))) # (!\RT[0]~input_o\ & (((\Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux42~1_combout\,
	datac => \Mux42~8_combout\,
	datad => \Mux42~6_combout\,
	combout => \Mux42~9_combout\);

-- Location: LCCOMB_X13_Y16_N24
\Mux42~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~20_combout\ = (\RT[4]~input_o\ & ((\Mux42~9_combout\))) # (!\RT[4]~input_o\ & (\Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux42~19_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux42~9_combout\,
	combout => \Mux42~20_combout\);

-- Location: LCCOMB_X16_Y14_N18
\Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][22]~q\))) # (!\RT[3]~input_o\ & (\regs[18][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][22]~q\,
	datad => \regs[26][22]~q\,
	combout => \Mux41~0_combout\);

-- Location: LCCOMB_X13_Y19_N28
\Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~1_combout\ = (\Mux41~0_combout\ & (((\regs[30][22]~q\)) # (!\RT[2]~input_o\))) # (!\Mux41~0_combout\ & (\RT[2]~input_o\ & ((\regs[22][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][22]~q\,
	datad => \regs[22][22]~q\,
	combout => \Mux41~1_combout\);

-- Location: LCCOMB_X16_Y18_N30
\Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][22]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][22]~q\,
	datad => \regs[23][22]~q\,
	combout => \Mux41~7_combout\);

-- Location: LCCOMB_X11_Y19_N26
\Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~8_combout\ = (\Mux41~7_combout\ & (((\regs[31][22]~q\) # (!\RT[3]~input_o\)))) # (!\Mux41~7_combout\ & (\regs[27][22]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~7_combout\,
	datab => \regs[27][22]~q\,
	datac => \regs[31][22]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux41~8_combout\);

-- Location: LCCOMB_X18_Y15_N24
\Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[21][22]~q\)) # (!\RT[2]~input_o\ & ((\regs[17][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][22]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[17][22]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux41~2_combout\);

-- Location: LCCOMB_X17_Y19_N8
\Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = (\RT[3]~input_o\ & ((\Mux41~2_combout\ & ((\regs[29][22]~q\))) # (!\Mux41~2_combout\ & (\regs[25][22]~q\)))) # (!\RT[3]~input_o\ & (((\Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[25][22]~q\,
	datac => \regs[29][22]~q\,
	datad => \Mux41~2_combout\,
	combout => \Mux41~3_combout\);

-- Location: LCCOMB_X18_Y12_N6
\Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][22]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][22]~q\,
	datad => \regs[24][22]~q\,
	combout => \Mux41~4_combout\);

-- Location: LCCOMB_X14_Y9_N26
\Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~5_combout\ = (\RT[2]~input_o\ & ((\Mux41~4_combout\ & ((\regs[28][22]~q\))) # (!\Mux41~4_combout\ & (\regs[20][22]~q\)))) # (!\RT[2]~input_o\ & (((\Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[20][22]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[28][22]~q\,
	datad => \Mux41~4_combout\,
	combout => \Mux41~5_combout\);

-- Location: LCCOMB_X14_Y19_N24
\Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\Mux41~3_combout\)) # (!\RT[0]~input_o\ & ((\Mux41~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux41~3_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux41~5_combout\,
	combout => \Mux41~6_combout\);

-- Location: LCCOMB_X14_Y19_N10
\Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~9_combout\ = (\RT[1]~input_o\ & ((\Mux41~6_combout\ & ((\Mux41~8_combout\))) # (!\Mux41~6_combout\ & (\Mux41~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux41~1_combout\,
	datac => \Mux41~8_combout\,
	datad => \Mux41~6_combout\,
	combout => \Mux41~9_combout\);

-- Location: LCCOMB_X19_Y14_N6
\Mux41~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~10_combout\ = (\RT[0]~input_o\ & ((\regs[9][22]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[8][22]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[9][22]~q\,
	datac => \regs[8][22]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux41~10_combout\);

-- Location: LCCOMB_X18_Y16_N12
\Mux41~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~11_combout\ = (\Mux41~10_combout\ & (((\regs[11][22]~q\) # (!\RT[1]~input_o\)))) # (!\Mux41~10_combout\ & (\regs[10][22]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[10][22]~q\,
	datab => \Mux41~10_combout\,
	datac => \regs[11][22]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux41~11_combout\);

-- Location: LCCOMB_X14_Y21_N14
\Mux41~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~17_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[14][22]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[12][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][22]~q\,
	datad => \regs[14][22]~q\,
	combout => \Mux41~17_combout\);

-- Location: LCCOMB_X14_Y19_N22
\Mux41~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~18_combout\ = (\Mux41~17_combout\ & (((\regs[15][22]~q\)) # (!\RT[0]~input_o\))) # (!\Mux41~17_combout\ & (\RT[0]~input_o\ & (\regs[13][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~17_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[13][22]~q\,
	datad => \regs[15][22]~q\,
	combout => \Mux41~18_combout\);

-- Location: LCCOMB_X21_Y14_N30
\Mux41~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~14_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[1][22]~q\)) # (!\RT[0]~input_o\ & ((\regs[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[1][22]~q\,
	datac => \regs[0][22]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux41~14_combout\);

-- Location: LCCOMB_X21_Y13_N30
\Mux41~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~15_combout\ = (\Mux41~14_combout\ & (((\regs[3][22]~q\)) # (!\RT[1]~input_o\))) # (!\Mux41~14_combout\ & (\RT[1]~input_o\ & ((\regs[2][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~14_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][22]~q\,
	datad => \regs[2][22]~q\,
	combout => \Mux41~15_combout\);

-- Location: LCCOMB_X12_Y20_N28
\Mux41~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][22]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][22]~q\,
	datad => \regs[6][22]~q\,
	combout => \Mux41~12_combout\);

-- Location: LCCOMB_X13_Y20_N28
\Mux41~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~13_combout\ = (\RT[0]~input_o\ & ((\Mux41~12_combout\ & ((\regs[7][22]~q\))) # (!\Mux41~12_combout\ & (\regs[5][22]~q\)))) # (!\RT[0]~input_o\ & (((\Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[5][22]~q\,
	datac => \regs[7][22]~q\,
	datad => \Mux41~12_combout\,
	combout => \Mux41~13_combout\);

-- Location: LCCOMB_X14_Y19_N28
\Mux41~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\) # (\Mux41~13_combout\)))) # (!\RT[2]~input_o\ & (\Mux41~15_combout\ & (!\RT[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~15_combout\,
	datab => \RT[2]~input_o\,
	datac => \RT[3]~input_o\,
	datad => \Mux41~13_combout\,
	combout => \Mux41~16_combout\);

-- Location: LCCOMB_X14_Y19_N14
\Mux41~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~19_combout\ = (\RT[3]~input_o\ & ((\Mux41~16_combout\ & ((\Mux41~18_combout\))) # (!\Mux41~16_combout\ & (\Mux41~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~11_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux41~18_combout\,
	datad => \Mux41~16_combout\,
	combout => \Mux41~19_combout\);

-- Location: LCCOMB_X14_Y19_N16
\Mux41~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~20_combout\ = (\RT[4]~input_o\ & (\Mux41~9_combout\)) # (!\RT[4]~input_o\ & ((\Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux41~9_combout\,
	datab => \Mux41~19_combout\,
	datac => \RT[4]~input_o\,
	combout => \Mux41~20_combout\);

-- Location: LCCOMB_X13_Y12_N0
\Mux40~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~17_combout\ = (\RT[0]~input_o\ & ((\regs[13][23]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[12][23]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][23]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][23]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux40~17_combout\);

-- Location: LCCOMB_X13_Y15_N14
\Mux40~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~18_combout\ = (\RT[1]~input_o\ & ((\Mux40~17_combout\ & ((\regs[15][23]~q\))) # (!\Mux40~17_combout\ & (\regs[14][23]~q\)))) # (!\RT[1]~input_o\ & (\Mux40~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux40~17_combout\,
	datac => \regs[14][23]~q\,
	datad => \regs[15][23]~q\,
	combout => \Mux40~18_combout\);

-- Location: LCCOMB_X17_Y20_N22
\Mux40~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[5][23]~q\))) # (!\RT[0]~input_o\ & (\regs[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][23]~q\,
	datad => \regs[5][23]~q\,
	combout => \Mux40~10_combout\);

-- Location: LCCOMB_X16_Y20_N10
\Mux40~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~11_combout\ = (\RT[1]~input_o\ & ((\Mux40~10_combout\ & ((\regs[7][23]~q\))) # (!\Mux40~10_combout\ & (\regs[6][23]~q\)))) # (!\RT[1]~input_o\ & (((\Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][23]~q\,
	datac => \regs[7][23]~q\,
	datad => \Mux40~10_combout\,
	combout => \Mux40~11_combout\);

-- Location: LCCOMB_X19_Y14_N26
\Mux40~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~12_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\regs[10][23]~q\)) # (!\RT[1]~input_o\ & ((\regs[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[10][23]~q\,
	datac => \regs[8][23]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux40~12_combout\);

-- Location: LCCOMB_X19_Y13_N26
\Mux40~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~13_combout\ = (\RT[0]~input_o\ & ((\Mux40~12_combout\ & ((\regs[11][23]~q\))) # (!\Mux40~12_combout\ & (\regs[9][23]~q\)))) # (!\RT[0]~input_o\ & (((\Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[9][23]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][23]~q\,
	datad => \Mux40~12_combout\,
	combout => \Mux40~13_combout\);

-- Location: LCCOMB_X21_Y14_N16
\Mux40~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~14_combout\ = (\RT[1]~input_o\ & ((\regs[2][23]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[0][23]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][23]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][23]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux40~14_combout\);

-- Location: LCCOMB_X24_Y12_N18
\Mux40~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~15_combout\ = (\RT[0]~input_o\ & ((\Mux40~14_combout\ & (\regs[3][23]~q\)) # (!\Mux40~14_combout\ & ((\regs[1][23]~q\))))) # (!\RT[0]~input_o\ & (\Mux40~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux40~14_combout\,
	datac => \regs[3][23]~q\,
	datad => \regs[1][23]~q\,
	combout => \Mux40~15_combout\);

-- Location: LCCOMB_X13_Y15_N28
\Mux40~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~16_combout\ = (\RT[3]~input_o\ & ((\Mux40~13_combout\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\Mux40~15_combout\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux40~13_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux40~15_combout\,
	datad => \RT[2]~input_o\,
	combout => \Mux40~16_combout\);

-- Location: LCCOMB_X13_Y15_N22
\Mux40~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~19_combout\ = (\RT[2]~input_o\ & ((\Mux40~16_combout\ & (\Mux40~18_combout\)) # (!\Mux40~16_combout\ & ((\Mux40~11_combout\))))) # (!\RT[2]~input_o\ & (((\Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux40~18_combout\,
	datab => \RT[2]~input_o\,
	datac => \Mux40~11_combout\,
	datad => \Mux40~16_combout\,
	combout => \Mux40~19_combout\);

-- Location: LCCOMB_X18_Y12_N18
\Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][23]~q\))) # (!\RT[2]~input_o\ & (\regs[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][23]~q\,
	datad => \regs[20][23]~q\,
	combout => \Mux40~4_combout\);

-- Location: LCCOMB_X19_Y11_N10
\Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~5_combout\ = (\RT[3]~input_o\ & ((\Mux40~4_combout\ & ((\regs[28][23]~q\))) # (!\Mux40~4_combout\ & (\regs[24][23]~q\)))) # (!\RT[3]~input_o\ & (((\Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][23]~q\,
	datac => \regs[28][23]~q\,
	datad => \Mux40~4_combout\,
	combout => \Mux40~5_combout\);

-- Location: LCCOMB_X12_Y13_N10
\Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[22][23]~q\)) # (!\RT[2]~input_o\ & ((\regs[18][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[22][23]~q\,
	datac => \regs[18][23]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux40~2_combout\);

-- Location: LCCOMB_X13_Y14_N4
\Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = (\RT[3]~input_o\ & ((\Mux40~2_combout\ & ((\regs[30][23]~q\))) # (!\Mux40~2_combout\ & (\regs[26][23]~q\)))) # (!\RT[3]~input_o\ & (((\Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[26][23]~q\,
	datac => \regs[30][23]~q\,
	datad => \Mux40~2_combout\,
	combout => \Mux40~3_combout\);

-- Location: LCCOMB_X13_Y15_N24
\Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\) # (\Mux40~3_combout\)))) # (!\RT[1]~input_o\ & (\Mux40~5_combout\ & (!\RT[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux40~5_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux40~3_combout\,
	combout => \Mux40~6_combout\);

-- Location: LCCOMB_X17_Y16_N20
\Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = (\RT[3]~input_o\ & ((\regs[25][23]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[17][23]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[25][23]~q\,
	datac => \regs[17][23]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux40~0_combout\);

-- Location: LCCOMB_X17_Y19_N20
\Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~1_combout\ = (\RT[2]~input_o\ & ((\Mux40~0_combout\ & ((\regs[29][23]~q\))) # (!\Mux40~0_combout\ & (\regs[21][23]~q\)))) # (!\RT[2]~input_o\ & (((\Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[21][23]~q\,
	datac => \regs[29][23]~q\,
	datad => \Mux40~0_combout\,
	combout => \Mux40~1_combout\);

-- Location: LCCOMB_X16_Y18_N26
\Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~7_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[27][23]~q\))) # (!\RT[3]~input_o\ & (\regs[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][23]~q\,
	datad => \regs[27][23]~q\,
	combout => \Mux40~7_combout\);

-- Location: LCCOMB_X19_Y18_N18
\Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~8_combout\ = (\Mux40~7_combout\ & (((\regs[31][23]~q\)) # (!\RT[2]~input_o\))) # (!\Mux40~7_combout\ & (\RT[2]~input_o\ & ((\regs[23][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux40~7_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[31][23]~q\,
	datad => \regs[23][23]~q\,
	combout => \Mux40~8_combout\);

-- Location: LCCOMB_X13_Y15_N10
\Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~9_combout\ = (\RT[0]~input_o\ & ((\Mux40~6_combout\ & ((\Mux40~8_combout\))) # (!\Mux40~6_combout\ & (\Mux40~1_combout\)))) # (!\RT[0]~input_o\ & (\Mux40~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux40~6_combout\,
	datac => \Mux40~1_combout\,
	datad => \Mux40~8_combout\,
	combout => \Mux40~9_combout\);

-- Location: LCCOMB_X13_Y15_N8
\Mux40~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~20_combout\ = (\RT[4]~input_o\ & ((\Mux40~9_combout\))) # (!\RT[4]~input_o\ & (\Mux40~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RT[4]~input_o\,
	datac => \Mux40~19_combout\,
	datad => \Mux40~9_combout\,
	combout => \Mux40~20_combout\);

-- Location: LCCOMB_X14_Y21_N2
\Mux39~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~17_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[14][24]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[12][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][24]~q\,
	datad => \regs[14][24]~q\,
	combout => \Mux39~17_combout\);

-- Location: LCCOMB_X13_Y21_N30
\Mux39~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~18_combout\ = (\RT[0]~input_o\ & ((\Mux39~17_combout\ & ((\regs[15][24]~q\))) # (!\Mux39~17_combout\ & (\regs[13][24]~q\)))) # (!\RT[0]~input_o\ & (\Mux39~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux39~17_combout\,
	datac => \regs[13][24]~q\,
	datad => \regs[15][24]~q\,
	combout => \Mux39~18_combout\);

-- Location: LCCOMB_X18_Y11_N30
\Mux39~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[9][24]~q\))) # (!\RT[0]~input_o\ & (\regs[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[8][24]~q\,
	datad => \regs[9][24]~q\,
	combout => \Mux39~10_combout\);

-- Location: LCCOMB_X18_Y16_N8
\Mux39~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~11_combout\ = (\RT[1]~input_o\ & ((\Mux39~10_combout\ & ((\regs[11][24]~q\))) # (!\Mux39~10_combout\ & (\regs[10][24]~q\)))) # (!\RT[1]~input_o\ & (((\Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[10][24]~q\,
	datac => \regs[11][24]~q\,
	datad => \Mux39~10_combout\,
	combout => \Mux39~11_combout\);

-- Location: LCCOMB_X12_Y20_N26
\Mux39~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][24]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][24]~q\,
	datad => \regs[6][24]~q\,
	combout => \Mux39~12_combout\);

-- Location: LCCOMB_X16_Y20_N20
\Mux39~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~13_combout\ = (\RT[0]~input_o\ & ((\Mux39~12_combout\ & (\regs[7][24]~q\)) # (!\Mux39~12_combout\ & ((\regs[5][24]~q\))))) # (!\RT[0]~input_o\ & (\Mux39~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux39~12_combout\,
	datac => \regs[7][24]~q\,
	datad => \regs[5][24]~q\,
	combout => \Mux39~13_combout\);

-- Location: LCCOMB_X21_Y14_N28
\Mux39~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~14_combout\ = (\RT[0]~input_o\ & ((\regs[1][24]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[0][24]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][24]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][24]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux39~14_combout\);

-- Location: LCCOMB_X21_Y13_N10
\Mux39~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~15_combout\ = (\Mux39~14_combout\ & (((\regs[3][24]~q\)) # (!\RT[1]~input_o\))) # (!\Mux39~14_combout\ & (\RT[1]~input_o\ & ((\regs[2][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~14_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][24]~q\,
	datad => \regs[2][24]~q\,
	combout => \Mux39~15_combout\);

-- Location: LCCOMB_X18_Y19_N28
\Mux39~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~16_combout\ = (\RT[2]~input_o\ & ((\Mux39~13_combout\) # ((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (((!\RT[3]~input_o\ & \Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux39~13_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux39~15_combout\,
	combout => \Mux39~16_combout\);

-- Location: LCCOMB_X18_Y19_N6
\Mux39~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~19_combout\ = (\RT[3]~input_o\ & ((\Mux39~16_combout\ & (\Mux39~18_combout\)) # (!\Mux39~16_combout\ & ((\Mux39~11_combout\))))) # (!\RT[3]~input_o\ & (((\Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux39~18_combout\,
	datac => \Mux39~11_combout\,
	datad => \Mux39~16_combout\,
	combout => \Mux39~19_combout\);

-- Location: LCCOMB_X16_Y14_N22
\Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][24]~q\))) # (!\RT[3]~input_o\ & (\regs[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][24]~q\,
	datad => \regs[26][24]~q\,
	combout => \Mux39~0_combout\);

-- Location: LCCOMB_X17_Y21_N6
\Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~1_combout\ = (\Mux39~0_combout\ & (((\regs[30][24]~q\)) # (!\RT[2]~input_o\))) # (!\Mux39~0_combout\ & (\RT[2]~input_o\ & ((\regs[22][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][24]~q\,
	datad => \regs[22][24]~q\,
	combout => \Mux39~1_combout\);

-- Location: LCCOMB_X16_Y18_N14
\Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][24]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][24]~q\,
	datad => \regs[23][24]~q\,
	combout => \Mux39~7_combout\);

-- Location: LCCOMB_X14_Y18_N30
\Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~8_combout\ = (\RT[3]~input_o\ & ((\Mux39~7_combout\ & ((\regs[31][24]~q\))) # (!\Mux39~7_combout\ & (\regs[27][24]~q\)))) # (!\RT[3]~input_o\ & (((\Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][24]~q\,
	datac => \regs[31][24]~q\,
	datad => \Mux39~7_combout\,
	combout => \Mux39~8_combout\);

-- Location: LCCOMB_X16_Y19_N18
\Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][24]~q\))) # (!\RT[2]~input_o\ & (\regs[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][24]~q\,
	datad => \regs[21][24]~q\,
	combout => \Mux39~2_combout\);

-- Location: LCCOMB_X18_Y19_N10
\Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~3_combout\ = (\Mux39~2_combout\ & (((\regs[29][24]~q\)) # (!\RT[3]~input_o\))) # (!\Mux39~2_combout\ & (\RT[3]~input_o\ & ((\regs[25][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~2_combout\,
	datab => \RT[3]~input_o\,
	datac => \regs[29][24]~q\,
	datad => \regs[25][24]~q\,
	combout => \Mux39~3_combout\);

-- Location: LCCOMB_X18_Y12_N22
\Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~4_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[24][24]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[16][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][24]~q\,
	datad => \regs[24][24]~q\,
	combout => \Mux39~4_combout\);

-- Location: LCCOMB_X18_Y19_N20
\Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~5_combout\ = (\RT[2]~input_o\ & ((\Mux39~4_combout\ & ((\regs[28][24]~q\))) # (!\Mux39~4_combout\ & (\regs[20][24]~q\)))) # (!\RT[2]~input_o\ & (((\Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[20][24]~q\,
	datac => \regs[28][24]~q\,
	datad => \Mux39~4_combout\,
	combout => \Mux39~5_combout\);

-- Location: LCCOMB_X18_Y19_N24
\Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~6_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\Mux39~3_combout\)) # (!\RT[0]~input_o\ & ((\Mux39~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~3_combout\,
	datab => \RT[1]~input_o\,
	datac => \RT[0]~input_o\,
	datad => \Mux39~5_combout\,
	combout => \Mux39~6_combout\);

-- Location: LCCOMB_X18_Y19_N18
\Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~9_combout\ = (\RT[1]~input_o\ & ((\Mux39~6_combout\ & ((\Mux39~8_combout\))) # (!\Mux39~6_combout\ & (\Mux39~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~1_combout\,
	datab => \Mux39~8_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux39~6_combout\,
	combout => \Mux39~9_combout\);

-- Location: LCCOMB_X18_Y19_N0
\Mux39~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~20_combout\ = (\RT[4]~input_o\ & ((\Mux39~9_combout\))) # (!\RT[4]~input_o\ & (\Mux39~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux39~19_combout\,
	datab => \RT[4]~input_o\,
	datad => \Mux39~9_combout\,
	combout => \Mux39~20_combout\);

-- Location: LCCOMB_X21_Y14_N0
\Mux38~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~14_combout\ = (\RT[1]~input_o\ & ((\regs[2][25]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[0][25]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][25]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][25]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux38~14_combout\);

-- Location: LCCOMB_X24_Y12_N4
\Mux38~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~15_combout\ = (\RT[0]~input_o\ & ((\Mux38~14_combout\ & ((\regs[3][25]~q\))) # (!\Mux38~14_combout\ & (\regs[1][25]~q\)))) # (!\RT[0]~input_o\ & (((\Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][25]~q\,
	datac => \regs[3][25]~q\,
	datad => \Mux38~14_combout\,
	combout => \Mux38~15_combout\);

-- Location: LCCOMB_X18_Y13_N10
\Mux38~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~12_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\regs[10][25]~q\)) # (!\RT[1]~input_o\ & ((\regs[8][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[10][25]~q\,
	datac => \regs[8][25]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux38~12_combout\);

-- Location: LCCOMB_X19_Y13_N6
\Mux38~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~13_combout\ = (\Mux38~12_combout\ & (((\regs[11][25]~q\)) # (!\RT[0]~input_o\))) # (!\Mux38~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][25]~q\,
	datad => \regs[9][25]~q\,
	combout => \Mux38~13_combout\);

-- Location: LCCOMB_X11_Y15_N28
\Mux38~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~16_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\Mux38~13_combout\))) # (!\RT[3]~input_o\ & (\Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \Mux38~15_combout\,
	datad => \Mux38~13_combout\,
	combout => \Mux38~16_combout\);

-- Location: LCCOMB_X17_Y20_N20
\Mux38~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[5][25]~q\))) # (!\RT[0]~input_o\ & (\regs[4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][25]~q\,
	datad => \regs[5][25]~q\,
	combout => \Mux38~10_combout\);

-- Location: LCCOMB_X16_Y20_N30
\Mux38~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~11_combout\ = (\RT[1]~input_o\ & ((\Mux38~10_combout\ & ((\regs[7][25]~q\))) # (!\Mux38~10_combout\ & (\regs[6][25]~q\)))) # (!\RT[1]~input_o\ & (((\Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[6][25]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[7][25]~q\,
	datad => \Mux38~10_combout\,
	combout => \Mux38~11_combout\);

-- Location: LCCOMB_X14_Y21_N20
\Mux38~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~17_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[13][25]~q\))) # (!\RT[0]~input_o\ & (\regs[12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][25]~q\,
	datad => \regs[13][25]~q\,
	combout => \Mux38~17_combout\);

-- Location: LCCOMB_X14_Y12_N20
\Mux38~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~18_combout\ = (\Mux38~17_combout\ & (((\regs[15][25]~q\)) # (!\RT[1]~input_o\))) # (!\Mux38~17_combout\ & (\RT[1]~input_o\ & (\regs[14][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~17_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[14][25]~q\,
	datad => \regs[15][25]~q\,
	combout => \Mux38~18_combout\);

-- Location: LCCOMB_X11_Y15_N22
\Mux38~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~19_combout\ = (\RT[2]~input_o\ & ((\Mux38~16_combout\ & ((\Mux38~18_combout\))) # (!\Mux38~16_combout\ & (\Mux38~11_combout\)))) # (!\RT[2]~input_o\ & (\Mux38~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux38~16_combout\,
	datac => \Mux38~11_combout\,
	datad => \Mux38~18_combout\,
	combout => \Mux38~19_combout\);

-- Location: LCCOMB_X18_Y12_N24
\Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~4_combout\ = (\RT[2]~input_o\ & ((\regs[20][25]~q\) # ((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (((\regs[16][25]~q\ & !\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[20][25]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][25]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux38~4_combout\);

-- Location: LCCOMB_X16_Y12_N22
\Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~5_combout\ = (\RT[3]~input_o\ & ((\Mux38~4_combout\ & (\regs[28][25]~q\)) # (!\Mux38~4_combout\ & ((\regs[24][25]~q\))))) # (!\RT[3]~input_o\ & (\Mux38~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux38~4_combout\,
	datac => \regs[28][25]~q\,
	datad => \regs[24][25]~q\,
	combout => \Mux38~5_combout\);

-- Location: LCCOMB_X12_Y13_N22
\Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[22][25]~q\)) # (!\RT[2]~input_o\ & ((\regs[18][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[22][25]~q\,
	datac => \regs[18][25]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux38~2_combout\);

-- Location: LCCOMB_X12_Y11_N16
\Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = (\RT[3]~input_o\ & ((\Mux38~2_combout\ & ((\regs[30][25]~q\))) # (!\Mux38~2_combout\ & (\regs[26][25]~q\)))) # (!\RT[3]~input_o\ & (((\Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[26][25]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[30][25]~q\,
	datad => \Mux38~2_combout\,
	combout => \Mux38~3_combout\);

-- Location: LCCOMB_X11_Y15_N0
\Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~6_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\Mux38~3_combout\))) # (!\RT[1]~input_o\ & (\Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux38~5_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux38~3_combout\,
	combout => \Mux38~6_combout\);

-- Location: LCCOMB_X11_Y15_N20
\Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~7_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[27][25]~q\))) # (!\RT[3]~input_o\ & (\regs[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][25]~q\,
	datad => \regs[27][25]~q\,
	combout => \Mux38~7_combout\);

-- Location: LCCOMB_X11_Y15_N30
\Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~8_combout\ = (\RT[2]~input_o\ & ((\Mux38~7_combout\ & ((\regs[31][25]~q\))) # (!\Mux38~7_combout\ & (\regs[23][25]~q\)))) # (!\RT[2]~input_o\ & (((\Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[23][25]~q\,
	datac => \regs[31][25]~q\,
	datad => \Mux38~7_combout\,
	combout => \Mux38~8_combout\);

-- Location: LCCOMB_X17_Y16_N22
\Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][25]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][25]~q\,
	datad => \regs[25][25]~q\,
	combout => \Mux38~0_combout\);

-- Location: LCCOMB_X13_Y13_N20
\Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~1_combout\ = (\RT[2]~input_o\ & ((\Mux38~0_combout\ & ((\regs[29][25]~q\))) # (!\Mux38~0_combout\ & (\regs[21][25]~q\)))) # (!\RT[2]~input_o\ & (((\Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][25]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][25]~q\,
	datad => \Mux38~0_combout\,
	combout => \Mux38~1_combout\);

-- Location: LCCOMB_X11_Y15_N26
\Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~9_combout\ = (\RT[0]~input_o\ & ((\Mux38~6_combout\ & (\Mux38~8_combout\)) # (!\Mux38~6_combout\ & ((\Mux38~1_combout\))))) # (!\RT[0]~input_o\ & (\Mux38~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux38~6_combout\,
	datac => \Mux38~8_combout\,
	datad => \Mux38~1_combout\,
	combout => \Mux38~9_combout\);

-- Location: LCCOMB_X11_Y15_N24
\Mux38~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~20_combout\ = (\RT[4]~input_o\ & ((\Mux38~9_combout\))) # (!\RT[4]~input_o\ & (\Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux38~19_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux38~9_combout\,
	combout => \Mux38~20_combout\);

-- Location: LCCOMB_X18_Y13_N22
\Mux37~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[9][26]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[8][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][26]~q\,
	datad => \regs[9][26]~q\,
	combout => \Mux37~10_combout\);

-- Location: LCCOMB_X18_Y16_N20
\Mux37~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~11_combout\ = (\RT[1]~input_o\ & ((\Mux37~10_combout\ & (\regs[11][26]~q\)) # (!\Mux37~10_combout\ & ((\regs[10][26]~q\))))) # (!\RT[1]~input_o\ & (\Mux37~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux37~10_combout\,
	datac => \regs[11][26]~q\,
	datad => \regs[10][26]~q\,
	combout => \Mux37~11_combout\);

-- Location: LCCOMB_X14_Y21_N0
\Mux37~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~17_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\regs[14][26]~q\)) # (!\RT[1]~input_o\ & ((\regs[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[14][26]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][26]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux37~17_combout\);

-- Location: LCCOMB_X19_Y17_N14
\Mux37~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~18_combout\ = (\RT[0]~input_o\ & ((\Mux37~17_combout\ & ((\regs[15][26]~q\))) # (!\Mux37~17_combout\ & (\regs[13][26]~q\)))) # (!\RT[0]~input_o\ & (\Mux37~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux37~17_combout\,
	datac => \regs[13][26]~q\,
	datad => \regs[15][26]~q\,
	combout => \Mux37~18_combout\);

-- Location: LCCOMB_X21_Y14_N12
\Mux37~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~14_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[1][26]~q\)) # (!\RT[0]~input_o\ & ((\regs[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[1][26]~q\,
	datac => \regs[0][26]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux37~14_combout\);

-- Location: LCCOMB_X21_Y13_N14
\Mux37~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~15_combout\ = (\RT[1]~input_o\ & ((\Mux37~14_combout\ & ((\regs[3][26]~q\))) # (!\Mux37~14_combout\ & (\regs[2][26]~q\)))) # (!\RT[1]~input_o\ & (((\Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[2][26]~q\,
	datac => \regs[3][26]~q\,
	datad => \Mux37~14_combout\,
	combout => \Mux37~15_combout\);

-- Location: LCCOMB_X12_Y20_N30
\Mux37~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~12_combout\ = (\RT[1]~input_o\ & ((\regs[6][26]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[4][26]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][26]~q\,
	datac => \regs[4][26]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux37~12_combout\);

-- Location: LCCOMB_X16_Y20_N8
\Mux37~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~13_combout\ = (\RT[0]~input_o\ & ((\Mux37~12_combout\ & (\regs[7][26]~q\)) # (!\Mux37~12_combout\ & ((\regs[5][26]~q\))))) # (!\RT[0]~input_o\ & (\Mux37~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux37~12_combout\,
	datac => \regs[7][26]~q\,
	datad => \regs[5][26]~q\,
	combout => \Mux37~13_combout\);

-- Location: LCCOMB_X19_Y17_N20
\Mux37~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~16_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\Mux37~13_combout\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\Mux37~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \Mux37~15_combout\,
	datad => \Mux37~13_combout\,
	combout => \Mux37~16_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Mux37~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~19_combout\ = (\RT[3]~input_o\ & ((\Mux37~16_combout\ & ((\Mux37~18_combout\))) # (!\Mux37~16_combout\ & (\Mux37~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~11_combout\,
	datab => \RT[3]~input_o\,
	datac => \Mux37~18_combout\,
	datad => \Mux37~16_combout\,
	combout => \Mux37~19_combout\);

-- Location: LCCOMB_X14_Y11_N12
\Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = (\RT[3]~input_o\ & ((\regs[26][26]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[18][26]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[26][26]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][26]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux37~0_combout\);

-- Location: LCCOMB_X14_Y13_N28
\Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~1_combout\ = (\RT[2]~input_o\ & ((\Mux37~0_combout\ & ((\regs[30][26]~q\))) # (!\Mux37~0_combout\ & (\regs[22][26]~q\)))) # (!\RT[2]~input_o\ & (((\Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[22][26]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][26]~q\,
	datad => \Mux37~0_combout\,
	combout => \Mux37~1_combout\);

-- Location: LCCOMB_X16_Y18_N18
\Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][26]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][26]~q\,
	datad => \regs[23][26]~q\,
	combout => \Mux37~7_combout\);

-- Location: LCCOMB_X19_Y18_N20
\Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~8_combout\ = (\RT[3]~input_o\ & ((\Mux37~7_combout\ & ((\regs[31][26]~q\))) # (!\Mux37~7_combout\ & (\regs[27][26]~q\)))) # (!\RT[3]~input_o\ & (((\Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][26]~q\,
	datac => \regs[31][26]~q\,
	datad => \Mux37~7_combout\,
	combout => \Mux37~8_combout\);

-- Location: LCCOMB_X17_Y12_N20
\Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~4_combout\ = (\RT[3]~input_o\ & ((\regs[24][26]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[16][26]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][26]~q\,
	datac => \regs[16][26]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux37~4_combout\);

-- Location: LCCOMB_X23_Y15_N8
\Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~5_combout\ = (\Mux37~4_combout\ & (((\regs[28][26]~q\)) # (!\RT[2]~input_o\))) # (!\Mux37~4_combout\ & (\RT[2]~input_o\ & ((\regs[20][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~4_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[28][26]~q\,
	datad => \regs[20][26]~q\,
	combout => \Mux37~5_combout\);

-- Location: LCCOMB_X16_Y19_N30
\Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[21][26]~q\)) # (!\RT[2]~input_o\ & ((\regs[17][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[21][26]~q\,
	datac => \regs[17][26]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux37~2_combout\);

-- Location: LCCOMB_X23_Y17_N26
\Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~3_combout\ = (\Mux37~2_combout\ & (((\regs[29][26]~q\)) # (!\RT[3]~input_o\))) # (!\Mux37~2_combout\ & (\RT[3]~input_o\ & ((\regs[25][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~2_combout\,
	datab => \RT[3]~input_o\,
	datac => \regs[29][26]~q\,
	datad => \regs[25][26]~q\,
	combout => \Mux37~3_combout\);

-- Location: LCCOMB_X19_Y17_N0
\Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~6_combout\ = (\RT[0]~input_o\ & (((\Mux37~3_combout\) # (\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (\Mux37~5_combout\ & ((!\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux37~5_combout\,
	datac => \Mux37~3_combout\,
	datad => \RT[1]~input_o\,
	combout => \Mux37~6_combout\);

-- Location: LCCOMB_X19_Y17_N26
\Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~9_combout\ = (\RT[1]~input_o\ & ((\Mux37~6_combout\ & ((\Mux37~8_combout\))) # (!\Mux37~6_combout\ & (\Mux37~1_combout\)))) # (!\RT[1]~input_o\ & (((\Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux37~1_combout\,
	datac => \Mux37~8_combout\,
	datad => \Mux37~6_combout\,
	combout => \Mux37~9_combout\);

-- Location: LCCOMB_X19_Y17_N8
\Mux37~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~20_combout\ = (\RT[4]~input_o\ & ((\Mux37~9_combout\))) # (!\RT[4]~input_o\ & (\Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~19_combout\,
	datab => \Mux37~9_combout\,
	datac => \RT[4]~input_o\,
	combout => \Mux37~20_combout\);

-- Location: LCCOMB_X21_Y14_N8
\Mux36~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~14_combout\ = (\RT[1]~input_o\ & ((\regs[2][27]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[0][27]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[2][27]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][27]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux36~14_combout\);

-- Location: LCCOMB_X22_Y12_N30
\Mux36~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~15_combout\ = (\Mux36~14_combout\ & (((\regs[3][27]~q\)) # (!\RT[0]~input_o\))) # (!\Mux36~14_combout\ & (\RT[0]~input_o\ & ((\regs[1][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~14_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[3][27]~q\,
	datad => \regs[1][27]~q\,
	combout => \Mux36~15_combout\);

-- Location: LCCOMB_X18_Y13_N2
\Mux36~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[10][27]~q\))) # (!\RT[1]~input_o\ & (\regs[8][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][27]~q\,
	datad => \regs[10][27]~q\,
	combout => \Mux36~12_combout\);

-- Location: LCCOMB_X19_Y13_N18
\Mux36~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~13_combout\ = (\Mux36~12_combout\ & (((\regs[11][27]~q\)) # (!\RT[0]~input_o\))) # (!\Mux36~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][27]~q\,
	datad => \regs[9][27]~q\,
	combout => \Mux36~13_combout\);

-- Location: LCCOMB_X16_Y21_N28
\Mux36~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\Mux36~13_combout\))) # (!\RT[3]~input_o\ & (\Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux36~15_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux36~13_combout\,
	combout => \Mux36~16_combout\);

-- Location: LCCOMB_X18_Y20_N14
\Mux36~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][27]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][27]~q\,
	datad => \regs[5][27]~q\,
	combout => \Mux36~10_combout\);

-- Location: LCCOMB_X16_Y20_N12
\Mux36~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~11_combout\ = (\Mux36~10_combout\ & (((\regs[7][27]~q\)) # (!\RT[1]~input_o\))) # (!\Mux36~10_combout\ & (\RT[1]~input_o\ & ((\regs[6][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~10_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[7][27]~q\,
	datad => \regs[6][27]~q\,
	combout => \Mux36~11_combout\);

-- Location: LCCOMB_X14_Y21_N10
\Mux36~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~17_combout\ = (\RT[0]~input_o\ & ((\regs[13][27]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[12][27]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[13][27]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][27]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux36~17_combout\);

-- Location: LCCOMB_X16_Y21_N30
\Mux36~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~18_combout\ = (\RT[1]~input_o\ & ((\Mux36~17_combout\ & (\regs[15][27]~q\)) # (!\Mux36~17_combout\ & ((\regs[14][27]~q\))))) # (!\RT[1]~input_o\ & (((\Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[15][27]~q\,
	datac => \regs[14][27]~q\,
	datad => \Mux36~17_combout\,
	combout => \Mux36~18_combout\);

-- Location: LCCOMB_X16_Y21_N22
\Mux36~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~19_combout\ = (\RT[2]~input_o\ & ((\Mux36~16_combout\ & ((\Mux36~18_combout\))) # (!\Mux36~16_combout\ & (\Mux36~11_combout\)))) # (!\RT[2]~input_o\ & (\Mux36~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux36~16_combout\,
	datac => \Mux36~11_combout\,
	datad => \Mux36~18_combout\,
	combout => \Mux36~19_combout\);

-- Location: LCCOMB_X17_Y16_N26
\Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][27]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][27]~q\,
	datad => \regs[25][27]~q\,
	combout => \Mux36~0_combout\);

-- Location: LCCOMB_X13_Y13_N24
\Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~1_combout\ = (\Mux36~0_combout\ & (((\regs[29][27]~q\)) # (!\RT[2]~input_o\))) # (!\Mux36~0_combout\ & (\RT[2]~input_o\ & ((\regs[21][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][27]~q\,
	datad => \regs[21][27]~q\,
	combout => \Mux36~1_combout\);

-- Location: LCCOMB_X22_Y17_N26
\Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~7_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[27][27]~q\)) # (!\RT[3]~input_o\ & ((\regs[19][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[27][27]~q\,
	datac => \regs[19][27]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux36~7_combout\);

-- Location: LCCOMB_X22_Y17_N20
\Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~8_combout\ = (\RT[2]~input_o\ & ((\Mux36~7_combout\ & ((\regs[31][27]~q\))) # (!\Mux36~7_combout\ & (\regs[23][27]~q\)))) # (!\RT[2]~input_o\ & (((\Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[23][27]~q\,
	datac => \regs[31][27]~q\,
	datad => \Mux36~7_combout\,
	combout => \Mux36~8_combout\);

-- Location: LCCOMB_X12_Y13_N8
\Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[22][27]~q\)) # (!\RT[2]~input_o\ & ((\regs[18][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[22][27]~q\,
	datac => \regs[18][27]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux36~2_combout\);

-- Location: LCCOMB_X12_Y21_N10
\Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = (\RT[3]~input_o\ & ((\Mux36~2_combout\ & (\regs[30][27]~q\)) # (!\Mux36~2_combout\ & ((\regs[26][27]~q\))))) # (!\RT[3]~input_o\ & (\Mux36~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux36~2_combout\,
	datac => \regs[30][27]~q\,
	datad => \regs[26][27]~q\,
	combout => \Mux36~3_combout\);

-- Location: LCCOMB_X17_Y12_N8
\Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~4_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[20][27]~q\)) # (!\RT[2]~input_o\ & ((\regs[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[20][27]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[16][27]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux36~4_combout\);

-- Location: LCCOMB_X16_Y13_N14
\Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~5_combout\ = (\Mux36~4_combout\ & (((\regs[28][27]~q\)) # (!\RT[3]~input_o\))) # (!\Mux36~4_combout\ & (\RT[3]~input_o\ & ((\regs[24][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~4_combout\,
	datab => \RT[3]~input_o\,
	datac => \regs[28][27]~q\,
	datad => \regs[24][27]~q\,
	combout => \Mux36~5_combout\);

-- Location: LCCOMB_X16_Y21_N16
\Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~6_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\Mux36~3_combout\)) # (!\RT[1]~input_o\ & ((\Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \Mux36~3_combout\,
	datad => \Mux36~5_combout\,
	combout => \Mux36~6_combout\);

-- Location: LCCOMB_X16_Y21_N10
\Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~9_combout\ = (\RT[0]~input_o\ & ((\Mux36~6_combout\ & ((\Mux36~8_combout\))) # (!\Mux36~6_combout\ & (\Mux36~1_combout\)))) # (!\RT[0]~input_o\ & (((\Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~1_combout\,
	datab => \Mux36~8_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux36~6_combout\,
	combout => \Mux36~9_combout\);

-- Location: LCCOMB_X16_Y21_N0
\Mux36~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~20_combout\ = (\RT[4]~input_o\ & ((\Mux36~9_combout\))) # (!\RT[4]~input_o\ & (\Mux36~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux36~19_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux36~9_combout\,
	combout => \Mux36~20_combout\);

-- Location: LCCOMB_X18_Y13_N6
\Mux35~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~10_combout\ = (\RT[0]~input_o\ & ((\regs[9][28]~q\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((\regs[8][28]~q\ & !\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[9][28]~q\,
	datac => \regs[8][28]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux35~10_combout\);

-- Location: LCCOMB_X18_Y16_N0
\Mux35~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~11_combout\ = (\Mux35~10_combout\ & (((\regs[11][28]~q\) # (!\RT[1]~input_o\)))) # (!\Mux35~10_combout\ & (\regs[10][28]~q\ & ((\RT[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[10][28]~q\,
	datab => \Mux35~10_combout\,
	datac => \regs[11][28]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux35~11_combout\);

-- Location: LCCOMB_X14_Y21_N30
\Mux35~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~17_combout\ = (\RT[1]~input_o\ & ((\regs[14][28]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[12][28]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[14][28]~q\,
	datac => \regs[12][28]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux35~17_combout\);

-- Location: LCCOMB_X16_Y17_N14
\Mux35~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~18_combout\ = (\RT[0]~input_o\ & ((\Mux35~17_combout\ & (\regs[15][28]~q\)) # (!\Mux35~17_combout\ & ((\regs[13][28]~q\))))) # (!\RT[0]~input_o\ & (((\Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[15][28]~q\,
	datac => \regs[13][28]~q\,
	datad => \Mux35~17_combout\,
	combout => \Mux35~18_combout\);

-- Location: LCCOMB_X23_Y14_N10
\Mux35~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~14_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[1][28]~q\))) # (!\RT[0]~input_o\ & (\regs[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][28]~q\,
	datad => \regs[1][28]~q\,
	combout => \Mux35~14_combout\);

-- Location: LCCOMB_X23_Y12_N24
\Mux35~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~15_combout\ = (\RT[1]~input_o\ & ((\Mux35~14_combout\ & (\regs[3][28]~q\)) # (!\Mux35~14_combout\ & ((\regs[2][28]~q\))))) # (!\RT[1]~input_o\ & (\Mux35~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux35~14_combout\,
	datac => \regs[3][28]~q\,
	datad => \regs[2][28]~q\,
	combout => \Mux35~15_combout\);

-- Location: LCCOMB_X16_Y22_N10
\Mux35~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~12_combout\ = (\RT[1]~input_o\ & ((\regs[6][28]~q\) # ((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & (((\regs[4][28]~q\ & !\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[6][28]~q\,
	datac => \regs[4][28]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux35~12_combout\);

-- Location: LCCOMB_X16_Y20_N16
\Mux35~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~13_combout\ = (\RT[0]~input_o\ & ((\Mux35~12_combout\ & (\regs[7][28]~q\)) # (!\Mux35~12_combout\ & ((\regs[5][28]~q\))))) # (!\RT[0]~input_o\ & (\Mux35~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux35~12_combout\,
	datac => \regs[7][28]~q\,
	datad => \regs[5][28]~q\,
	combout => \Mux35~13_combout\);

-- Location: LCCOMB_X16_Y17_N20
\Mux35~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~16_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\) # (\Mux35~13_combout\)))) # (!\RT[2]~input_o\ & (\Mux35~15_combout\ & (!\RT[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux35~15_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux35~13_combout\,
	combout => \Mux35~16_combout\);

-- Location: LCCOMB_X16_Y17_N6
\Mux35~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~19_combout\ = (\RT[3]~input_o\ & ((\Mux35~16_combout\ & ((\Mux35~18_combout\))) # (!\Mux35~16_combout\ & (\Mux35~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~11_combout\,
	datab => \Mux35~18_combout\,
	datac => \RT[3]~input_o\,
	datad => \Mux35~16_combout\,
	combout => \Mux35~19_combout\);

-- Location: LCCOMB_X16_Y14_N26
\Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[26][28]~q\)) # (!\RT[3]~input_o\ & ((\regs[18][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[26][28]~q\,
	datac => \regs[18][28]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux35~0_combout\);

-- Location: LCCOMB_X14_Y13_N14
\Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~1_combout\ = (\RT[2]~input_o\ & ((\Mux35~0_combout\ & ((\regs[30][28]~q\))) # (!\Mux35~0_combout\ & (\regs[22][28]~q\)))) # (!\RT[2]~input_o\ & (((\Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[22][28]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[30][28]~q\,
	datad => \Mux35~0_combout\,
	combout => \Mux35~1_combout\);

-- Location: LCCOMB_X16_Y19_N10
\Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][28]~q\))) # (!\RT[2]~input_o\ & (\regs[17][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][28]~q\,
	datad => \regs[21][28]~q\,
	combout => \Mux35~2_combout\);

-- Location: LCCOMB_X23_Y17_N22
\Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = (\RT[3]~input_o\ & ((\Mux35~2_combout\ & ((\regs[29][28]~q\))) # (!\Mux35~2_combout\ & (\regs[25][28]~q\)))) # (!\RT[3]~input_o\ & (((\Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][28]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[29][28]~q\,
	datad => \Mux35~2_combout\,
	combout => \Mux35~3_combout\);

-- Location: LCCOMB_X17_Y12_N12
\Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~4_combout\ = (\RT[3]~input_o\ & ((\regs[24][28]~q\) # ((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & (((\regs[16][28]~q\ & !\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[24][28]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[16][28]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux35~4_combout\);

-- Location: LCCOMB_X16_Y13_N10
\Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~5_combout\ = (\RT[2]~input_o\ & ((\Mux35~4_combout\ & ((\regs[28][28]~q\))) # (!\Mux35~4_combout\ & (\regs[20][28]~q\)))) # (!\RT[2]~input_o\ & (((\Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[20][28]~q\,
	datac => \regs[28][28]~q\,
	datad => \Mux35~4_combout\,
	combout => \Mux35~5_combout\);

-- Location: LCCOMB_X16_Y17_N24
\Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~6_combout\ = (\RT[0]~input_o\ & ((\Mux35~3_combout\) # ((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & (((!\RT[1]~input_o\ & \Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \Mux35~3_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux35~5_combout\,
	combout => \Mux35~6_combout\);

-- Location: LCCOMB_X16_Y18_N24
\Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][28]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][28]~q\,
	datad => \regs[23][28]~q\,
	combout => \Mux35~7_combout\);

-- Location: LCCOMB_X14_Y18_N18
\Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~8_combout\ = (\RT[3]~input_o\ & ((\Mux35~7_combout\ & ((\regs[31][28]~q\))) # (!\Mux35~7_combout\ & (\regs[27][28]~q\)))) # (!\RT[3]~input_o\ & (((\Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][28]~q\,
	datac => \regs[31][28]~q\,
	datad => \Mux35~7_combout\,
	combout => \Mux35~8_combout\);

-- Location: LCCOMB_X16_Y17_N18
\Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~9_combout\ = (\Mux35~6_combout\ & (((\Mux35~8_combout\) # (!\RT[1]~input_o\)))) # (!\Mux35~6_combout\ & (\Mux35~1_combout\ & (\RT[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~1_combout\,
	datab => \Mux35~6_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux35~8_combout\,
	combout => \Mux35~9_combout\);

-- Location: LCCOMB_X16_Y17_N0
\Mux35~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~20_combout\ = (\RT[4]~input_o\ & ((\Mux35~9_combout\))) # (!\RT[4]~input_o\ & (\Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux35~19_combout\,
	datac => \RT[4]~input_o\,
	datad => \Mux35~9_combout\,
	combout => \Mux35~20_combout\);

-- Location: LCCOMB_X23_Y14_N14
\Mux34~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~14_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[2][29]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[0][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[0][29]~q\,
	datad => \regs[2][29]~q\,
	combout => \Mux34~14_combout\);

-- Location: LCCOMB_X23_Y12_N28
\Mux34~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~15_combout\ = (\RT[0]~input_o\ & ((\Mux34~14_combout\ & ((\regs[3][29]~q\))) # (!\Mux34~14_combout\ & (\regs[1][29]~q\)))) # (!\RT[0]~input_o\ & (((\Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][29]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[3][29]~q\,
	datad => \Mux34~14_combout\,
	combout => \Mux34~15_combout\);

-- Location: LCCOMB_X19_Y14_N12
\Mux34~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~12_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[10][29]~q\))) # (!\RT[1]~input_o\ & (\regs[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][29]~q\,
	datad => \regs[10][29]~q\,
	combout => \Mux34~12_combout\);

-- Location: LCCOMB_X19_Y13_N22
\Mux34~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~13_combout\ = (\Mux34~12_combout\ & (((\regs[11][29]~q\)) # (!\RT[0]~input_o\))) # (!\Mux34~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][29]~q\,
	datad => \regs[9][29]~q\,
	combout => \Mux34~13_combout\);

-- Location: LCCOMB_X16_Y11_N20
\Mux34~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~16_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\Mux34~13_combout\))) # (!\RT[3]~input_o\ & (\Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \Mux34~15_combout\,
	datad => \Mux34~13_combout\,
	combout => \Mux34~16_combout\);

-- Location: LCCOMB_X18_Y20_N10
\Mux34~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[5][29]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[4][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[4][29]~q\,
	datad => \regs[5][29]~q\,
	combout => \Mux34~10_combout\);

-- Location: LCCOMB_X16_Y20_N28
\Mux34~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~11_combout\ = (\Mux34~10_combout\ & (((\regs[7][29]~q\)) # (!\RT[1]~input_o\))) # (!\Mux34~10_combout\ & (\RT[1]~input_o\ & ((\regs[6][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~10_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[7][29]~q\,
	datad => \regs[6][29]~q\,
	combout => \Mux34~11_combout\);

-- Location: LCCOMB_X14_Y21_N8
\Mux34~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~17_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[13][29]~q\))) # (!\RT[0]~input_o\ & (\regs[12][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][29]~q\,
	datad => \regs[13][29]~q\,
	combout => \Mux34~17_combout\);

-- Location: LCCOMB_X16_Y11_N8
\Mux34~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~18_combout\ = (\RT[1]~input_o\ & ((\Mux34~17_combout\ & (\regs[15][29]~q\)) # (!\Mux34~17_combout\ & ((\regs[14][29]~q\))))) # (!\RT[1]~input_o\ & (((\Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[15][29]~q\,
	datac => \regs[14][29]~q\,
	datad => \Mux34~17_combout\,
	combout => \Mux34~18_combout\);

-- Location: LCCOMB_X16_Y11_N22
\Mux34~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~19_combout\ = (\RT[2]~input_o\ & ((\Mux34~16_combout\ & ((\Mux34~18_combout\))) # (!\Mux34~16_combout\ & (\Mux34~11_combout\)))) # (!\RT[2]~input_o\ & (\Mux34~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux34~16_combout\,
	datac => \Mux34~11_combout\,
	datad => \Mux34~18_combout\,
	combout => \Mux34~19_combout\);

-- Location: LCCOMB_X21_Y17_N0
\Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~7_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[27][29]~q\)) # (!\RT[3]~input_o\ & ((\regs[19][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[27][29]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[19][29]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux34~7_combout\);

-- Location: LCCOMB_X19_Y18_N24
\Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~8_combout\ = (\Mux34~7_combout\ & (((\regs[31][29]~q\) # (!\RT[2]~input_o\)))) # (!\Mux34~7_combout\ & (\regs[23][29]~q\ & ((\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[23][29]~q\,
	datab => \Mux34~7_combout\,
	datac => \regs[31][29]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux34~8_combout\);

-- Location: LCCOMB_X17_Y16_N30
\Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][29]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][29]~q\,
	datad => \regs[25][29]~q\,
	combout => \Mux34~0_combout\);

-- Location: LCCOMB_X13_Y13_N28
\Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~1_combout\ = (\Mux34~0_combout\ & (((\regs[29][29]~q\)) # (!\RT[2]~input_o\))) # (!\Mux34~0_combout\ & (\RT[2]~input_o\ & ((\regs[21][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~0_combout\,
	datab => \RT[2]~input_o\,
	datac => \regs[29][29]~q\,
	datad => \regs[21][29]~q\,
	combout => \Mux34~1_combout\);

-- Location: LCCOMB_X17_Y12_N16
\Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~4_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\)))) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & (\regs[20][29]~q\)) # (!\RT[2]~input_o\ & ((\regs[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[20][29]~q\,
	datac => \regs[16][29]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux34~4_combout\);

-- Location: LCCOMB_X16_Y12_N10
\Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~5_combout\ = (\RT[3]~input_o\ & ((\Mux34~4_combout\ & ((\regs[28][29]~q\))) # (!\Mux34~4_combout\ & (\regs[24][29]~q\)))) # (!\RT[3]~input_o\ & (((\Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[24][29]~q\,
	datac => \regs[28][29]~q\,
	datad => \Mux34~4_combout\,
	combout => \Mux34~5_combout\);

-- Location: LCCOMB_X16_Y14_N30
\Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[22][29]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[18][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][29]~q\,
	datad => \regs[22][29]~q\,
	combout => \Mux34~2_combout\);

-- Location: LCCOMB_X16_Y11_N16
\Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~3_combout\ = (\RT[3]~input_o\ & ((\Mux34~2_combout\ & ((\regs[30][29]~q\))) # (!\Mux34~2_combout\ & (\regs[26][29]~q\)))) # (!\RT[3]~input_o\ & (((\Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[26][29]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[30][29]~q\,
	datad => \Mux34~2_combout\,
	combout => \Mux34~3_combout\);

-- Location: LCCOMB_X16_Y11_N0
\Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~6_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\Mux34~3_combout\))) # (!\RT[1]~input_o\ & (\Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \Mux34~5_combout\,
	datad => \Mux34~3_combout\,
	combout => \Mux34~6_combout\);

-- Location: LCCOMB_X16_Y11_N18
\Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~9_combout\ = (\RT[0]~input_o\ & ((\Mux34~6_combout\ & (\Mux34~8_combout\)) # (!\Mux34~6_combout\ & ((\Mux34~1_combout\))))) # (!\RT[0]~input_o\ & (((\Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux34~8_combout\,
	datab => \Mux34~1_combout\,
	datac => \RT[0]~input_o\,
	datad => \Mux34~6_combout\,
	combout => \Mux34~9_combout\);

-- Location: LCCOMB_X16_Y11_N24
\Mux34~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~20_combout\ = (\RT[4]~input_o\ & ((\Mux34~9_combout\))) # (!\RT[4]~input_o\ & (\Mux34~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RT[4]~input_o\,
	datac => \Mux34~19_combout\,
	datad => \Mux34~9_combout\,
	combout => \Mux34~20_combout\);

-- Location: LCCOMB_X18_Y13_N28
\Mux33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~10_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\regs[9][30]~q\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & (\regs[8][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[8][30]~q\,
	datad => \regs[9][30]~q\,
	combout => \Mux33~10_combout\);

-- Location: LCCOMB_X18_Y16_N28
\Mux33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~11_combout\ = (\RT[1]~input_o\ & ((\Mux33~10_combout\ & (\regs[11][30]~q\)) # (!\Mux33~10_combout\ & ((\regs[10][30]~q\))))) # (!\RT[1]~input_o\ & (\Mux33~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux33~10_combout\,
	datac => \regs[11][30]~q\,
	datad => \regs[10][30]~q\,
	combout => \Mux33~11_combout\);

-- Location: LCCOMB_X14_Y21_N28
\Mux33~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~17_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\regs[14][30]~q\)) # (!\RT[1]~input_o\ & ((\regs[12][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[14][30]~q\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][30]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux33~17_combout\);

-- Location: LCCOMB_X19_Y20_N30
\Mux33~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~18_combout\ = (\RT[0]~input_o\ & ((\Mux33~17_combout\ & (\regs[15][30]~q\)) # (!\Mux33~17_combout\ & ((\regs[13][30]~q\))))) # (!\RT[0]~input_o\ & (((\Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[15][30]~q\,
	datac => \regs[13][30]~q\,
	datad => \Mux33~17_combout\,
	combout => \Mux33~18_combout\);

-- Location: LCCOMB_X21_Y14_N4
\Mux33~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~14_combout\ = (\RT[1]~input_o\ & (((\RT[0]~input_o\)))) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & (\regs[1][30]~q\)) # (!\RT[0]~input_o\ & ((\regs[0][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[1][30]~q\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][30]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux33~14_combout\);

-- Location: LCCOMB_X21_Y13_N26
\Mux33~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~15_combout\ = (\Mux33~14_combout\ & (((\regs[3][30]~q\)) # (!\RT[1]~input_o\))) # (!\Mux33~14_combout\ & (\RT[1]~input_o\ & ((\regs[2][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~14_combout\,
	datab => \RT[1]~input_o\,
	datac => \regs[3][30]~q\,
	datad => \regs[2][30]~q\,
	combout => \Mux33~15_combout\);

-- Location: LCCOMB_X12_Y20_N2
\Mux33~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~12_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\regs[6][30]~q\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\regs[4][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][30]~q\,
	datad => \regs[6][30]~q\,
	combout => \Mux33~12_combout\);

-- Location: LCCOMB_X13_Y20_N16
\Mux33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~13_combout\ = (\Mux33~12_combout\ & (((\regs[7][30]~q\) # (!\RT[0]~input_o\)))) # (!\Mux33~12_combout\ & (\regs[5][30]~q\ & ((\RT[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[5][30]~q\,
	datab => \Mux33~12_combout\,
	datac => \regs[7][30]~q\,
	datad => \RT[0]~input_o\,
	combout => \Mux33~13_combout\);

-- Location: LCCOMB_X19_Y20_N20
\Mux33~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~16_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\Mux33~13_combout\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\Mux33~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \Mux33~15_combout\,
	datad => \Mux33~13_combout\,
	combout => \Mux33~16_combout\);

-- Location: LCCOMB_X19_Y20_N6
\Mux33~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~19_combout\ = (\RT[3]~input_o\ & ((\Mux33~16_combout\ & ((\Mux33~18_combout\))) # (!\Mux33~16_combout\ & (\Mux33~11_combout\)))) # (!\RT[3]~input_o\ & (((\Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux33~11_combout\,
	datac => \Mux33~18_combout\,
	datad => \Mux33~16_combout\,
	combout => \Mux33~19_combout\);

-- Location: LCCOMB_X16_Y14_N10
\Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[26][30]~q\))) # (!\RT[3]~input_o\ & (\regs[18][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[18][30]~q\,
	datad => \regs[26][30]~q\,
	combout => \Mux33~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = (\RT[2]~input_o\ & ((\Mux33~0_combout\ & (\regs[30][30]~q\)) # (!\Mux33~0_combout\ & ((\regs[22][30]~q\))))) # (!\RT[2]~input_o\ & (\Mux33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \Mux33~0_combout\,
	datac => \regs[30][30]~q\,
	datad => \regs[22][30]~q\,
	combout => \Mux33~1_combout\);

-- Location: LCCOMB_X16_Y19_N22
\Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[21][30]~q\))) # (!\RT[2]~input_o\ & (\regs[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][30]~q\,
	datad => \regs[21][30]~q\,
	combout => \Mux33~2_combout\);

-- Location: LCCOMB_X17_Y19_N0
\Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = (\RT[3]~input_o\ & ((\Mux33~2_combout\ & ((\regs[29][30]~q\))) # (!\Mux33~2_combout\ & (\regs[25][30]~q\)))) # (!\RT[3]~input_o\ & (((\Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[25][30]~q\,
	datab => \RT[3]~input_o\,
	datac => \regs[29][30]~q\,
	datad => \Mux33~2_combout\,
	combout => \Mux33~3_combout\);

-- Location: LCCOMB_X18_Y12_N12
\Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = (\RT[2]~input_o\ & (((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & (\regs[24][30]~q\)) # (!\RT[3]~input_o\ & ((\regs[16][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[24][30]~q\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][30]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux33~4_combout\);

-- Location: LCCOMB_X19_Y11_N14
\Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~5_combout\ = (\RT[2]~input_o\ & ((\Mux33~4_combout\ & ((\regs[28][30]~q\))) # (!\Mux33~4_combout\ & (\regs[20][30]~q\)))) # (!\RT[2]~input_o\ & (((\Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[20][30]~q\,
	datac => \regs[28][30]~q\,
	datad => \Mux33~4_combout\,
	combout => \Mux33~5_combout\);

-- Location: LCCOMB_X19_Y20_N0
\Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~6_combout\ = (\RT[0]~input_o\ & ((\RT[1]~input_o\) # ((\Mux33~3_combout\)))) # (!\RT[0]~input_o\ & (!\RT[1]~input_o\ & ((\Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \Mux33~3_combout\,
	datad => \Mux33~5_combout\,
	combout => \Mux33~6_combout\);

-- Location: LCCOMB_X16_Y18_N12
\Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~7_combout\ = (\RT[2]~input_o\ & ((\RT[3]~input_o\) # ((\regs[23][30]~q\)))) # (!\RT[2]~input_o\ & (!\RT[3]~input_o\ & (\regs[19][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][30]~q\,
	datad => \regs[23][30]~q\,
	combout => \Mux33~7_combout\);

-- Location: LCCOMB_X21_Y19_N16
\Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~8_combout\ = (\RT[3]~input_o\ & ((\Mux33~7_combout\ & ((\regs[31][30]~q\))) # (!\Mux33~7_combout\ & (\regs[27][30]~q\)))) # (!\RT[3]~input_o\ & (((\Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \regs[27][30]~q\,
	datac => \regs[31][30]~q\,
	datad => \Mux33~7_combout\,
	combout => \Mux33~8_combout\);

-- Location: LCCOMB_X19_Y20_N18
\Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~9_combout\ = (\Mux33~6_combout\ & (((\Mux33~8_combout\) # (!\RT[1]~input_o\)))) # (!\Mux33~6_combout\ & (\Mux33~1_combout\ & (\RT[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~1_combout\,
	datab => \Mux33~6_combout\,
	datac => \RT[1]~input_o\,
	datad => \Mux33~8_combout\,
	combout => \Mux33~9_combout\);

-- Location: LCCOMB_X19_Y20_N16
\Mux33~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~20_combout\ = (\RT[4]~input_o\ & ((\Mux33~9_combout\))) # (!\RT[4]~input_o\ & (\Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~19_combout\,
	datab => \RT[4]~input_o\,
	datac => \Mux33~9_combout\,
	combout => \Mux33~20_combout\);

-- Location: LCCOMB_X14_Y20_N14
\Mux32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~10_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[5][31]~q\))) # (!\RT[0]~input_o\ & (\regs[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[4][31]~q\,
	datad => \regs[5][31]~q\,
	combout => \Mux32~10_combout\);

-- Location: LCCOMB_X17_Y17_N14
\Mux32~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~11_combout\ = (\RT[1]~input_o\ & ((\Mux32~10_combout\ & (\regs[7][31]~q\)) # (!\Mux32~10_combout\ & ((\regs[6][31]~q\))))) # (!\RT[1]~input_o\ & (\Mux32~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \Mux32~10_combout\,
	datac => \regs[7][31]~q\,
	datad => \regs[6][31]~q\,
	combout => \Mux32~11_combout\);

-- Location: LCCOMB_X13_Y12_N4
\Mux32~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~17_combout\ = (\RT[1]~input_o\ & (\RT[0]~input_o\)) # (!\RT[1]~input_o\ & ((\RT[0]~input_o\ & ((\regs[13][31]~q\))) # (!\RT[0]~input_o\ & (\regs[12][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \regs[12][31]~q\,
	datad => \regs[13][31]~q\,
	combout => \Mux32~17_combout\);

-- Location: LCCOMB_X14_Y14_N14
\Mux32~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~18_combout\ = (\RT[1]~input_o\ & ((\Mux32~17_combout\ & (\regs[15][31]~q\)) # (!\Mux32~17_combout\ & ((\regs[14][31]~q\))))) # (!\RT[1]~input_o\ & (((\Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \regs[15][31]~q\,
	datac => \regs[14][31]~q\,
	datad => \Mux32~17_combout\,
	combout => \Mux32~18_combout\);

-- Location: LCCOMB_X23_Y16_N12
\Mux32~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~14_combout\ = (\RT[0]~input_o\ & (\RT[1]~input_o\)) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & ((\regs[2][31]~q\))) # (!\RT[1]~input_o\ & (\regs[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \RT[1]~input_o\,
	datac => \regs[0][31]~q\,
	datad => \regs[2][31]~q\,
	combout => \Mux32~14_combout\);

-- Location: LCCOMB_X22_Y16_N4
\Mux32~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~15_combout\ = (\RT[0]~input_o\ & ((\Mux32~14_combout\ & ((\regs[3][31]~q\))) # (!\Mux32~14_combout\ & (\regs[1][31]~q\)))) # (!\RT[0]~input_o\ & (((\Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[1][31]~q\,
	datac => \regs[3][31]~q\,
	datad => \Mux32~14_combout\,
	combout => \Mux32~15_combout\);

-- Location: LCCOMB_X19_Y14_N16
\Mux32~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~12_combout\ = (\RT[0]~input_o\ & (((\RT[1]~input_o\)))) # (!\RT[0]~input_o\ & ((\RT[1]~input_o\ & (\regs[10][31]~q\)) # (!\RT[1]~input_o\ & ((\regs[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[0]~input_o\,
	datab => \regs[10][31]~q\,
	datac => \regs[8][31]~q\,
	datad => \RT[1]~input_o\,
	combout => \Mux32~12_combout\);

-- Location: LCCOMB_X26_Y14_N18
\Mux32~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~13_combout\ = (\Mux32~12_combout\ & (((\regs[11][31]~q\)) # (!\RT[0]~input_o\))) # (!\Mux32~12_combout\ & (\RT[0]~input_o\ & ((\regs[9][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~12_combout\,
	datab => \RT[0]~input_o\,
	datac => \regs[11][31]~q\,
	datad => \regs[9][31]~q\,
	combout => \Mux32~13_combout\);

-- Location: LCCOMB_X14_Y14_N12
\Mux32~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~16_combout\ = (\RT[3]~input_o\ & (((\RT[2]~input_o\) # (\Mux32~13_combout\)))) # (!\RT[3]~input_o\ & (\Mux32~15_combout\ & (!\RT[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux32~15_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux32~13_combout\,
	combout => \Mux32~16_combout\);

-- Location: LCCOMB_X14_Y14_N22
\Mux32~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~19_combout\ = (\RT[2]~input_o\ & ((\Mux32~16_combout\ & ((\Mux32~18_combout\))) # (!\Mux32~16_combout\ & (\Mux32~11_combout\)))) # (!\RT[2]~input_o\ & (((\Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~11_combout\,
	datab => \Mux32~18_combout\,
	datac => \RT[2]~input_o\,
	datad => \Mux32~16_combout\,
	combout => \Mux32~19_combout\);

-- Location: LCCOMB_X18_Y15_N20
\Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = (\RT[3]~input_o\ & ((\RT[2]~input_o\) # ((\regs[25][31]~q\)))) # (!\RT[3]~input_o\ & (!\RT[2]~input_o\ & (\regs[17][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[17][31]~q\,
	datad => \regs[25][31]~q\,
	combout => \Mux32~0_combout\);

-- Location: LCCOMB_X19_Y15_N12
\Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~1_combout\ = (\Mux32~0_combout\ & (((\regs[29][31]~q\) # (!\RT[2]~input_o\)))) # (!\Mux32~0_combout\ & (\regs[21][31]~q\ & ((\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[21][31]~q\,
	datab => \Mux32~0_combout\,
	datac => \regs[29][31]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux32~1_combout\);

-- Location: LCCOMB_X21_Y18_N28
\Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~7_combout\ = (\RT[2]~input_o\ & (\RT[3]~input_o\)) # (!\RT[2]~input_o\ & ((\RT[3]~input_o\ & ((\regs[27][31]~q\))) # (!\RT[3]~input_o\ & (\regs[19][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \RT[3]~input_o\,
	datac => \regs[19][31]~q\,
	datad => \regs[27][31]~q\,
	combout => \Mux32~7_combout\);

-- Location: LCCOMB_X18_Y17_N2
\Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~8_combout\ = (\Mux32~7_combout\ & (((\regs[31][31]~q\) # (!\RT[2]~input_o\)))) # (!\Mux32~7_combout\ & (\regs[23][31]~q\ & ((\RT[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~7_combout\,
	datab => \regs[23][31]~q\,
	datac => \regs[31][31]~q\,
	datad => \RT[2]~input_o\,
	combout => \Mux32~8_combout\);

-- Location: LCCOMB_X23_Y11_N26
\Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~4_combout\ = (\RT[3]~input_o\ & (\RT[2]~input_o\)) # (!\RT[3]~input_o\ & ((\RT[2]~input_o\ & ((\regs[20][31]~q\))) # (!\RT[2]~input_o\ & (\regs[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \RT[2]~input_o\,
	datac => \regs[16][31]~q\,
	datad => \regs[20][31]~q\,
	combout => \Mux32~4_combout\);

-- Location: LCCOMB_X16_Y12_N14
\Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~5_combout\ = (\RT[3]~input_o\ & ((\Mux32~4_combout\ & (\regs[28][31]~q\)) # (!\Mux32~4_combout\ & ((\regs[24][31]~q\))))) # (!\RT[3]~input_o\ & (\Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[3]~input_o\,
	datab => \Mux32~4_combout\,
	datac => \regs[28][31]~q\,
	datad => \regs[24][31]~q\,
	combout => \Mux32~5_combout\);

-- Location: LCCOMB_X12_Y13_N12
\Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~2_combout\ = (\RT[2]~input_o\ & ((\regs[22][31]~q\) # ((\RT[3]~input_o\)))) # (!\RT[2]~input_o\ & (((\regs[18][31]~q\ & !\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[2]~input_o\,
	datab => \regs[22][31]~q\,
	datac => \regs[18][31]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux32~2_combout\);

-- Location: LCCOMB_X13_Y14_N8
\Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~3_combout\ = (\Mux32~2_combout\ & (((\regs[30][31]~q\) # (!\RT[3]~input_o\)))) # (!\Mux32~2_combout\ & (\regs[26][31]~q\ & ((\RT[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regs[26][31]~q\,
	datab => \Mux32~2_combout\,
	datac => \regs[30][31]~q\,
	datad => \RT[3]~input_o\,
	combout => \Mux32~3_combout\);

-- Location: LCCOMB_X14_Y14_N0
\Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~6_combout\ = (\RT[1]~input_o\ & ((\RT[0]~input_o\) # ((\Mux32~3_combout\)))) # (!\RT[1]~input_o\ & (!\RT[0]~input_o\ & (\Mux32~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RT[1]~input_o\,
	datab => \RT[0]~input_o\,
	datac => \Mux32~5_combout\,
	datad => \Mux32~3_combout\,
	combout => \Mux32~6_combout\);

-- Location: LCCOMB_X14_Y14_N26
\Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~9_combout\ = (\RT[0]~input_o\ & ((\Mux32~6_combout\ & ((\Mux32~8_combout\))) # (!\Mux32~6_combout\ & (\Mux32~1_combout\)))) # (!\RT[0]~input_o\ & (((\Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~1_combout\,
	datab => \RT[0]~input_o\,
	datac => \Mux32~8_combout\,
	datad => \Mux32~6_combout\,
	combout => \Mux32~9_combout\);

-- Location: LCCOMB_X14_Y14_N24
\Mux32~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~20_combout\ = (\RT[4]~input_o\ & ((\Mux32~9_combout\))) # (!\RT[4]~input_o\ & (\Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux32~19_combout\,
	datac => \Mux32~9_combout\,
	datad => \RT[4]~input_o\,
	combout => \Mux32~20_combout\);

ww_leituraRS(0) <= \leituraRS[0]~output_o\;

ww_leituraRS(1) <= \leituraRS[1]~output_o\;

ww_leituraRS(2) <= \leituraRS[2]~output_o\;

ww_leituraRS(3) <= \leituraRS[3]~output_o\;

ww_leituraRS(4) <= \leituraRS[4]~output_o\;

ww_leituraRS(5) <= \leituraRS[5]~output_o\;

ww_leituraRS(6) <= \leituraRS[6]~output_o\;

ww_leituraRS(7) <= \leituraRS[7]~output_o\;

ww_leituraRS(8) <= \leituraRS[8]~output_o\;

ww_leituraRS(9) <= \leituraRS[9]~output_o\;

ww_leituraRS(10) <= \leituraRS[10]~output_o\;

ww_leituraRS(11) <= \leituraRS[11]~output_o\;

ww_leituraRS(12) <= \leituraRS[12]~output_o\;

ww_leituraRS(13) <= \leituraRS[13]~output_o\;

ww_leituraRS(14) <= \leituraRS[14]~output_o\;

ww_leituraRS(15) <= \leituraRS[15]~output_o\;

ww_leituraRS(16) <= \leituraRS[16]~output_o\;

ww_leituraRS(17) <= \leituraRS[17]~output_o\;

ww_leituraRS(18) <= \leituraRS[18]~output_o\;

ww_leituraRS(19) <= \leituraRS[19]~output_o\;

ww_leituraRS(20) <= \leituraRS[20]~output_o\;

ww_leituraRS(21) <= \leituraRS[21]~output_o\;

ww_leituraRS(22) <= \leituraRS[22]~output_o\;

ww_leituraRS(23) <= \leituraRS[23]~output_o\;

ww_leituraRS(24) <= \leituraRS[24]~output_o\;

ww_leituraRS(25) <= \leituraRS[25]~output_o\;

ww_leituraRS(26) <= \leituraRS[26]~output_o\;

ww_leituraRS(27) <= \leituraRS[27]~output_o\;

ww_leituraRS(28) <= \leituraRS[28]~output_o\;

ww_leituraRS(29) <= \leituraRS[29]~output_o\;

ww_leituraRS(30) <= \leituraRS[30]~output_o\;

ww_leituraRS(31) <= \leituraRS[31]~output_o\;

ww_leituraRT(0) <= \leituraRT[0]~output_o\;

ww_leituraRT(1) <= \leituraRT[1]~output_o\;

ww_leituraRT(2) <= \leituraRT[2]~output_o\;

ww_leituraRT(3) <= \leituraRT[3]~output_o\;

ww_leituraRT(4) <= \leituraRT[4]~output_o\;

ww_leituraRT(5) <= \leituraRT[5]~output_o\;

ww_leituraRT(6) <= \leituraRT[6]~output_o\;

ww_leituraRT(7) <= \leituraRT[7]~output_o\;

ww_leituraRT(8) <= \leituraRT[8]~output_o\;

ww_leituraRT(9) <= \leituraRT[9]~output_o\;

ww_leituraRT(10) <= \leituraRT[10]~output_o\;

ww_leituraRT(11) <= \leituraRT[11]~output_o\;

ww_leituraRT(12) <= \leituraRT[12]~output_o\;

ww_leituraRT(13) <= \leituraRT[13]~output_o\;

ww_leituraRT(14) <= \leituraRT[14]~output_o\;

ww_leituraRT(15) <= \leituraRT[15]~output_o\;

ww_leituraRT(16) <= \leituraRT[16]~output_o\;

ww_leituraRT(17) <= \leituraRT[17]~output_o\;

ww_leituraRT(18) <= \leituraRT[18]~output_o\;

ww_leituraRT(19) <= \leituraRT[19]~output_o\;

ww_leituraRT(20) <= \leituraRT[20]~output_o\;

ww_leituraRT(21) <= \leituraRT[21]~output_o\;

ww_leituraRT(22) <= \leituraRT[22]~output_o\;

ww_leituraRT(23) <= \leituraRT[23]~output_o\;

ww_leituraRT(24) <= \leituraRT[24]~output_o\;

ww_leituraRT(25) <= \leituraRT[25]~output_o\;

ww_leituraRT(26) <= \leituraRT[26]~output_o\;

ww_leituraRT(27) <= \leituraRT[27]~output_o\;

ww_leituraRT(28) <= \leituraRT[28]~output_o\;

ww_leituraRT(29) <= \leituraRT[29]~output_o\;

ww_leituraRT(30) <= \leituraRT[30]~output_o\;

ww_leituraRT(31) <= \leituraRT[31]~output_o\;
END structure;


