
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 793.227 ; gain = 234.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/top.v:21]
INFO: [Synth 8-6157] synthesizing module 'clockdiv' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/clockdiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clockdiv' (1#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/clockdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'MIPS' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/MIPS.v:21]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/InstructionMemory.v:21]
INFO: [Synth 8-3876] $readmem data file 'insmem_h.txt' is read successfully [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/InstructionMemory.v:30]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/InstructionMemory.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/RegisterFile.v:21]
INFO: [Synth 8-6157] synthesizing module 'reg_half' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/reg_half.v:40]
INFO: [Synth 8-6155] done synthesizing module 'reg_half' (3#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/reg_half.v:40]
WARNING: [Synth 8-7023] instance 'i_portA' of module 'reg_half' has 7 connections declared, but only 6 given [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/RegisterFile.v:39]
WARNING: [Synth 8-7023] instance 'i_portB' of module 'reg_half' has 7 connections declared, but only 6 given [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/RegisterFile.v:47]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/RegisterFile.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/ALU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/ALU.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/MIPS.v:131]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/DataMemory.v:21]
INFO: [Synth 8-3876] $readmem data file 'datamem_h.txt' is read successfully [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/DataMemory.v:32]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (6#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/DataMemory.v:21]
WARNING: [Synth 8-689] width (6) of port connection 'CLK' does not match port width (1) of module 'DataMemory' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/MIPS.v:131]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (6) of module 'DataMemory' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/MIPS.v:131]
WARNING: [Synth 8-7023] instance 'i_dmem' of module 'DataMemory' has 5 connections declared, but only 2 given [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/MIPS.v:131]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/ControlUnit.v:21]
	Parameter OP_RTYPE bound to: 6'b000000 
	Parameter OP_LW bound to: 6'b100011 
	Parameter OP_SW bound to: 6'b101011 
	Parameter OP_BEQ bound to: 6'b000100 
	Parameter OP_ADDI bound to: 6'b001000 
	Parameter OP_J bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (7#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/ControlUnit.v:21]
WARNING: [Synth 8-3848] Net ReadData in module/entity MIPS does not have driver. [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/MIPS.v:60]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (8#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/MIPS.v:21]
WARNING: [Synth 8-3848] Net IOReadData in module/entity top does not have driver. [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/top.v:37]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/top.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 867.383 ; gain = 308.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 867.383 ; gain = 308.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 867.383 ; gain = 308.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 867.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/top.xdc]
Finished Parsing XDC File [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 958.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 958.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 958.316 ; gain = 399.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 958.316 ; gain = 399.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 958.316 ; gain = 399.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "InsArr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 958.316 ; gain = 399.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module clockdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module MIPS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element processor/i_dmem/DataArr_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DispReg_reg[27] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 958.316 ; gain = 399.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 958.316 ; gain = 399.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 958.316 ; gain = 399.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 969.102 ; gain = 409.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 984.906 ; gain = 425.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 984.906 ; gain = 425.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 984.906 ; gain = 425.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 984.906 ; gain = 425.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 984.906 ; gain = 425.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 984.906 ; gain = 425.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |reg_half      |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |reg_half    |     1|
|2     |reg_half__1 |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |    16|
|5     |LUT1        |     3|
|6     |LUT2        |    38|
|7     |LUT3        |     8|
|8     |LUT4        |    31|
|9     |LUT5        |    36|
|10    |LUT6        |    49|
|11    |FDCE        |    19|
|12    |FDPE        |     6|
|13    |IBUF        |     2|
|14    |OBUF        |    11|
+------+------------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |   348|
|2     |  ClockDiv  |clockdiv     |     5|
|3     |  processor |MIPS         |   304|
|4     |    i_alu   |ALU          |     9|
|5     |    i_regf  |RegisterFile |   274|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 984.906 ; gain = 425.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 984.906 ; gain = 334.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 984.906 ; gain = 425.684
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20190617 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design reg_half.ngc ...
WARNING:NetListWriters:298 - No output is written to reg_half.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file reg_half.edif ...
ngc2edif: Total memory usage is 4320232 kilobytes

Reading core file 'C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/reg_half.ngc' for (cell view 'reg_half', library 'work')
Parsing EDIF File [./.ngc2edfcache/reg_half_ngc_c0e1f768.edif]
Finished Parsing EDIF File [./.ngc2edfcache/reg_half_ngc_c0e1f768.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 984.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20190617
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 992.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  FD => FDRE: 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 992.660 ; gain = 689.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 992.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/noahs/Documents/ddca_labs/lab8/lab8_student_vivado/lab8/lab8.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  4 18:01:37 2022...
