// Seed: 2545567277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_30 = 1;
  assign id_10 = id_21 ? id_10 : id_3;
  assign id_27 = 1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    input wire id_8,
    output wire id_9,
    output wire id_10
    , id_32,
    input wire id_11,
    input tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input wire id_17,
    output wor id_18,
    output supply0 id_19,
    input supply0 id_20,
    output supply1 id_21,
    output supply1 id_22,
    input wire id_23,
    output uwire id_24,
    output uwire id_25,
    output tri id_26,
    input tri id_27,
    output tri0 id_28,
    output tri1 id_29,
    input tri0 id_30
);
  tri0 id_33 = id_16 >> id_8;
  module_0(
      id_32,
      id_32,
      id_32,
      id_33,
      id_32,
      id_32,
      id_32,
      id_32,
      id_33,
      id_33,
      id_32,
      id_32,
      id_32,
      id_32,
      id_33,
      id_32,
      id_32,
      id_32,
      id_32,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_32,
      id_33,
      id_33,
      id_33,
      id_33
  );
  assign id_7 = 1;
  wire id_34;
endmodule
