<stg><name>conv</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="2">
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="5" to="6">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="6" to="3">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0  %sum = alloca i32

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([121 x i32]* %a) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([121 x i32]* %b) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 0, i32* %sum

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i7 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:2  %next_mul = add i7 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %exitcond1 = icmp eq i4 %i, -5

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond1, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
:0  %sum_load = load i32* %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %c, i32 %sum_load) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i4 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="4">
<![CDATA[
.preheader:1  %j_cast1_cast = zext i4 %j to i7

]]></Node>
<StgValue><ssdm name="j_cast1_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %tmp_2 = add i7 %phi_mul, %j_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
.preheader:3  %tmp_2_cast = zext i7 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:4  %a_addr = getelementptr [121 x i32]* %a, i32 0, i32 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %b_addr = getelementptr [121 x i32]* %b, i32 0, i32 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %exitcond = icmp eq i4 %j, -5

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:8  %j_1 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
:1  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
:2  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
:1  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
:2  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = mul nsw i32 %b_load, %a_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:0  %sum_load_1 = load i32* %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sum_1 = add nsw i32 %tmp, %sum_load_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %sum_1, i32* %sum

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="c" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="sum" fromId="56" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="a" to="StgValue_8" fromId="53" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="58" toId="9">
</dataflow>
<dataflow id="62" from="b" to="StgValue_9" fromId="54" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="58" toId="10">
</dataflow>
<dataflow id="64" from="c" to="StgValue_10" fromId="55" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecTopModule" to="StgValue_11" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="conv_str" to="StgValue_11" fromId="67" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_69" to="StgValue_12" fromId="69" toId="12">
</dataflow>
<dataflow id="71" from="sum" to="StgValue_12" fromId="7" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_72" to="i" fromId="72" toId="14">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="StgValue_13" to="i" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="i_1" to="i" fromId="19" toId="14">
<BackEdge/>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="76" from="StgValue_37" to="i" fromId="37" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="78" from="StgValue_77" to="phi_mul" fromId="77" toId="15">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="79" from="StgValue_13" to="phi_mul" fromId="13" toId="15">
</dataflow>
<dataflow id="80" from="next_mul" to="phi_mul" fromId="16" toId="15">
<BackEdge/>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="StgValue_37" to="phi_mul" fromId="37" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="82" from="phi_mul" to="next_mul" fromId="15" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_83" to="next_mul" fromId="83" toId="16">
</dataflow>
<dataflow id="85" from="i" to="exitcond1" fromId="14" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="exitcond1" fromId="86" toId="17">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="88" toId="18">
</dataflow>
<dataflow id="91" from="StgValue_90" to="empty" fromId="90" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_90" to="empty" fromId="90" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_90" to="empty" fromId="90" toId="18">
</dataflow>
<dataflow id="94" from="i" to="i_1" fromId="14" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_95" to="i_1" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="exitcond1" to="StgValue_20" fromId="17" toId="20">
</dataflow>
<dataflow id="98" from="sum" to="sum_load" fromId="7" toId="22">
</dataflow>
<dataflow id="100" from="_ssdm_op_Write.ap_auto.i32P" to="StgValue_23" fromId="99" toId="23">
</dataflow>
<dataflow id="101" from="c" to="StgValue_23" fromId="55" toId="23">
</dataflow>
<dataflow id="102" from="sum_load" to="StgValue_23" fromId="22" toId="23">
</dataflow>
<dataflow id="103" from="j_1" to="j" fromId="33" toId="25">
<BackEdge/>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="StgValue_44" to="j" fromId="44" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="105" from="StgValue_72" to="j" fromId="72" toId="25">
<condition id="37">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="StgValue_21" to="j" fromId="21" toId="25">
</dataflow>
<dataflow id="107" from="j" to="j_cast1_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="108" from="phi_mul" to="tmp_2" fromId="15" toId="27">
</dataflow>
<dataflow id="109" from="j_cast1_cast" to="tmp_2" fromId="26" toId="27">
</dataflow>
<dataflow id="110" from="tmp_2" to="tmp_2_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="111" from="a" to="a_addr" fromId="53" toId="29">
</dataflow>
<dataflow id="112" from="StgValue_69" to="a_addr" fromId="69" toId="29">
</dataflow>
<dataflow id="113" from="tmp_2_cast" to="a_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="114" from="b" to="b_addr" fromId="54" toId="30">
</dataflow>
<dataflow id="115" from="StgValue_69" to="b_addr" fromId="69" toId="30">
</dataflow>
<dataflow id="116" from="tmp_2_cast" to="b_addr" fromId="28" toId="30">
</dataflow>
<dataflow id="117" from="j" to="exitcond" fromId="25" toId="31">
</dataflow>
<dataflow id="118" from="StgValue_86" to="exitcond" fromId="86" toId="31">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="88" toId="32">
</dataflow>
<dataflow id="120" from="StgValue_90" to="empty_3" fromId="90" toId="32">
</dataflow>
<dataflow id="121" from="StgValue_90" to="empty_3" fromId="90" toId="32">
</dataflow>
<dataflow id="122" from="StgValue_90" to="empty_3" fromId="90" toId="32">
</dataflow>
<dataflow id="123" from="j" to="j_1" fromId="25" toId="33">
</dataflow>
<dataflow id="124" from="StgValue_95" to="j_1" fromId="95" toId="33">
</dataflow>
<dataflow id="125" from="exitcond" to="StgValue_34" fromId="31" toId="34">
</dataflow>
<dataflow id="126" from="a_addr" to="a_load" fromId="29" toId="35">
</dataflow>
<dataflow id="127" from="b_addr" to="b_load" fromId="30" toId="36">
</dataflow>
<dataflow id="128" from="a_addr" to="a_load" fromId="29" toId="38">
</dataflow>
<dataflow id="129" from="b_addr" to="b_load" fromId="30" toId="39">
</dataflow>
<dataflow id="130" from="b_load" to="tmp" fromId="39" toId="40">
</dataflow>
<dataflow id="131" from="a_load" to="tmp" fromId="38" toId="40">
</dataflow>
<dataflow id="132" from="sum" to="sum_load_1" fromId="7" toId="41">
</dataflow>
<dataflow id="133" from="tmp" to="sum_1" fromId="40" toId="42">
</dataflow>
<dataflow id="134" from="sum_load_1" to="sum_1" fromId="41" toId="42">
</dataflow>
<dataflow id="135" from="sum_1" to="StgValue_43" fromId="42" toId="43">
</dataflow>
<dataflow id="136" from="sum" to="StgValue_43" fromId="7" toId="43">
</dataflow>
<dataflow id="137" from="exitcond1" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="138" from="exitcond" to="StgValue_3" fromId="31" toId="3">
</dataflow>
</dataflows>


</stg>
