Reliability improvement of logic and clock paths in power-efficient designs