<stg><name>loadBitStreamLL</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_read

]]></Node>
<StgValue><ssdm name="done_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %done_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_read_2

]]></Node>
<StgValue><ssdm name="done_read_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %bits_cntr_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read

]]></Node>
<StgValue><ssdm name="bits_cntr_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:5 %bits_cntr_read_3 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read_2

]]></Node>
<StgValue><ssdm name="bits_cntr_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %bitbuffer_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_read

]]></Node>
<StgValue><ssdm name="bitbuffer_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %bits_cntr_read_1, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:8 %icmp_ln57 = icmp_ne  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9 %or_ln57 = or i1 %done_read_1, i1 %icmp_ln57

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10 %br_ln57 = br i1 %or_ln57, void %loadBitStream, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loadBitStream:0 %tmp_dt = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream

]]></Node>
<StgValue><ssdm name="tmp_dt"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="16">
<![CDATA[
loadBitStream:1 %zext_ln60 = zext i16 %tmp_dt

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="6">
<![CDATA[
loadBitStream:2 %zext_ln60_1 = zext i6 %bits_cntr_read_1

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loadBitStream:3 %shl_ln60 = shl i31 %zext_ln60, i31 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="31">
<![CDATA[
loadBitStream:4 %zext_ln60_2 = zext i31 %shl_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loadBitStream:5 %add_ln60 = add i32 %zext_ln60_2, i32 %bitbuffer_read_1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loadBitStream:6 %huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream

]]></Node>
<StgValue><ssdm name="huffman_eos_stream_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loadBitStream:7 %add_ln62 = add i6 %bits_cntr_read_1, i6 16

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
loadBitStream:8 %br_ln63 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
if.end:0 %phi_ln64 = phi i6 %add_ln62, void %loadBitStream, i6 %bits_cntr_read_3, void %entry

]]></Node>
<StgValue><ssdm name="phi_ln64"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end:1 %phi_ln64_1 = phi i1 %huffman_eos_stream_read, void %loadBitStream, i1 %done_read_3, void %entry

]]></Node>
<StgValue><ssdm name="phi_ln64_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:2 %bitbuffer_0 = phi i32 %add_ln60, void %loadBitStream, i32 %bitbuffer_read_1, void %entry

]]></Node>
<StgValue><ssdm name="bitbuffer_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="39" op_0_bw="39" op_1_bw="32">
<![CDATA[
if.end:3 %mrv = insertvalue i39 <undef>, i32 %bitbuffer_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="39" op_0_bw="39" op_1_bw="6">
<![CDATA[
if.end:4 %mrv_1 = insertvalue i39 %mrv, i6 %phi_ln64

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
if.end:5 %mrv_2 = insertvalue i39 %mrv_1, i1 %phi_ln64_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="39">
<![CDATA[
if.end:6 %ret_ln64 = ret i39 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="29" name="bitbuffer_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bitbuffer_read"/></StgValue>
</port>
<port id="30" name="bits_cntr_read_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bits_cntr_read_2"/></StgValue>
</port>
<port id="31" name="bits_cntr_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bits_cntr_read"/></StgValue>
</port>
<port id="32" name="huffman_input_stream" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="huffman_input_stream"/></StgValue>
</port>
<port id="33" name="huffman_eos_stream" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="huffman_eos_stream"/></StgValue>
</port>
<port id="34" name="done_read_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="done_read_2"/></StgValue>
</port>
<port id="35" name="done_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="done_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="36" toId="2">
</dataflow>
<dataflow id="38" from="huffman_input_stream" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="40" from="empty_17" to="specinterface_ln0" fromId="39" toId="2">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="43" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="45" from="empty_16" to="specinterface_ln0" fromId="44" toId="2">
</dataflow>
<dataflow id="46" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="47" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="48" from="empty_16" to="specinterface_ln0" fromId="44" toId="2">
</dataflow>
<dataflow id="49" from="empty_16" to="specinterface_ln0" fromId="44" toId="2">
</dataflow>
<dataflow id="50" from="empty_16" to="specinterface_ln0" fromId="44" toId="2">
</dataflow>
<dataflow id="51" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="52" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="53" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="54" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="55" from="empty_16" to="specinterface_ln0" fromId="44" toId="2">
</dataflow>
<dataflow id="56" from="empty_16" to="specinterface_ln0" fromId="44" toId="2">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="2">
</dataflow>
<dataflow id="59" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="2">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="61" from="huffman_eos_stream" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="62" from="empty_17" to="specinterface_ln0" fromId="39" toId="3">
</dataflow>
<dataflow id="63" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="64" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="65" from="empty_16" to="specinterface_ln0" fromId="44" toId="3">
</dataflow>
<dataflow id="66" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="67" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="68" from="empty_16" to="specinterface_ln0" fromId="44" toId="3">
</dataflow>
<dataflow id="69" from="empty_16" to="specinterface_ln0" fromId="44" toId="3">
</dataflow>
<dataflow id="70" from="empty_16" to="specinterface_ln0" fromId="44" toId="3">
</dataflow>
<dataflow id="71" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="72" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="73" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="74" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="75" from="empty_16" to="specinterface_ln0" fromId="44" toId="3">
</dataflow>
<dataflow id="76" from="empty_16" to="specinterface_ln0" fromId="44" toId="3">
</dataflow>
<dataflow id="77" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="3">
</dataflow>
<dataflow id="78" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i1" to="done_read_1" fromId="79" toId="4">
</dataflow>
<dataflow id="81" from="done_read" to="done_read_1" fromId="35" toId="4">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i1" to="done_read_3" fromId="79" toId="5">
</dataflow>
<dataflow id="83" from="done_read_2" to="done_read_3" fromId="34" toId="5">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i6" to="bits_cntr_read_1" fromId="84" toId="6">
</dataflow>
<dataflow id="86" from="bits_cntr_read" to="bits_cntr_read_1" fromId="31" toId="6">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i6" to="bits_cntr_read_3" fromId="84" toId="7">
</dataflow>
<dataflow id="88" from="bits_cntr_read_2" to="bits_cntr_read_3" fromId="30" toId="7">
</dataflow>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.i32" to="bitbuffer_read_1" fromId="89" toId="8">
</dataflow>
<dataflow id="91" from="bitbuffer_read" to="bitbuffer_read_1" fromId="29" toId="8">
</dataflow>
<dataflow id="93" from="_ssdm_op_PartSelect.i2.i6.i32.i32" to="tmp" fromId="92" toId="9">
</dataflow>
<dataflow id="94" from="bits_cntr_read_1" to="tmp" fromId="6" toId="9">
</dataflow>
<dataflow id="96" from="StgValue_95" to="tmp" fromId="95" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_97" to="tmp" fromId="97" toId="9">
</dataflow>
<dataflow id="99" from="tmp" to="icmp_ln57" fromId="9" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_100" to="icmp_ln57" fromId="100" toId="10">
</dataflow>
<dataflow id="102" from="done_read_1" to="or_ln57" fromId="4" toId="11">
</dataflow>
<dataflow id="103" from="icmp_ln57" to="or_ln57" fromId="10" toId="11">
</dataflow>
<dataflow id="104" from="or_ln57" to="br_ln57" fromId="11" toId="12">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_fifo.volatile.i16P0A" to="tmp_dt" fromId="105" toId="13">
</dataflow>
<dataflow id="107" from="huffman_input_stream" to="tmp_dt" fromId="32" toId="13">
</dataflow>
<dataflow id="108" from="tmp_dt" to="zext_ln60" fromId="13" toId="14">
</dataflow>
<dataflow id="109" from="bits_cntr_read_1" to="zext_ln60_1" fromId="6" toId="15">
</dataflow>
<dataflow id="110" from="zext_ln60" to="shl_ln60" fromId="14" toId="16">
</dataflow>
<dataflow id="111" from="zext_ln60_1" to="shl_ln60" fromId="15" toId="16">
</dataflow>
<dataflow id="112" from="shl_ln60" to="zext_ln60_2" fromId="16" toId="17">
</dataflow>
<dataflow id="113" from="zext_ln60_2" to="add_ln60" fromId="17" toId="18">
</dataflow>
<dataflow id="114" from="bitbuffer_read_1" to="add_ln60" fromId="8" toId="18">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_fifo.volatile.i1P0A" to="huffman_eos_stream_read" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="huffman_eos_stream" to="huffman_eos_stream_read" fromId="33" toId="19">
</dataflow>
<dataflow id="118" from="bits_cntr_read_1" to="add_ln62" fromId="6" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln62" fromId="119" toId="20">
</dataflow>
<dataflow id="121" from="add_ln62" to="phi_ln64" fromId="20" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="br_ln63" to="phi_ln64" fromId="21" toId="22">
</dataflow>
<dataflow id="123" from="bits_cntr_read_3" to="phi_ln64" fromId="7" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln57" to="phi_ln64" fromId="12" toId="22">
</dataflow>
<dataflow id="125" from="huffman_eos_stream_read" to="phi_ln64_1" fromId="19" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln63" to="phi_ln64_1" fromId="21" toId="23">
</dataflow>
<dataflow id="127" from="done_read_3" to="phi_ln64_1" fromId="5" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln57" to="phi_ln64_1" fromId="12" toId="23">
</dataflow>
<dataflow id="129" from="add_ln60" to="bitbuffer_0" fromId="18" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln63" to="bitbuffer_0" fromId="21" toId="24">
</dataflow>
<dataflow id="131" from="bitbuffer_read_1" to="bitbuffer_0" fromId="8" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln57" to="bitbuffer_0" fromId="12" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_133" to="mrv" fromId="133" toId="25">
</dataflow>
<dataflow id="135" from="bitbuffer_0" to="mrv" fromId="24" toId="25">
</dataflow>
<dataflow id="136" from="mrv" to="mrv_1" fromId="25" toId="26">
</dataflow>
<dataflow id="137" from="phi_ln64" to="mrv_1" fromId="22" toId="26">
</dataflow>
<dataflow id="138" from="mrv_1" to="mrv_2" fromId="26" toId="27">
</dataflow>
<dataflow id="139" from="phi_ln64_1" to="mrv_2" fromId="23" toId="27">
</dataflow>
<dataflow id="140" from="mrv_2" to="ret_ln64" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="or_ln57" to="StgValue_1" fromId="11" toId="1">
</dataflow>
</dataflows>


</stg>
