INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:17:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 buffer20/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.675ns period=5.350ns})
  Destination:            buffer31/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.675ns period=5.350ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.350ns  (clk rise@5.350ns - clk rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.358ns (23.980%)  route 4.305ns (76.020%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.833 - 5.350 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1965, unset)         0.508     0.508    buffer20/clk
                         FDRE                                         r  buffer20/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer20/outs_reg[3]/Q
                         net (fo=3, unplaced)         0.406     1.140    buffer21/control/dataReg_reg[31][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.259 r  buffer21/control/Memory[3][0]_i_42/O
                         net (fo=1, unplaced)         0.377     1.636    cmpi2/buffer21_outs[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     1.679 r  cmpi2/Memory[3][0]_i_22/O
                         net (fo=1, unplaced)         0.000     1.679    cmpi2/Memory[3][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.925 r  cmpi2/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     1.932    cmpi2/Memory_reg[3][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.982 r  cmpi2/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.982    cmpi2/Memory_reg[3][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.104 r  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=12, unplaced)        0.292     2.396    buffer99/fifo/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.122     2.518 r  buffer99/fifo/Head[1]_i_5/O
                         net (fo=3, unplaced)         0.262     2.780    buffer61/fifo/transmitValue_reg_14
                         LUT6 (Prop_lut6_I4_O)        0.043     2.823 f  buffer61/fifo/Head[1]_i_2__4/O
                         net (fo=14, unplaced)        0.295     3.118    buffer55/control/buffer96_outs_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     3.161 f  buffer55/control/i___2_i_6/O
                         net (fo=3, unplaced)         0.395     3.556    buffer55/control/Full_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.599 f  buffer55/control/i___2_i_1/O
                         net (fo=2, unplaced)         0.255     3.854    buffer55/control/i___2_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.897 f  buffer55/control/join_inputs//i___2/O
                         net (fo=1, unplaced)         0.244     4.141    buffer55/control/fork26_outs_1_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     4.184 f  buffer55/control/join_inputs//i___1/O
                         net (fo=1, unplaced)         0.244     4.428    fork23/control/generateBlocks[2].regblock/addi10_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     4.471 f  fork23/control/generateBlocks[2].regblock/transmitValue_i_4__21/O
                         net (fo=1, unplaced)         0.244     4.715    buffer40/control/addi7_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     4.758 f  buffer40/control/transmitValue_i_2__23/O
                         net (fo=5, unplaced)         0.272     5.030    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_16
                         LUT5 (Prop_lut5_I2_O)        0.043     5.073 r  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__17/O
                         net (fo=2, unplaced)         0.388     5.461    buffer40/control/transmitValue_reg_32
                         LUT6 (Prop_lut6_I1_O)        0.043     5.504 f  buffer40/control/fullReg_i_3__16/O
                         net (fo=23, unplaced)        0.307     5.811    buffer40/control/outputValid_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.854 r  buffer40/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     6.171    buffer31/E[0]
                         FDRE                                         r  buffer31/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.350     5.350 r  
                                                      0.000     5.350 r  clk (IN)
                         net (fo=1965, unset)         0.483     5.833    buffer31/clk
                         FDRE                                         r  buffer31/dataReg_reg[0]/C
                         clock pessimism              0.000     5.833    
                         clock uncertainty           -0.035     5.797    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.605    buffer31/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.605    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -0.566    




