INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/sync_fifo_ip/sync_fifo_ip.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/sync_fifo_ip/sync_fifo_ip.srcs/sources_1/new/main_assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_assembly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/sync_fifo_ip/sync_fifo_ip.srcs/sim_1/new/sync_fifo_ip_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo_ip_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/sync_fifo_ip/sync_fifo_ip.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
