

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_45_1_proc1'
================================================================
* Date:           Wed Jan 28 08:24:52 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_8x8_proj
* Solution:       int8_8x8_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       75|       75|  0.375 us|  0.375 us|   64|   64|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |       73|       73|        18|          8|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       46|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      139|    -|
|Register             |        -|     -|      149|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      149|      185|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_114_p2                |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_472           |       and|   0|  0|   2|           1|           1|
    |ap_condition_475           |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_120_p2        |      icmp|   0|  0|  10|           3|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  46|          19|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |a_stream_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |gmem_a_blk_n_AR                   |   9|          2|    1|          2|
    |gmem_a_blk_n_R                    |   9|          2|    1|          2|
    |i1_fu_58                          |   9|          2|    3|          6|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 139|         29|   13|         33|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |first_iter_0_reg_87               |   1|   0|    1|          0|
    |gmem_a_addr_read_1_reg_166        |   8|   0|    8|          0|
    |gmem_a_addr_read_2_reg_171        |   8|   0|    8|          0|
    |gmem_a_addr_read_3_reg_176        |   8|   0|    8|          0|
    |gmem_a_addr_read_4_reg_181        |   8|   0|    8|          0|
    |gmem_a_addr_read_5_reg_186        |   8|   0|    8|          0|
    |gmem_a_addr_read_6_reg_191        |   8|   0|    8|          0|
    |gmem_a_addr_read_7_reg_196        |   8|   0|    8|          0|
    |gmem_a_addr_read_reg_161          |   8|   0|    8|          0|
    |gmem_a_addr_reg_151               |  64|   0|   64|          0|
    |i1_fu_58                          |   3|   0|    3|          0|
    |icmp_ln45_reg_157                 |   1|   0|    1|          0|
    |icmp_ln45_reg_157_pp0_iter1_reg   |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 149|   0|  149|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_45_1_proc1|  return value|
|m_axi_gmem_a_AWVALID     |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWREADY     |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWADDR      |  out|   64|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWID        |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWLEN       |  out|   32|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWSIZE      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWBURST     |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWLOCK      |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWCACHE     |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWPROT      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWQOS       |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWREGION    |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWUSER      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WVALID      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WREADY      |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WDATA       |  out|    8|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WSTRB       |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WLAST       |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WID         |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WUSER       |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARVALID     |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARREADY     |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARADDR      |  out|   64|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARID        |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARLEN       |  out|   32|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARSIZE      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARBURST     |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARLOCK      |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARCACHE     |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARPROT      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARQOS       |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARREGION    |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARUSER      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RVALID      |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RREADY      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RDATA       |   in|    8|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RLAST       |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RID         |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RFIFONUM    |   in|   11|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RUSER       |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RRESP       |   in|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BVALID      |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BREADY      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BRESP       |   in|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BID         |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BUSER       |   in|    1|       m_axi|                      gmem_a|       pointer|
|A                        |   in|   64|     ap_none|                           A|        scalar|
|a_stream_din             |  out|   64|     ap_fifo|                    a_stream|       pointer|
|a_stream_num_data_valid  |   in|    3|     ap_fifo|                    a_stream|       pointer|
|a_stream_fifo_cap        |   in|    3|     ap_fifo|                    a_stream|       pointer|
|a_stream_full_n          |   in|    1|     ap_fifo|                    a_stream|       pointer|
|a_stream_write           |  out|    1|     ap_fifo|                    a_stream|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 21 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_a, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [matrix_multiply_8x8.cpp:32]   --->   Operation 24 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln45 = br void %new.header" [matrix_multiply_8x8.cpp:45]   --->   Operation 26 'br' 'br_ln45' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc"   --->   Operation 27 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_a_addr = getelementptr i8 %gmem_a, i64 %A_read" [matrix_multiply_8x8.cpp:45]   --->   Operation 28 'getelementptr' 'gmem_a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %first_iter_0, void %for.inc, void %for.first.iter.for.inc" [matrix_multiply_8x8.cpp:45]   --->   Operation 29 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 30 [8/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 30 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 31 [7/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 31 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 32 [6/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 32 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 33 [5/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 33 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 34 [4/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 34 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 35 [3/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 35 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 36 [2/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 36 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%i1_load = load i3 %i1" [matrix_multiply_8x8.cpp:45]   --->   Operation 37 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.57ns)   --->   "%i = add i3 %i1_load, i3 1" [matrix_multiply_8x8.cpp:45]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.57ns)   --->   "%icmp_ln45 = icmp_eq  i3 %i1_load, i3 7" [matrix_multiply_8x8.cpp:45]   --->   Operation 39 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln45 = store i3 %i, i3 %i1" [matrix_multiply_8x8.cpp:45]   --->   Operation 40 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %new.header, void %VITIS_LOOP_55_3.exitStub" [matrix_multiply_8x8.cpp:45]   --->   Operation 41 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 42 [1/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 42 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [matrix_multiply_8x8.cpp:45]   --->   Operation 43 'br' 'br_ln45' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 44 [1/1] (3.65ns)   --->   "%gmem_a_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 44 'read' 'gmem_a_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 45 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 45 'read' 'gmem_a_addr_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 46 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 46 'read' 'gmem_a_addr_read_2' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 47 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 47 'read' 'gmem_a_addr_read_3' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 48 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 48 'read' 'gmem_a_addr_read_4' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 49 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 49 'read' 'gmem_a_addr_read_5' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 50 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 50 'read' 'gmem_a_addr_read_6' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 51 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 51 'read' 'gmem_a_addr_read_7' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.40>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_8x8.cpp:48]   --->   Operation 52 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [matrix_multiply_8x8.cpp:48]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matrix_multiply_8x8.cpp:45]   --->   Operation 54 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%row_a = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_a_addr_read_7, i8 %gmem_a_addr_read_6, i8 %gmem_a_addr_read_5, i8 %gmem_a_addr_read_4, i8 %gmem_a_addr_read_3, i8 %gmem_a_addr_read_2, i8 %gmem_a_addr_read_1, i8 %gmem_a_addr_read" [matrix_multiply_8x8.cpp:48]   --->   Operation 55 'bitconcatenate' 'row_a' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (1.40ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %a_stream, i64 %row_a" [matrix_multiply_8x8.cpp:50]   --->   Operation 56 'write' 'write_ln50' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_18 : Operation 57 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 0111111110000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
A_read                 (read             ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
br_ln45                (br               ) [ 0000000000000000000]
first_iter_0           (phi              ) [ 0111111111000000000]
gmem_a_addr            (getelementptr    ) [ 0111111111111111110]
br_ln45                (br               ) [ 0000000000000000000]
i1_load                (load             ) [ 0000000000000000000]
i                      (add              ) [ 0000000000000000000]
icmp_ln45              (icmp             ) [ 0111111111111111111]
store_ln45             (store            ) [ 0000000000000000000]
br_ln45                (br               ) [ 0100000010000000000]
empty                  (readreq          ) [ 0000000000000000000]
br_ln45                (br               ) [ 0000000000000000000]
gmem_a_addr_read       (read             ) [ 0111111110011111111]
gmem_a_addr_read_1     (read             ) [ 0110111110001111111]
gmem_a_addr_read_2     (read             ) [ 0110011110000111111]
gmem_a_addr_read_3     (read             ) [ 0110001110000011111]
gmem_a_addr_read_4     (read             ) [ 0110000110000001111]
gmem_a_addr_read_5     (read             ) [ 0110000010000000111]
gmem_a_addr_read_6     (read             ) [ 0110000000000000011]
gmem_a_addr_read_7     (read             ) [ 0010000000000000001]
specpipeline_ln48      (specpipeline     ) [ 0000000000000000000]
speclooptripcount_ln48 (speclooptripcount) [ 0000000000000000000]
specloopname_ln45      (specloopname     ) [ 0000000000000000000]
row_a                  (bitconcatenate   ) [ 0000000000000000000]
write_ln50             (write            ) [ 0000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_readreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="1"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_read_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="9"/>
<pin id="78" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_a_addr_read/10 gmem_a_addr_read_1/11 gmem_a_addr_read_2/12 gmem_a_addr_read_3/13 gmem_a_addr_read_4/14 gmem_a_addr_read_5/15 gmem_a_addr_read_6/16 gmem_a_addr_read_7/17 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln50_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/18 "/>
</bind>
</comp>

<comp id="87" class="1005" name="first_iter_0_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="first_iter_0_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="gmem_a_addr_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_a_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i1_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="7"/>
<pin id="113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln45_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln45_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="7"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="row_a_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="1"/>
<pin id="134" dir="0" index="2" bw="8" slack="2"/>
<pin id="135" dir="0" index="3" bw="8" slack="3"/>
<pin id="136" dir="0" index="4" bw="8" slack="4"/>
<pin id="137" dir="0" index="5" bw="8" slack="5"/>
<pin id="138" dir="0" index="6" bw="8" slack="6"/>
<pin id="139" dir="0" index="7" bw="8" slack="7"/>
<pin id="140" dir="0" index="8" bw="8" slack="8"/>
<pin id="141" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="row_a/18 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="gmem_a_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_a_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="icmp_ln45_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="161" class="1005" name="gmem_a_addr_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="8"/>
<pin id="163" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="gmem_a_addr_read_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="7"/>
<pin id="168" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="gmem_a_addr_read_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="6"/>
<pin id="173" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read_2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="gmem_a_addr_read_3_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="5"/>
<pin id="178" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read_3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="gmem_a_addr_read_4_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="4"/>
<pin id="183" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read_4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="gmem_a_addr_read_5_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="3"/>
<pin id="188" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read_5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="gmem_a_addr_read_6_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2"/>
<pin id="193" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read_6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="gmem_a_addr_read_7_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_a_addr_read_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="87" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="114" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="131" pin="9"/><net_sink comp="80" pin=2"/></net>

<net id="147"><net_src comp="58" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="154"><net_src comp="105" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="160"><net_src comp="120" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="75" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="131" pin=8"/></net>

<net id="169"><net_src comp="75" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="131" pin=7"/></net>

<net id="174"><net_src comp="75" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="131" pin=6"/></net>

<net id="179"><net_src comp="75" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="131" pin=5"/></net>

<net id="184"><net_src comp="75" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="189"><net_src comp="75" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="194"><net_src comp="75" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="199"><net_src comp="75" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_a | {}
	Port: a_stream | {18 }
 - Input state : 
	Port: Loop_VITIS_LOOP_45_1_proc1 : gmem_a | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: Loop_VITIS_LOOP_45_1_proc1 : A | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		first_iter_0 : 1
		br_ln45 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		i : 1
		icmp_ln45 : 1
		store_ln45 : 2
		br_ln45 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		write_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_114        |    0    |    10   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln45_fu_120    |    0    |    10   |
|----------|------------------------|---------|---------|
|   read   |    A_read_read_fu_62   |    0    |    0    |
|          |     grp_read_fu_75     |    0    |    0    |
|----------|------------------------|---------|---------|
|  readreq |    grp_readreq_fu_68   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln50_write_fu_80 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      row_a_fu_131      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    20   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    first_iter_0_reg_87   |    1   |
|gmem_a_addr_read_1_reg_166|    8   |
|gmem_a_addr_read_2_reg_171|    8   |
|gmem_a_addr_read_3_reg_176|    8   |
|gmem_a_addr_read_4_reg_181|    8   |
|gmem_a_addr_read_5_reg_186|    8   |
|gmem_a_addr_read_6_reg_191|    8   |
|gmem_a_addr_read_7_reg_196|    8   |
| gmem_a_addr_read_reg_161 |    8   |
|    gmem_a_addr_reg_151   |    8   |
|        i1_reg_144        |    3   |
|     icmp_ln45_reg_157    |    1   |
+--------------------------+--------+
|           Total          |   77   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
| first_iter_0_reg_87 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |    2   ||  0.387  ||    0    ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   77   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   77   |   29   |
+-----------+--------+--------+--------+
