Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 14 21:18:11 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.560     -340.413                     19                   87        0.210        0.000                      0                   87        4.500        0.000                       0                    88  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -20.560     -340.413                     19                   87        0.210        0.000                      0                   87        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack      -20.560ns,  Total Violation     -340.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.560ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.512ns  (logic 15.386ns (50.427%)  route 15.126ns (49.573%))
  Logic Levels:           65  (CARRY4=41 LUT1=1 LUT2=4 LUT3=3 LUT4=3 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.808    26.442    Time_display[12]_i_102_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.105    26.547 r  Time_display[12]_i_93/O
                         net (fo=4, routed)           0.555    27.102    Time_display[12]_i_93_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.429 r  Time_display_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.429    Time_display_reg[12]_i_129_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.529 r  Time_display_reg[12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    27.529    Time_display_reg[12]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.629 r  Time_display_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.629    Time_display_reg[12]_i_34_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.729 r  Time_display_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.729    Time_display_reg[12]_i_33_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.829 r  Time_display_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.829    Time_display_reg[12]_i_25_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    28.028 r  Time_display_reg[12]_i_30/O[2]
                         net (fo=2, routed)           0.608    28.636    Time_display_reg[12]_i_30_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.244    28.880 r  Time_display[15]_i_15/O
                         net (fo=2, routed)           0.471    29.351    Time_display[15]_i_15_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.105    29.456 r  Time_display[15]_i_19/O
                         net (fo=1, routed)           0.000    29.456    Time_display[15]_i_19_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    29.788 r  Time_display_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.788    Time_display_reg[15]_i_8_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.048 r  Time_display_reg[15]_i_225/O[3]
                         net (fo=3, routed)           0.380    30.428    Time_display_reg[15]_i_225_n_4
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.257    30.685 r  Time_display[15]_i_305/O
                         net (fo=1, routed)           0.000    30.685    Time_display[15]_i_305_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.129 r  Time_display_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    31.129    Time_display_reg[15]_i_224_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.391 r  Time_display_reg[15]_i_164/O[3]
                         net (fo=3, routed)           0.554    31.945    Time_display_reg[15]_i_164_n_4
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.250    32.195 r  Time_display[15]_i_151/O
                         net (fo=1, routed)           0.383    32.578    Time_display[15]_i_151_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    33.014 r  Time_display_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    33.014    Time_display_reg[15]_i_87_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.112 r  Time_display_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.112    Time_display_reg[15]_i_40_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.210 r  Time_display_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.210    Time_display_reg[15]_i_22_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.426 r  Time_display_reg[15]_i_9/CO[0]
                         net (fo=5, routed)           0.379    33.805    Time_display_reg[15]_i_9_n_3
    SLICE_X57Y38         LUT5 (Prop_lut5_I0_O)        0.309    34.114 r  Time_display[12]_i_3/O
                         net (fo=3, routed)           0.333    34.447    Time_display[12]_i_3_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.105    34.552 r  Time_display[14]_i_2/O
                         net (fo=1, routed)           0.233    34.785    Time_display[14]_i_2_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.105    34.890 r  Time_display[14]_i_1/O
                         net (fo=2, routed)           0.113    35.003    Time_display[14]_i_1_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.105    35.108 r  digit_B_i_1/O
                         net (fo=1, routed)           0.000    35.108    digit_B_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.326    14.326    clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  digit_B_reg/C
                         clock pessimism              0.225    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.032    14.548    digit_B_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -35.108    
  -------------------------------------------------------------------
                         slack                                -20.560    

Slack (VIOLATED) :        -20.540ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.492ns  (logic 15.386ns (50.459%)  route 15.106ns (49.541%))
  Logic Levels:           65  (CARRY4=41 LUT1=1 LUT2=4 LUT3=3 LUT4=3 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.808    26.442    Time_display[12]_i_102_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.105    26.547 r  Time_display[12]_i_93/O
                         net (fo=4, routed)           0.555    27.102    Time_display[12]_i_93_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.429 r  Time_display_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.429    Time_display_reg[12]_i_129_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.529 r  Time_display_reg[12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    27.529    Time_display_reg[12]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.629 r  Time_display_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.629    Time_display_reg[12]_i_34_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.729 r  Time_display_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.729    Time_display_reg[12]_i_33_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.829 r  Time_display_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.829    Time_display_reg[12]_i_25_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    28.028 r  Time_display_reg[12]_i_30/O[2]
                         net (fo=2, routed)           0.608    28.636    Time_display_reg[12]_i_30_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.244    28.880 r  Time_display[15]_i_15/O
                         net (fo=2, routed)           0.471    29.351    Time_display[15]_i_15_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.105    29.456 r  Time_display[15]_i_19/O
                         net (fo=1, routed)           0.000    29.456    Time_display[15]_i_19_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    29.788 r  Time_display_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.788    Time_display_reg[15]_i_8_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.048 r  Time_display_reg[15]_i_225/O[3]
                         net (fo=3, routed)           0.380    30.428    Time_display_reg[15]_i_225_n_4
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.257    30.685 r  Time_display[15]_i_305/O
                         net (fo=1, routed)           0.000    30.685    Time_display[15]_i_305_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.129 r  Time_display_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    31.129    Time_display_reg[15]_i_224_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.391 r  Time_display_reg[15]_i_164/O[3]
                         net (fo=3, routed)           0.554    31.945    Time_display_reg[15]_i_164_n_4
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.250    32.195 r  Time_display[15]_i_151/O
                         net (fo=1, routed)           0.383    32.578    Time_display[15]_i_151_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    33.014 r  Time_display_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    33.014    Time_display_reg[15]_i_87_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.112 r  Time_display_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.112    Time_display_reg[15]_i_40_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.210 r  Time_display_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.210    Time_display_reg[15]_i_22_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.426 r  Time_display_reg[15]_i_9/CO[0]
                         net (fo=5, routed)           0.379    33.805    Time_display_reg[15]_i_9_n_3
    SLICE_X57Y38         LUT5 (Prop_lut5_I0_O)        0.309    34.114 r  Time_display[12]_i_3/O
                         net (fo=3, routed)           0.127    34.240    Time_display[12]_i_3_n_0
    SLICE_X57Y38         LUT5 (Prop_lut5_I3_O)        0.105    34.345 r  Time_display[15]_i_5/O
                         net (fo=1, routed)           0.421    34.766    Time_display[15]_i_5_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.105    34.871 r  Time_display[15]_i_1/O
                         net (fo=2, routed)           0.112    34.983    Time_display[15]_i_1_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I4_O)        0.105    35.088 r  digit_A_i_1/O
                         net (fo=1, routed)           0.000    35.088    digit_A_i_1_n_0
    SLICE_X59Y37         FDRE                                         r  digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  digit_A_reg/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.032    14.549    digit_A_reg
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -35.088    
  -------------------------------------------------------------------
                         slack                                -20.540    

Slack (VIOLATED) :        -20.519ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.517ns  (logic 15.281ns (50.074%)  route 15.236ns (49.926%))
  Logic Levels:           64  (CARRY4=41 LUT1=1 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.808    26.442    Time_display[12]_i_102_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.105    26.547 r  Time_display[12]_i_93/O
                         net (fo=4, routed)           0.555    27.102    Time_display[12]_i_93_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.429 r  Time_display_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.429    Time_display_reg[12]_i_129_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.529 r  Time_display_reg[12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    27.529    Time_display_reg[12]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.629 r  Time_display_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.629    Time_display_reg[12]_i_34_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.729 r  Time_display_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.729    Time_display_reg[12]_i_33_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.829 r  Time_display_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.829    Time_display_reg[12]_i_25_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    28.028 r  Time_display_reg[12]_i_30/O[2]
                         net (fo=2, routed)           0.608    28.636    Time_display_reg[12]_i_30_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.244    28.880 r  Time_display[15]_i_15/O
                         net (fo=2, routed)           0.471    29.351    Time_display[15]_i_15_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.105    29.456 r  Time_display[15]_i_19/O
                         net (fo=1, routed)           0.000    29.456    Time_display[15]_i_19_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    29.788 r  Time_display_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.788    Time_display_reg[15]_i_8_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.048 r  Time_display_reg[15]_i_225/O[3]
                         net (fo=3, routed)           0.380    30.428    Time_display_reg[15]_i_225_n_4
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.257    30.685 r  Time_display[15]_i_305/O
                         net (fo=1, routed)           0.000    30.685    Time_display[15]_i_305_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.129 r  Time_display_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    31.129    Time_display_reg[15]_i_224_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.391 r  Time_display_reg[15]_i_164/O[3]
                         net (fo=3, routed)           0.554    31.945    Time_display_reg[15]_i_164_n_4
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.250    32.195 r  Time_display[15]_i_151/O
                         net (fo=1, routed)           0.383    32.578    Time_display[15]_i_151_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    33.014 r  Time_display_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    33.014    Time_display_reg[15]_i_87_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.112 r  Time_display_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.112    Time_display_reg[15]_i_40_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.210 r  Time_display_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.210    Time_display_reg[15]_i_22_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.426 r  Time_display_reg[15]_i_9/CO[0]
                         net (fo=5, routed)           0.379    33.805    Time_display_reg[15]_i_9_n_3
    SLICE_X57Y38         LUT5 (Prop_lut5_I0_O)        0.309    34.114 r  Time_display[12]_i_3/O
                         net (fo=3, routed)           0.437    34.551    Time_display[12]_i_3_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.105    34.656 r  Time_display[12]_i_1/O
                         net (fo=2, routed)           0.352    35.008    Time_display[12]_i_1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.105    35.113 r  digit_D_i_1/O
                         net (fo=1, routed)           0.000    35.113    digit_D_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.328    14.328    clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  digit_D_reg/C
                         clock pessimism              0.225    14.553    
                         clock uncertainty           -0.035    14.518    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)        0.076    14.594    digit_D_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -35.113    
  -------------------------------------------------------------------
                         slack                                -20.519    

Slack (VIOLATED) :        -20.494ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.448ns  (logic 14.661ns (48.151%)  route 15.787ns (51.849%))
  Logic Levels:           58  (CARRY4=34 LUT1=2 LUT2=4 LUT3=3 LUT4=2 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.566    26.201    Time_display[12]_i_102_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.105    26.306 r  Time_display[12]_i_40/O
                         net (fo=4, routed)           0.776    27.082    Time_display[12]_i_40_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.409 r  Time_display_reg[4]_i_452/CO[3]
                         net (fo=1, routed)           0.000    27.409    Time_display_reg[4]_i_452_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.509 r  Time_display_reg[4]_i_343/CO[3]
                         net (fo=1, routed)           0.000    27.509    Time_display_reg[4]_i_343_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    27.708 r  Time_display_reg[4]_i_342/O[2]
                         net (fo=4, routed)           0.429    28.137    Time_display_reg[4]_i_342_n_5
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.244    28.381 r  Time_display[4]_i_195/O
                         net (fo=1, routed)           0.604    28.985    Time_display[4]_i_195_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    29.319 r  Time_display_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    29.319    Time_display_reg[4]_i_90_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    29.581 f  Time_display_reg[4]_i_47/O[3]
                         net (fo=1, routed)           0.353    29.934    Time_display_reg[4]_i_47_n_4
    SLICE_X61Y34         LUT1 (Prop_lut1_I0_O)        0.250    30.184 r  Time_display[4]_i_46/O
                         net (fo=1, routed)           0.000    30.184    Time_display[4]_i_46_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    30.665 r  Time_display_reg[4]_i_20/O[2]
                         net (fo=1, routed)           0.353    31.018    Time_display_reg[4]_i_20_n_5
    SLICE_X62Y35         LUT2 (Prop_lut2_I1_O)        0.253    31.271 r  Time_display[11]_i_9/O
                         net (fo=1, routed)           0.000    31.271    Time_display[11]_i_9_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    31.614 r  Time_display_reg[11]_i_6/O[1]
                         net (fo=7, routed)           0.697    32.311    Time_display_reg[11]_i_6_n_6
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.269    32.580 r  Time_display[11]_i_4/O
                         net (fo=5, routed)           0.483    33.063    Time_display[11]_i_4_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I2_O)        0.288    33.351 r  Time_display[8]_i_6/O
                         net (fo=2, routed)           0.526    33.877    Time_display[8]_i_6_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I4_O)        0.267    34.144 r  Time_display[8]_i_2/O
                         net (fo=3, routed)           0.136    34.280    Time_display[8]_i_2_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.105    34.385 r  Time_display[5]_i_1/O
                         net (fo=2, routed)           0.554    34.939    Time_display[5]_i_1_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.105    35.044 r  digit_C_i_1/O
                         net (fo=1, routed)           0.000    35.044    digit_C_i_1_n_0
    SLICE_X59Y37         FDRE                                         r  digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  digit_C_reg/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.033    14.550    digit_C_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -35.044    
  -------------------------------------------------------------------
                         slack                                -20.494    

Slack (VIOLATED) :        -20.465ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.339ns  (logic 14.556ns (47.978%)  route 15.783ns (52.022%))
  Logic Levels:           57  (CARRY4=34 LUT1=2 LUT2=4 LUT3=3 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.566    26.201    Time_display[12]_i_102_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.105    26.306 r  Time_display[12]_i_40/O
                         net (fo=4, routed)           0.776    27.082    Time_display[12]_i_40_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.409 r  Time_display_reg[4]_i_452/CO[3]
                         net (fo=1, routed)           0.000    27.409    Time_display_reg[4]_i_452_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.509 r  Time_display_reg[4]_i_343/CO[3]
                         net (fo=1, routed)           0.000    27.509    Time_display_reg[4]_i_343_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    27.708 r  Time_display_reg[4]_i_342/O[2]
                         net (fo=4, routed)           0.429    28.137    Time_display_reg[4]_i_342_n_5
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.244    28.381 r  Time_display[4]_i_195/O
                         net (fo=1, routed)           0.604    28.985    Time_display[4]_i_195_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    29.319 r  Time_display_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    29.319    Time_display_reg[4]_i_90_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    29.581 f  Time_display_reg[4]_i_47/O[3]
                         net (fo=1, routed)           0.353    29.934    Time_display_reg[4]_i_47_n_4
    SLICE_X61Y34         LUT1 (Prop_lut1_I0_O)        0.250    30.184 r  Time_display[4]_i_46/O
                         net (fo=1, routed)           0.000    30.184    Time_display[4]_i_46_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    30.665 r  Time_display_reg[4]_i_20/O[2]
                         net (fo=1, routed)           0.353    31.018    Time_display_reg[4]_i_20_n_5
    SLICE_X62Y35         LUT2 (Prop_lut2_I1_O)        0.253    31.271 r  Time_display[11]_i_9/O
                         net (fo=1, routed)           0.000    31.271    Time_display[11]_i_9_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    31.614 r  Time_display_reg[11]_i_6/O[1]
                         net (fo=7, routed)           0.697    32.311    Time_display_reg[11]_i_6_n_6
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.269    32.580 r  Time_display[11]_i_4/O
                         net (fo=5, routed)           0.483    33.063    Time_display[11]_i_4_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I2_O)        0.288    33.351 r  Time_display[8]_i_6/O
                         net (fo=2, routed)           0.526    33.877    Time_display[8]_i_6_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I4_O)        0.267    34.144 r  Time_display[8]_i_2/O
                         net (fo=3, routed)           0.132    34.276    Time_display[8]_i_2_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I2_O)        0.105    34.381 r  Time_display[6]_i_2/O
                         net (fo=2, routed)           0.554    34.935    Time_display[6]_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  Time_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  Time_display_reg[6]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X65Y36         FDRE (Setup_fdre_C_D)       -0.047    14.470    Time_display_reg[6]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -34.935    
  -------------------------------------------------------------------
                         slack                                -20.465    

Slack (VIOLATED) :        -20.342ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.294ns  (logic 15.281ns (50.443%)  route 15.013ns (49.557%))
  Logic Levels:           64  (CARRY4=41 LUT1=1 LUT2=4 LUT3=3 LUT4=3 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.808    26.442    Time_display[12]_i_102_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.105    26.547 r  Time_display[12]_i_93/O
                         net (fo=4, routed)           0.555    27.102    Time_display[12]_i_93_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.429 r  Time_display_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.429    Time_display_reg[12]_i_129_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.529 r  Time_display_reg[12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    27.529    Time_display_reg[12]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.629 r  Time_display_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.629    Time_display_reg[12]_i_34_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.729 r  Time_display_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.729    Time_display_reg[12]_i_33_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.829 r  Time_display_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.829    Time_display_reg[12]_i_25_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    28.028 r  Time_display_reg[12]_i_30/O[2]
                         net (fo=2, routed)           0.608    28.636    Time_display_reg[12]_i_30_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.244    28.880 r  Time_display[15]_i_15/O
                         net (fo=2, routed)           0.471    29.351    Time_display[15]_i_15_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.105    29.456 r  Time_display[15]_i_19/O
                         net (fo=1, routed)           0.000    29.456    Time_display[15]_i_19_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    29.788 r  Time_display_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.788    Time_display_reg[15]_i_8_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.048 r  Time_display_reg[15]_i_225/O[3]
                         net (fo=3, routed)           0.380    30.428    Time_display_reg[15]_i_225_n_4
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.257    30.685 r  Time_display[15]_i_305/O
                         net (fo=1, routed)           0.000    30.685    Time_display[15]_i_305_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.129 r  Time_display_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    31.129    Time_display_reg[15]_i_224_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.391 r  Time_display_reg[15]_i_164/O[3]
                         net (fo=3, routed)           0.554    31.945    Time_display_reg[15]_i_164_n_4
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.250    32.195 r  Time_display[15]_i_151/O
                         net (fo=1, routed)           0.383    32.578    Time_display[15]_i_151_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    33.014 r  Time_display_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    33.014    Time_display_reg[15]_i_87_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.112 r  Time_display_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.112    Time_display_reg[15]_i_40_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.210 r  Time_display_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.210    Time_display_reg[15]_i_22_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.426 r  Time_display_reg[15]_i_9/CO[0]
                         net (fo=5, routed)           0.379    33.805    Time_display_reg[15]_i_9_n_3
    SLICE_X57Y38         LUT5 (Prop_lut5_I0_O)        0.309    34.114 r  Time_display[12]_i_3/O
                         net (fo=3, routed)           0.333    34.447    Time_display[12]_i_3_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.105    34.552 r  Time_display[14]_i_2/O
                         net (fo=1, routed)           0.233    34.785    Time_display[14]_i_2_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.105    34.890 r  Time_display[14]_i_1/O
                         net (fo=2, routed)           0.000    34.890    Time_display[14]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  Time_display_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.326    14.326    clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  Time_display_reg[14]/C
                         clock pessimism              0.225    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.032    14.548    Time_display_reg[14]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -34.890    
  -------------------------------------------------------------------
                         slack                                -20.342    

Slack (VIOLATED) :        -20.323ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.275ns  (logic 15.281ns (50.473%)  route 14.994ns (49.527%))
  Logic Levels:           64  (CARRY4=41 LUT1=1 LUT2=4 LUT3=3 LUT4=3 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.808    26.442    Time_display[12]_i_102_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.105    26.547 r  Time_display[12]_i_93/O
                         net (fo=4, routed)           0.555    27.102    Time_display[12]_i_93_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.429 r  Time_display_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.429    Time_display_reg[12]_i_129_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.529 r  Time_display_reg[12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    27.529    Time_display_reg[12]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.629 r  Time_display_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.629    Time_display_reg[12]_i_34_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.729 r  Time_display_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.729    Time_display_reg[12]_i_33_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.829 r  Time_display_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.829    Time_display_reg[12]_i_25_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    28.028 r  Time_display_reg[12]_i_30/O[2]
                         net (fo=2, routed)           0.608    28.636    Time_display_reg[12]_i_30_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.244    28.880 r  Time_display[15]_i_15/O
                         net (fo=2, routed)           0.471    29.351    Time_display[15]_i_15_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.105    29.456 r  Time_display[15]_i_19/O
                         net (fo=1, routed)           0.000    29.456    Time_display[15]_i_19_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    29.788 r  Time_display_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.788    Time_display_reg[15]_i_8_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.048 r  Time_display_reg[15]_i_225/O[3]
                         net (fo=3, routed)           0.380    30.428    Time_display_reg[15]_i_225_n_4
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.257    30.685 r  Time_display[15]_i_305/O
                         net (fo=1, routed)           0.000    30.685    Time_display[15]_i_305_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.129 r  Time_display_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    31.129    Time_display_reg[15]_i_224_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.391 r  Time_display_reg[15]_i_164/O[3]
                         net (fo=3, routed)           0.554    31.945    Time_display_reg[15]_i_164_n_4
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.250    32.195 r  Time_display[15]_i_151/O
                         net (fo=1, routed)           0.383    32.578    Time_display[15]_i_151_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    33.014 r  Time_display_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    33.014    Time_display_reg[15]_i_87_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.112 r  Time_display_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.112    Time_display_reg[15]_i_40_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.210 r  Time_display_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.210    Time_display_reg[15]_i_22_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.426 r  Time_display_reg[15]_i_9/CO[0]
                         net (fo=5, routed)           0.379    33.805    Time_display_reg[15]_i_9_n_3
    SLICE_X57Y38         LUT5 (Prop_lut5_I0_O)        0.309    34.114 r  Time_display[12]_i_3/O
                         net (fo=3, routed)           0.127    34.240    Time_display[12]_i_3_n_0
    SLICE_X57Y38         LUT5 (Prop_lut5_I3_O)        0.105    34.345 r  Time_display[15]_i_5/O
                         net (fo=1, routed)           0.421    34.766    Time_display[15]_i_5_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.105    34.871 r  Time_display[15]_i_1/O
                         net (fo=2, routed)           0.000    34.871    Time_display[15]_i_1_n_0
    SLICE_X59Y37         FDRE                                         r  Time_display_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  Time_display_reg[15]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.032    14.549    Time_display_reg[15]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -34.871    
  -------------------------------------------------------------------
                         slack                                -20.323    

Slack (VIOLATED) :        -20.188ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.051ns  (logic 14.556ns (48.438%)  route 15.495ns (51.562%))
  Logic Levels:           57  (CARRY4=34 LUT1=2 LUT2=4 LUT3=3 LUT4=2 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.566    26.201    Time_display[12]_i_102_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.105    26.306 r  Time_display[12]_i_40/O
                         net (fo=4, routed)           0.776    27.082    Time_display[12]_i_40_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.409 r  Time_display_reg[4]_i_452/CO[3]
                         net (fo=1, routed)           0.000    27.409    Time_display_reg[4]_i_452_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.509 r  Time_display_reg[4]_i_343/CO[3]
                         net (fo=1, routed)           0.000    27.509    Time_display_reg[4]_i_343_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    27.708 r  Time_display_reg[4]_i_342/O[2]
                         net (fo=4, routed)           0.429    28.137    Time_display_reg[4]_i_342_n_5
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.244    28.381 r  Time_display[4]_i_195/O
                         net (fo=1, routed)           0.604    28.985    Time_display[4]_i_195_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    29.319 r  Time_display_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    29.319    Time_display_reg[4]_i_90_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    29.581 f  Time_display_reg[4]_i_47/O[3]
                         net (fo=1, routed)           0.353    29.934    Time_display_reg[4]_i_47_n_4
    SLICE_X61Y34         LUT1 (Prop_lut1_I0_O)        0.250    30.184 r  Time_display[4]_i_46/O
                         net (fo=1, routed)           0.000    30.184    Time_display[4]_i_46_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    30.665 r  Time_display_reg[4]_i_20/O[2]
                         net (fo=1, routed)           0.353    31.018    Time_display_reg[4]_i_20_n_5
    SLICE_X62Y35         LUT2 (Prop_lut2_I1_O)        0.253    31.271 r  Time_display[11]_i_9/O
                         net (fo=1, routed)           0.000    31.271    Time_display[11]_i_9_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    31.614 r  Time_display_reg[11]_i_6/O[1]
                         net (fo=7, routed)           0.697    32.311    Time_display_reg[11]_i_6_n_6
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.269    32.580 r  Time_display[11]_i_4/O
                         net (fo=5, routed)           0.483    33.063    Time_display[11]_i_4_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I2_O)        0.288    33.351 r  Time_display[8]_i_6/O
                         net (fo=2, routed)           0.526    33.877    Time_display[8]_i_6_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I4_O)        0.267    34.144 r  Time_display[8]_i_2/O
                         net (fo=3, routed)           0.136    34.280    Time_display[8]_i_2_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.105    34.385 r  Time_display[5]_i_1/O
                         net (fo=2, routed)           0.262    34.647    Time_display[5]_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  Time_display_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.328    14.328    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  Time_display_reg[5]/C
                         clock pessimism              0.225    14.553    
                         clock uncertainty           -0.035    14.518    
    SLICE_X65Y37         FDRE (Setup_fdre_C_D)       -0.059    14.459    Time_display_reg[5]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -34.647    
  -------------------------------------------------------------------
                         slack                                -20.188    

Slack (VIOLATED) :        -20.170ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.044ns  (logic 14.192ns (47.237%)  route 15.852ns (52.763%))
  Logic Levels:           57  (CARRY4=34 LUT1=2 LUT2=4 LUT3=3 LUT4=2 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.566    26.201    Time_display[12]_i_102_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.105    26.306 r  Time_display[12]_i_40/O
                         net (fo=4, routed)           0.776    27.082    Time_display[12]_i_40_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.409 r  Time_display_reg[4]_i_452/CO[3]
                         net (fo=1, routed)           0.000    27.409    Time_display_reg[4]_i_452_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.509 r  Time_display_reg[4]_i_343/CO[3]
                         net (fo=1, routed)           0.000    27.509    Time_display_reg[4]_i_343_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    27.708 r  Time_display_reg[4]_i_342/O[2]
                         net (fo=4, routed)           0.429    28.137    Time_display_reg[4]_i_342_n_5
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.244    28.381 r  Time_display[4]_i_195/O
                         net (fo=1, routed)           0.604    28.985    Time_display[4]_i_195_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334    29.319 r  Time_display_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    29.319    Time_display_reg[4]_i_90_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    29.581 f  Time_display_reg[4]_i_47/O[3]
                         net (fo=1, routed)           0.353    29.934    Time_display_reg[4]_i_47_n_4
    SLICE_X61Y34         LUT1 (Prop_lut1_I0_O)        0.250    30.184 r  Time_display[4]_i_46/O
                         net (fo=1, routed)           0.000    30.184    Time_display[4]_i_46_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    30.665 r  Time_display_reg[4]_i_20/O[2]
                         net (fo=1, routed)           0.353    31.018    Time_display_reg[4]_i_20_n_5
    SLICE_X62Y35         LUT2 (Prop_lut2_I1_O)        0.253    31.271 r  Time_display[11]_i_9/O
                         net (fo=1, routed)           0.000    31.271    Time_display[11]_i_9_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    31.614 f  Time_display_reg[11]_i_6/O[1]
                         net (fo=7, routed)           0.723    32.337    Time_display_reg[11]_i_6_n_6
    SLICE_X62Y36         LUT5 (Prop_lut5_I2_O)        0.250    32.587 r  Time_display[10]_i_6/O
                         net (fo=4, routed)           0.671    33.258    Time_display[10]_i_6_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.105    33.363 r  Time_display[8]_i_4/O
                         net (fo=2, routed)           0.561    33.924    Time_display[8]_i_4_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.105    34.029 f  Time_display[7]_i_3/O
                         net (fo=1, routed)           0.235    34.264    Time_display[7]_i_3_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.105    34.369 r  Time_display[7]_i_2/O
                         net (fo=2, routed)           0.271    34.640    p_3_in
    SLICE_X62Y36         FDRE                                         r  Time_display_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  Time_display_reg[7]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)       -0.047    14.470    Time_display_reg[7]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -34.640    
  -------------------------------------------------------------------
                         slack                                -20.170    

Slack (VIOLATED) :        -20.113ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.067ns  (logic 15.176ns (50.474%)  route 14.891ns (49.526%))
  Logic Levels:           63  (CARRY4=41 LUT1=1 LUT2=4 LUT3=3 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437     4.596    clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.379     4.975 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.322     5.297    counter_reg_n_0_[0]
    SLICE_X59Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  counter[4]_i_3/O
                         net (fo=2, routed)           0.158     5.560    counter[0]
    SLICE_X58Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.040 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    counter_reg[4]_i_2_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.305 f  counter_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.355     6.660    counter_reg[8]_i_2_n_6
    SLICE_X60Y10         LUT1 (Prop_lut1_I0_O)        0.250     6.910 r  Time_display[2]_i_41/O
                         net (fo=1, routed)           0.000     6.910    Time_display[2]_i_41_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.354 r  Time_display_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.354    Time_display_reg[2]_i_33_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  Time_display_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.454    Time_display_reg[2]_i_28_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  Time_display_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.554    Time_display_reg[2]_i_23_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  Time_display_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.654    Time_display_reg[2]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.853 f  Time_display_reg[2]_i_13/O[2]
                         net (fo=58, routed)          0.699     8.552    Time_display9[23]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.244     8.796 r  Time_display[2]_i_7/O
                         net (fo=32, routed)          0.862     9.657    Time_display[2]_i_7_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.105     9.762 r  Time_display[4]_i_517/O
                         net (fo=1, routed)           0.234     9.997    Time_display[4]_i_517_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.105    10.102 r  Time_display[4]_i_440/O
                         net (fo=1, routed)           0.000    10.102    Time_display[4]_i_440_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.434 r  Time_display_reg[4]_i_310/CO[3]
                         net (fo=1, routed)           0.000    10.434    Time_display_reg[4]_i_310_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.532 r  Time_display_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.532    Time_display_reg[4]_i_307_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.630 r  Time_display_reg[4]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.630    Time_display_reg[4]_i_308_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.728 r  Time_display_reg[4]_i_206/CO[3]
                         net (fo=1, routed)           0.000    10.728    Time_display_reg[4]_i_206_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.988 r  Time_display_reg[4]_i_99/O[3]
                         net (fo=39, routed)          0.627    11.615    Time_display6[24]
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.257    11.872 r  Time_display[4]_i_388/O
                         net (fo=6, routed)           0.900    12.772    Time_display5__0[24]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.105    12.877 r  Time_display[4]_i_486/O
                         net (fo=1, routed)           0.000    12.877    Time_display[4]_i_486_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.334 r  Time_display_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    13.334    Time_display_reg[4]_i_387_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.594 r  Time_display_reg[15]_i_439/O[3]
                         net (fo=3, routed)           0.520    14.114    Time_display_reg[15]_i_439_n_4
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.257    14.371 r  Time_display[15]_i_388/O
                         net (fo=1, routed)           0.670    15.041    Time_display[15]_i_388_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    15.498 r  Time_display_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    15.498    Time_display_reg[15]_i_284_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    15.760 r  Time_display_reg[15]_i_393/O[3]
                         net (fo=4, routed)           0.656    16.416    Time_display_reg[15]_i_393_n_4
    SLICE_X59Y28         LUT3 (Prop_lut3_I1_O)        0.250    16.666 r  Time_display[15]_i_414/O
                         net (fo=2, routed)           0.359    17.026    Time_display[15]_i_414_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.105    17.131 r  Time_display[15]_i_325/O
                         net (fo=1, routed)           0.691    17.822    Time_display[15]_i_325_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    18.151 r  Time_display_reg[15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    18.151    Time_display_reg[15]_i_244_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.411 r  Time_display_reg[15]_i_184/O[3]
                         net (fo=7, routed)           0.562    18.973    Time_display_reg[15]_i_184_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.257    19.230 r  Time_display[4]_i_214/O
                         net (fo=1, routed)           0.000    19.230    Time_display[4]_i_214_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.687 r  Time_display_reg[4]_i_104/CO[3]
                         net (fo=1, routed)           0.000    19.687    Time_display_reg[4]_i_104_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.785 r  Time_display_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.785    Time_display_reg[4]_i_51_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.965 r  Time_display_reg[4]_i_22/O[0]
                         net (fo=28, routed)          0.714    20.678    Time_display_reg[4]_i_22_n_7
    SLICE_X58Y26         LUT5 (Prop_lut5_I2_O)        0.249    20.927 r  Time_display[4]_i_55/O
                         net (fo=1, routed)           0.000    20.927    Time_display[4]_i_55_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408    21.335 r  Time_display_reg[4]_i_23/CO[1]
                         net (fo=27, routed)          0.401    21.737    Time_display_reg[4]_i_23_n_2
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.275    22.012 r  Time_display[4]_i_29/O
                         net (fo=1, routed)           0.332    22.344    Time_display[4]_i_29_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    22.889 r  Time_display_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.889    Time_display_reg[4]_i_12_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.154 f  Time_display_reg[12]_i_57/O[1]
                         net (fo=3, routed)           0.574    23.728    Time_display4[6]
    SLICE_X57Y29         LUT5 (Prop_lut5_I0_O)        0.250    23.978 r  Time_display[12]_i_125/O
                         net (fo=1, routed)           0.000    23.978    Time_display[12]_i_125_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.435 r  Time_display_reg[12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.435    Time_display_reg[12]_i_58_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.533 r  Time_display_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.533    Time_display_reg[15]_i_70_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    24.713 r  Time_display_reg[15]_i_159/O[0]
                         net (fo=2, routed)           0.673    25.385    Time_display_reg[15]_i_159_n_7
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.249    25.634 r  Time_display[12]_i_102/O
                         net (fo=31, routed)          0.808    26.442    Time_display[12]_i_102_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.105    26.547 r  Time_display[12]_i_93/O
                         net (fo=4, routed)           0.555    27.102    Time_display[12]_i_93_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    27.429 r  Time_display_reg[12]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.429    Time_display_reg[12]_i_129_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.529 r  Time_display_reg[12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    27.529    Time_display_reg[12]_i_79_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.629 r  Time_display_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.629    Time_display_reg[12]_i_34_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.729 r  Time_display_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.729    Time_display_reg[12]_i_33_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.829 r  Time_display_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.829    Time_display_reg[12]_i_25_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    28.028 r  Time_display_reg[12]_i_30/O[2]
                         net (fo=2, routed)           0.608    28.636    Time_display_reg[12]_i_30_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.244    28.880 r  Time_display[15]_i_15/O
                         net (fo=2, routed)           0.471    29.351    Time_display[15]_i_15_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.105    29.456 r  Time_display[15]_i_19/O
                         net (fo=1, routed)           0.000    29.456    Time_display[15]_i_19_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    29.788 r  Time_display_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.788    Time_display_reg[15]_i_8_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.048 r  Time_display_reg[15]_i_225/O[3]
                         net (fo=3, routed)           0.380    30.428    Time_display_reg[15]_i_225_n_4
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.257    30.685 r  Time_display[15]_i_305/O
                         net (fo=1, routed)           0.000    30.685    Time_display[15]_i_305_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.129 r  Time_display_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    31.129    Time_display_reg[15]_i_224_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.391 r  Time_display_reg[15]_i_164/O[3]
                         net (fo=3, routed)           0.554    31.945    Time_display_reg[15]_i_164_n_4
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.250    32.195 r  Time_display[15]_i_151/O
                         net (fo=1, routed)           0.383    32.578    Time_display[15]_i_151_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    33.014 r  Time_display_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    33.014    Time_display_reg[15]_i_87_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.112 r  Time_display_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.112    Time_display_reg[15]_i_40_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.210 r  Time_display_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.210    Time_display_reg[15]_i_22_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.426 r  Time_display_reg[15]_i_9/CO[0]
                         net (fo=5, routed)           0.501    33.926    Time_display_reg[15]_i_9_n_3
    SLICE_X58Y38         LUT6 (Prop_lut6_I1_O)        0.309    34.235 r  Time_display[13]_i_2/O
                         net (fo=1, routed)           0.323    34.558    Time_display[13]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I0_O)        0.105    34.663 r  Time_display[13]_i_1/O
                         net (fo=2, routed)           0.000    34.663    Time_display[13]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  Time_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.327    14.327    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  Time_display_reg[13]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.033    14.550    Time_display_reg[13]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                -20.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.763%)  route 0.115ns (38.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.115     1.731    counter_reg_n_0_[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    counter[2]_i_1_n_0
    SLICE_X59Y10         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y10         FDRE (Hold_fdre_C_D)         0.091     1.566    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.277%)  route 0.118ns (38.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.118     1.734    counter_reg_n_0_[9]
    SLICE_X59Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.779    counter[9]_i_1_n_0
    SLICE_X59Y10         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y10         FDRE (Hold_fdre_C_D)         0.092     1.567    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Time_display_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.725%)  route 0.147ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  Time_display_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Time_display_reg[9]/Q
                         net (fo=2, routed)           0.147     1.786    Time_display[9]
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  Time_display[9]_i_1/O
                         net (fo=1, routed)           0.000     1.831    Time_display[9]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  Time_display_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  Time_display_reg[9]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.121     1.596    Time_display_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.105%)  route 0.152ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.152     1.767    counter_reg_n_0_[20]
    SLICE_X59Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.812    counter[20]_i_1_n_0
    SLICE_X59Y12         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.092     1.566    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Time_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Time_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Time_display_reg[0]/Q
                         net (fo=1, routed)           0.155     1.766    Time_display[0]
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  Time_display[0]_i_1/O
                         net (fo=2, routed)           0.000     1.811    Time_display[0]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  Time_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Time_display_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.091     1.560    Time_display_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Time_display_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  Time_display_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Time_display_reg[13]/Q
                         net (fo=1, routed)           0.160     1.775    Time_display[13]
    SLICE_X58Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  Time_display[13]_i_1/O
                         net (fo=2, routed)           0.000     1.820    Time_display[13]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  Time_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  Time_display_reg[13]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.092     1.566    Time_display_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  counter2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter2_reg[27]/Q
                         net (fo=3, routed)           0.115     1.734    counter2_reg[27]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  counter2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    counter2_reg[24]_i_1_n_4
    SLICE_X63Y41         FDRE                                         r  counter2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  counter2_reg[27]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105     1.582    counter2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_reg[17]/Q
                         net (fo=2, routed)           0.166     1.781    counter_reg_n_0_[17]
    SLICE_X59Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.826    counter[17]_i_1_n_0
    SLICE_X59Y12         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.091     1.565    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Time_display_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_display_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  Time_display_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Time_display_reg[4]/Q
                         net (fo=1, routed)           0.166     1.780    Time_display[4]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  Time_display[4]_i_1/O
                         net (fo=2, routed)           0.000     1.825    Time_display[4]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Time_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  Time_display_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.091     1.564    Time_display_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.558%)  route 0.168ns (47.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.168     1.785    counter_reg_n_0_[4]
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    counter[4]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.092     1.568    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   Time_display_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   Time_display_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   Time_display_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   Time_display_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   Time_display_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   Time_display_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y35   counter2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   counter2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   counter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y13   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   counter2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   counter2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   counter2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   counter2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   Time_display_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   Time_display_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   Time_display_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   Time_display_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   Time_display_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   Time_display_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   Time_display_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   Time_display_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   Time_display_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   Time_display_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   Time_display_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   Time_display_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y35   counter2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   counter2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   counter2_reg[11]/C



