[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortInitVal/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 104
LIB: work
FILE: ${SURELOG_DIR}/tests/PortInitVal/dut.sv
n<> u<103> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<103> s<102> l<1:1>
  n<> u<102> t<Source_text> p<103> c<101> l<1:1> el<9:10>
    n<> u<101> t<Description> p<102> c<100> l<1:1> el<9:10>
      n<> u<100> t<Module_declaration> p<101> c<12> l<1:1> el<9:10>
        n<> u<12> t<Module_nonansi_header> p<100> c<2> s<28> l<1:1> el<1:16>
          n<module> u<2> t<Module_keyword> p<12> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<12> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<12> s<11> l<1:12> el<1:12>
          n<> u<11> t<Port_list> p<12> c<10> l<1:12> el<1:15>
            n<> u<10> t<Port> p<11> c<9> l<1:13> el<1:14>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:13> el<1:14>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:13> el<1:14>
                  n<b> u<5> t<STRING_CONST> p<8> s<7> l<1:13> el<1:14>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:14> el<1:14>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:14> el<1:14>
        n<> u<28> t<Module_item> p<100> c<27> s<41> l<2:9> el<2:20>
          n<> u<27> t<Non_port_module_item> p<28> c<26> l<2:9> el<2:20>
            n<> u<26> t<Module_or_generate_item> p<27> c<25> l<2:9> el<2:20>
              n<> u<25> t<Module_common_item> p<26> c<24> l<2:9> el<2:20>
                n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<2:9> el<2:20>
                  n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:9> el<2:20>
                    n<> u<22> t<Net_declaration> p<23> c<13> l<2:9> el<2:20>
                      n<> u<13> t<NetType_Wire> p<22> s<14> l<2:9> el<2:13>
                      n<> u<14> t<Data_type_or_implicit> p<22> s<21> l<2:14> el<2:14>
                      n<> u<21> t<Net_decl_assignment_list> p<22> c<20> l<2:14> el<2:19>
                        n<> u<20> t<Net_decl_assignment> p<21> c<15> l<2:14> el<2:19>
                          n<a> u<15> t<STRING_CONST> p<20> s<19> l<2:14> el<2:15>
                          n<> u<19> t<Expression> p<20> c<18> l<2:18> el<2:19>
                            n<> u<18> t<Primary> p<19> c<17> l<2:18> el<2:19>
                              n<> u<17> t<Primary_literal> p<18> c<16> l<2:18> el<2:19>
                                n<0> u<16> t<INT_CONST> p<17> l<2:18> el<2:19>
        n<> u<41> t<Module_item> p<100> c<40> s<82> l<3:9> el<3:26>
          n<> u<40> t<Port_declaration> p<41> c<39> l<3:9> el<3:25>
            n<> u<39> t<Output_declaration> p<40> c<32> l<3:9> el<3:25>
              n<> u<32> t<Variable_port_type> p<39> c<31> s<38> l<3:16> el<3:19>
                n<> u<31> t<Var_data_type> p<32> c<30> l<3:16> el<3:19>
                  n<> u<30> t<Data_type> p<31> c<29> l<3:16> el<3:19>
                    n<> u<29> t<IntVec_TypeReg> p<30> l<3:16> el<3:19>
              n<> u<38> t<Variable_port_identifier_list> p<39> c<33> l<3:20> el<3:25>
                n<b> u<33> t<STRING_CONST> p<38> s<37> l<3:20> el<3:21>
                n<> u<37> t<Constant_expression> p<38> c<36> l<3:24> el<3:25>
                  n<> u<36> t<Constant_primary> p<37> c<35> l<3:24> el<3:25>
                    n<> u<35> t<Primary_literal> p<36> c<34> l<3:24> el<3:25>
                      n<0> u<34> t<INT_CONST> p<35> l<3:24> el<3:25>
        n<> u<82> t<Module_item> p<100> c<81> s<98> l<4:9> el<6:12>
          n<> u<81> t<Non_port_module_item> p<82> c<80> l<4:9> el<6:12>
            n<> u<80> t<Module_or_generate_item> p<81> c<79> l<4:9> el<6:12>
              n<> u<79> t<Module_common_item> p<80> c<78> l<4:9> el<6:12>
                n<> u<78> t<Always_construct> p<79> c<42> l<4:9> el<6:12>
                  n<> u<42> t<ALWAYS> p<78> s<77> l<4:9> el<4:15>
                  n<> u<77> t<Statement> p<78> c<76> l<4:16> el<6:12>
                    n<> u<76> t<Statement_item> p<77> c<75> l<4:16> el<6:12>
                      n<> u<75> t<Procedural_timing_control_statement> p<76> c<44> l<4:16> el<6:12>
                        n<> u<44> t<Procedural_timing_control> p<75> c<43> s<74> l<4:16> el<4:18>
                          n<> u<43> t<Event_control> p<44> l<4:16> el<4:18>
                        n<> u<74> t<Statement_or_null> p<75> c<73> l<4:19> el<6:12>
                          n<> u<73> t<Statement> p<74> c<72> l<4:19> el<6:12>
                            n<> u<72> t<Statement_item> p<73> c<71> l<4:19> el<6:12>
                              n<> u<71> t<Seq_block> p<72> c<69> l<4:19> el<6:12>
                                n<> u<69> t<Statement_or_null> p<71> c<68> s<70> l<5:17> el<5:29>
                                  n<> u<68> t<Statement> p<69> c<67> l<5:17> el<5:29>
                                    n<> u<67> t<Statement_item> p<68> c<66> l<5:17> el<5:29>
                                      n<> u<66> t<Conditional_statement> p<67> c<50> l<5:17> el<5:29>
                                        n<> u<50> t<Cond_predicate> p<66> c<49> s<65> l<5:20> el<5:21>
                                          n<> u<49> t<Expression_or_cond_pattern> p<50> c<48> l<5:20> el<5:21>
                                            n<> u<48> t<Expression> p<49> c<47> l<5:20> el<5:21>
                                              n<> u<47> t<Primary> p<48> c<46> l<5:20> el<5:21>
                                                n<> u<46> t<Primary_literal> p<47> c<45> l<5:20> el<5:21>
                                                  n<a> u<45> t<STRING_CONST> p<46> l<5:20> el<5:21>
                                        n<> u<65> t<Statement_or_null> p<66> c<64> l<5:23> el<5:29>
                                          n<> u<64> t<Statement> p<65> c<63> l<5:23> el<5:29>
                                            n<> u<63> t<Statement_item> p<64> c<62> l<5:23> el<5:29>
                                              n<> u<62> t<Blocking_assignment> p<63> c<61> l<5:23> el<5:28>
                                                n<> u<61> t<Operator_assignment> p<62> c<55> l<5:23> el<5:28>
                                                  n<> u<55> t<Variable_lvalue> p<61> c<52> s<56> l<5:23> el<5:24>
                                                    n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<5:23> el<5:24>
                                                      n<b> u<51> t<STRING_CONST> p<52> l<5:23> el<5:24>
                                                    n<> u<54> t<Select> p<55> c<53> l<5:25> el<5:25>
                                                      n<> u<53> t<Bit_select> p<54> l<5:25> el<5:25>
                                                  n<> u<56> t<AssignOp_Assign> p<61> s<60> l<5:25> el<5:26>
                                                  n<> u<60> t<Expression> p<61> c<59> l<5:27> el<5:28>
                                                    n<> u<59> t<Primary> p<60> c<58> l<5:27> el<5:28>
                                                      n<> u<58> t<Primary_literal> p<59> c<57> l<5:27> el<5:28>
                                                        n<1> u<57> t<INT_CONST> p<58> l<5:27> el<5:28>
                                n<> u<70> t<END> p<71> l<6:9> el<6:12>
        n<> u<98> t<Module_item> p<100> c<97> s<99> l<7:4> el<7:17>
          n<> u<97> t<Non_port_module_item> p<98> c<96> l<7:4> el<7:17>
            n<> u<96> t<Module_or_generate_item> p<97> c<95> l<7:4> el<7:17>
              n<> u<95> t<Module_common_item> p<96> c<94> l<7:4> el<7:17>
                n<> u<94> t<Continuous_assign> p<95> c<93> l<7:4> el<7:17>
                  n<> u<93> t<Net_assignment_list> p<94> c<92> l<7:11> el<7:16>
                    n<> u<92> t<Net_assignment> p<93> c<87> l<7:11> el<7:16>
                      n<> u<87> t<Net_lvalue> p<92> c<84> s<91> l<7:11> el<7:12>
                        n<> u<84> t<Ps_or_hierarchical_identifier> p<87> c<83> s<86> l<7:11> el<7:12>
                          n<c> u<83> t<STRING_CONST> p<84> l<7:11> el<7:12>
                        n<> u<86> t<Constant_select> p<87> c<85> l<7:13> el<7:13>
                          n<> u<85> t<Constant_bit_select> p<86> l<7:13> el<7:13>
                      n<> u<91> t<Expression> p<92> c<90> l<7:15> el<7:16>
                        n<> u<90> t<Primary> p<91> c<89> l<7:15> el<7:16>
                          n<> u<89> t<Primary_literal> p<90> c<88> l<7:15> el<7:16>
                            n<a> u<88> t<STRING_CONST> p<89> l<7:15> el<7:16>
        n<> u<99> t<ENDMODULE> p<100> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInitVal/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortInitVal/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
Constant                                               3
ContAssign                                             1
Design                                                 1
EventControl                                           1
Identifier                                             1
IfStmt                                                 1
LogicNet                                               2
LogicTypespec                                          3
Module                                                 2
ModuleTypespec                                         1
Port                                                   1
RefObj                                                 4
RefTypespec                                            3
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortInitVal/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PortInitVal/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:2:14, endln:2:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:2:9, endln:2:13
      |vpiParent:
      \_LogicNet: (work@dut.a), line:2:14, endln:2:15
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.b), line:1:13, endln:1:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.b), line:3:16, endln:3:19
      |vpiParent:
      \_LogicNet: (work@dut.b), line:1:13, endln:1:14
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@dut.c), line:7:11, endln:7:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:2:14, endln:2:15
  |vpiNet:
  \_LogicNet: (work@dut.b), line:1:13, endln:1:14
  |vpiNet:
  \_LogicNet: (work@dut.c), line:7:11, endln:7:12
  |vpiPort:
  \_Port: (b), line:1:13, endln:1:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:b
    |vpiDirection:2
    |vpiHighConn:
    \_Constant: , line:3:24, endln:3:25
      |vpiParent:
      \_Port: (b), line:1:13, endln:1:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiTypespec:
    \_RefTypespec: (work@dut.b), line:3:16, endln:3:19
      |vpiParent:
      \_Port: (b), line:1:13, endln:1:14
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicTypespec: 
  |vpiProcess:
  \_Always: , line:4:9, endln:6:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_EventControl: , line:4:16, endln:4:18
      |vpiParent:
      \_Always: , line:4:9, endln:6:12
      |vpiStmt:
      \_Begin: (work@dut), line:4:19, endln:6:12
        |vpiParent:
        \_EventControl: , line:4:16, endln:4:18
        |vpiFullName:work@dut
        |vpiStmt:
        \_IfStmt: , line:5:17, endln:5:29
          |vpiParent:
          \_Begin: (work@dut), line:4:19, endln:6:12
          |vpiCondition:
          \_RefObj: (work@dut.a), line:5:20, endln:5:21
            |vpiParent:
            \_IfStmt: , line:5:17, endln:5:29
            |vpiName:a
            |vpiFullName:work@dut.a
            |vpiActual:
            \_LogicNet: (work@dut.a), line:2:14, endln:2:15
          |vpiStmt:
          \_Assignment: , line:5:23, endln:5:28
            |vpiParent:
            \_IfStmt: , line:5:17, endln:5:29
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:5:27, endln:5:28
              |vpiParent:
              \_Assignment: , line:5:23, endln:5:28
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@dut.b), line:5:23, endln:5:24
              |vpiParent:
              \_Assignment: , line:5:23, endln:5:28
              |vpiName:b
              |vpiFullName:work@dut.b
              |vpiActual:
              \_LogicNet: (work@dut.b), line:1:13, endln:1:14
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_RefObj: (work@dut.a), line:7:15, endln:7:16
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicNet: (work@dut.a), line:2:14, endln:2:15
    |vpiLhs:
    \_RefObj: (work@dut.c), line:7:11, endln:7:12
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:16
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_LogicNet: (work@dut.c), line:7:11, endln:7:12
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
