/******************************************************************************
 *    Copyright (C) 2014 Hisilicon STB Development Dept
 *    All rights reserved.
 * ***
 *    Create by Czyong
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *   http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
******************************************************************************/

#ifndef __HI_CHIP_REGS_H__
#define __HI_CHIP_REGS_H__

#define OSC_FREQ                      24000000

#define REG_BASE_SCTL                 0xF8000000

// TODO: 不用的需要去掉
#define REG_BASE_TIMER01              0xF8002000
#define REG_BASE_TIMER23              0xF8A29000
#define REG_BASE_TIMER45              0xF8A2A000
#define REG_BASE_TIMER67              0xF8A2B000

#define GIC_DIST_BASE                 0xF8A01000
#define GIC_CPU_BASE                  0xF8A00100
#define REG_BASE_GPIO5                0xF8004000
#define REG_BASE_CRG                  0xF8A22000

#define REG_BASE_UART0                  0xF8B00000
#define REG_BASE_UART1                  0xF8006000
#define REG_BASE_UART2                  0xF8B02000
#define REG_BASE_UART3                  0xF8B03000
#define REG_BASE_UART4                  0xF8B04000
#define REG_BASE_PERI_CTRL              0xF8A20000
#define REG_BASE_WDG0                   0xF8A2C000
#define REG_BASE_WDG1                   0xF8A2D000
#define REG_BASE_IO_CONFIG              0xF8A21000

#define CONFIG_HISFC350_PERIPHERY_REGBASE        REG_BASE_CRG
#define MEM_BASE_NAND                            0xFE000000
#define CONFIG_HINFC504_BUFFER_BASE_ADDRESS      MEM_BASE_NAND
#define MEM_BASE_SPI                             0xFA000000
#define CONFIG_HISFC350_BUFFER_BASE_ADDRESS      MEM_BASE_SPI
#define CONFIG_HINFC504_REG_BASE_ADDRESS         0xF9810000
#define CONFIG_HISFC350_REG_BASE_ADDRESS         0xF9800000

#define CONFIG_HINFC610_BUFFER_BASE_ADDRESS      MEM_BASE_NAND
#define CONFIG_HINFC610_REG_BASE_ADDRESS         0xF9810000
#define REG_BASE_SATA                   0xF9900000
#define REG_BASE_OHCI                   0XF9880000
#define REG_BASE_EHCI                   0XF9890000
#define REG_BASE_EHCI1                  0xf9930000
#define REG_BASE_USB2_DEVICE            0XF98C0000
#define REG_BASE_SF                     0XF9840000
#define REG_BASE_MCI                    0xF9830000
#define REG_BASE_GPIO0                  0xF8B20000
#define REG_BASE_GPIO5                  0xF8004000
#define GPIO_SIZE                       (0x1000)
#define MAX_GPIO_NUMS                   (18)

#define REG_OTP_CTRL                    0xF8AB0080
#define REG_OTP_BOOT_SEL                0x04
#define REG_OTP_BOOT_MODE               0x00
#define OTP_BOOT_SEL_OFFSET             18
#define OTP_BOOT_SEL_MASK               (1 << OTP_BOOT_SEL_OFFSET)

#define REG_OTP_ID_WORD                 0xF8AB0128
#define OTP_ID_WORD_VALUE_NORMAL        0x2A13C812
#define OTP_ID_WORD_VALUE_SECURE        0x6EDBE953

#define REG_SC_CTRL                     0x0000
#define REG_SC_SYSRES                   0x0004
#define REG_SC_APLLFREQCTRL0            0x0018
#define REG_SC_APLLFREQCTRL1            0x001C
#define REG_SC_LOW_POWER_CTRL           0x0040
#define REG_SC_IO_REUSE_SEL             0x0044
#define REG_SC_SRST_REQ_CTRL            0x0048
#define REG_SC_CA_RST_CTRL              0x004C
#define REG_SC_WDG_RST_CTRL             0x0050
#define REG_SC_DDRC_DFI_RST_CTRL        0x0054
#define REG_SC_PLLLOCK_STAT             0x0070

#define REG_SC_GEN0                     0x0080
#define REG_SC_GEN1                     0x0084
#define REG_SC_GEN2                     0x0088
#define REG_SC_GEN3                     0x008C
#define REG_SC_GEN4                     0x0090
#define REG_SC_GEN5                     0x0094
#define REG_SC_GEN6                     0x0098
#define REG_SC_GEN7                     0x009C
#define REG_SC_GEN8                     0x00A0
#define REG_SC_GEN9                     0x00A4
#define REG_SC_GEN10                    0x00A8
#define REG_SC_GEN11                    0x00AC
#define REG_SC_GEN12                    0x00B0
#define REG_SC_GEN13                    0x00B4
#define REG_SC_GEN14                    0x00B8
#define REG_SC_GEN15                    0x00BC
#define REG_SC_GEN16                    0x00C0
#define REG_SC_GEN17                    0x00C4
#define REG_SC_GEN18                    0x00C8
#define REG_SC_GEN19                    0x00CC
#define REG_SC_GEN20                    0x00D0
#define REG_SC_GEN21                    0x00D4
#define REG_SC_GEN22                    0x00D8
#define REG_SC_GEN23                    0x00DC
#define REG_SC_GEN24                    0x00E0
#define REG_SC_GEN25                    0x00e4
#define REG_SC_GEN26                    0x00e8
#define REG_SC_GEN27                    0x00ec
#define REG_SC_GEN28                    0x00F0
#define REG_SC_GEN29                    0x00F4
#define REG_SC_GEN30                    0x00F8
#define REG_SC_GEN31                    0x00FC

/* MEM MODE */
#define REG_MEM_COMB                    0xF8A35000
#define MEM_MODE_SHIFT                  (0)
#define MEM_MODE_MASK                   (0x1)
#define MEM_COMB_SHIFT                  (1)
#define MEM_COMB_MASK                   (0x3)

/* WDG CRG REG */
#define REG_PERI_CRG94                  0x178

/* Pin Mux REG */
#define REG_BASE_IOSHARE                0xF8A21000

#define REG_IOSHARE_EBI_DQ7             (REG_BASE_IOSHARE + 0x000)
#define REG_IOSHARE_EBI_DQ6             (REG_BASE_IOSHARE + 0x004)
#define REG_IOSHARE_EBI_DQ5             (REG_BASE_IOSHARE + 0x008)
#define REG_IOSHARE_EBI_DQ4             (REG_BASE_IOSHARE + 0x00C)

/* SDIO0 REG */
#define REG_PERI_CRG39                  0x9C
#define SDIO0_DRV_PS_SEL_MASK           (0x7 << 16)
#define SDIO0_SAP_PS_SEL_MASK           (0x7 << 12)
#define SDIO0_CLK_SEL_MASK              (0x3 << 8)

#define SDIO0_DRV_PS_SEL_0              (0b000 << 16)
#define SDIO0_DRV_PS_SEL_45             (0b001 << 16)
#define SDIO0_DRV_PS_SEL_90             (0b010 << 16)
#define SDIO0_DRV_PS_SEL_135            (0b011 << 16)
#define SDIO0_DRV_PS_SEL_180            (0b100 << 16)
#define SDIO0_DRV_PS_SEL_225            (0b101 << 16)
#define SDIO0_DRV_PS_SEL_270            (0b110 << 16)
#define SDIO0_DRV_PS_SEL_315            (0b111 << 16)

#define SDIO0_SAP_PS_SEL_0              (0b000 << 12)
#define SDIO0_SAP_PS_SEL_45             (0b001 << 12)
#define SDIO0_SAP_PS_SEL_90             (0b010 << 12)
#define SDIO0_SAP_PS_SEL_135            (0b011 << 12)
#define SDIO0_SAP_PS_SEL_180            (0b100 << 12)
#define SDIO0_SAP_PS_SEL_225            (0b101 << 12)
#define SDIO0_SAP_PS_SEL_270            (0b110 << 12)
#define SDIO0_SAP_PS_SEL_315            (0b111 << 12)

#define SDIO0_CLK_SEL_75M               (0b00 << 8)
#define SDIO0_CLK_SEL_100M              (0b01 << 8)
#define SDIO0_CLK_SEL_50M               (0b10 << 8)
#define SDIO0_CLK_SEL_24M               (0b11 << 8)

#define SDIO0_SRST_REQ                  (0x1 << 4)
#define SDIO0_CKEN                      (0x1 << 1)
#define SDIO0_BUS_CKEN                  (0x1 << 0)

/* SDIO1 REG */
#define REG_PERI_CRG40                  0xA0
#define SDIO1_DRV_PS_SEL_MASK           (0x7 << 16)
#define SDIO1_SAP_PS_SEL_MASK           (0x7 << 12)
#define SDIO1_CLK_SEL_MASK              (0x3 << 8)

#define SDIO1_DRV_PS_SEL_0              (0b000 << 16)
#define SDIO1_DRV_PS_SEL_45             (0b001 << 16)
#define SDIO1_DRV_PS_SEL_90             (0b010 << 16)
#define SDIO1_DRV_PS_SEL_135            (0b011 << 16)
#define SDIO1_DRV_PS_SEL_180            (0b100 << 16)
#define SDIO1_DRV_PS_SEL_225            (0b101 << 16)
#define SDIO1_DRV_PS_SEL_270            (0b110 << 16)
#define SDIO1_DRV_PS_SEL_315            (0b111 << 16)

#define SDIO1_SAP_PS_SEL_0              (0b000 << 12)
#define SDIO1_SAP_PS_SEL_45             (0b001 << 12)
#define SDIO1_SAP_PS_SEL_90             (0b010 << 12)
#define SDIO1_SAP_PS_SEL_135            (0b011 << 12)
#define SDIO1_SAP_PS_SEL_180            (0b100 << 12)
#define SDIO1_SAP_PS_SEL_225            (0b101 << 12)
#define SDIO1_SAP_PS_SEL_270            (0b110 << 12)
#define SDIO1_SAP_PS_SEL_315            (0b111 << 12)

#define SDIO1_CLK_SEL_75M               (0b00 << 8)
#define SDIO1_CLK_SEL_100M              (0b01 << 8)
#define SDIO1_CLK_SEL_50M               (0b10 << 8)
#define SDIO1_CLK_SEL_24M               (0b11 << 8)

#define SDIO1_SRST_REQ                  (0x1 << 4)
#define SDIO1_CKEN                      (0x1 << 1)
#define SDIO1_BUS_CKEN                  (0x1 << 0)

#define HIGMACV300_MAC0_IF              0x300C
#define HIGMACV300_MAC1_IF              0x3010
#define HISFV300_MAC0_PORTSEL           0x0200
#define REG_START_MODE                  0x0000
#define REG_PERI_STAT                   0x0004
#define REG_PERI_CTRL                   0x0008
#define REG_PERI_CRG26                  0x00A8
#define NF_BOOTBW_MASK                  (1<<12)

#define REG_TIMER_RELOAD                0x000
#define REG_TIMER_VALUE                 0x004
#define REG_TIMER_CONTROL               0x008

#define HI3798MX_OSC_FREQ               24000000
#define MEM_BASE_DDR                    0x00000000
#define CONFIG_TAG_OFFSET               MEM_BASE_DDR + 0x100
#define CONFIG_TAG_MAX_SIZE             (0x10000)

#define DEFAULT_UART_CLK                54000000

#define BOOT_FROM_NANDR                 0x8
#define BOOT_FROM_SD                    0x2
#define BOOT_FROM_EMMC                  0x3
#define BOOT_FROM_DDR                   0x4
#define BOOT_FROM_NAND                  0x1
#define BOOT_FROM_SPI                   0x0

#define REG_START_FLAG                  (REG_BASE_SCTL + REG_SC_GEN12)
#define REG_USB_UART_FLAG               (REG_BASE_SCTL + REG_SC_GEN2)
#define CONFIG_START_MAGIC              (0x444f574e)
#define RAM_START_ADRS                  0xFFFE0C00

#define REG_SC_SYSID0                   0x0EE0
#define REG_SC_SYSID1                   0x0EE4
#define REG_SC_SYSID2                   0x0EE8
#define REG_SC_SYSID3                   0x0EEC

#define REG_PERI_SOC_FUSE           0x840
#define NORMAL_BOOTMODE_OFFSET      9
#define NORMAL_BOOTMODE_MASK        3

#define TIMER0_BASE                     0xf8002000
#define TIMER1_BASE                     0xf8002020
#define TIMER2_BASE                     0xf8a29000
#define TIMER3_BASE                     0xf8a29020
#define TIMER4_BASE                     0xf8a2a000
#define TIMER5_BASE                     0xf8a2a020
#define TIMER6_BASE                     0xf8a2b000
#define TIMER7_BASE                     0xf8a2b020

#define TIMER0_IRQ_NR                   24
#define TIMER1_IRQ_NR                   24
#define TIMER2_IRQ_NR                   25
#define TIMER3_IRQ_NR                   25
#define TIMER4_IRQ_NR                   26
#define TIMER5_IRQ_NR                   26
#define TIMER6_IRQ_NR                   27
#define TIMER7_IRQ_NR                   27

#define CONFIG_MACHINE_ID                        0x1F40
#define CONFIG_TASK_CYCLE                        10
#define CONFIG_CLOCK_TICK                        0
#define CONFIG_CLOCK_SOURCE                      2
#define CONFIG_MAX_IRQ                           128
#define CONFIG_MAX_TASK                          20
#define CONFIG_VECTOR_BASE                       0xFFFF0000

#define CONFIG_GLOBAL_DATA_SIZE                  (CONFIG_ENV_SIZE + 0x2000)
#define CONFIG_SYS_MALLOC_LEN                    0x200000
#define CONFIG_DMA_MALLOC_LEN                    0x200000

#define CONFIG_UART_CLK                          85700000
#define CONFIG_UART_BAUD                         115200
#define CONFIG_CUR_UART_BASE                     REG_BASE_UART0
/*********************************************************************/
/*
 * 0x1-> init item1
 * 0x2-> init item2
 * 0x3->init item1 & item2
 */
#define INIT_REG_ITEM1                  1
#define INIT_REG_ITEM2                  2
#define INIT_REG_ITEM1_ITEM2            (INIT_REG_ITEM1 | INIT_REG_ITEM2)

/******************************************************************************/

#ifndef __ASSEMBLY__

#define WDG_ENABLE(_nn) do { \
	(*(volatile unsigned int *)(WDG_LOCK)    = (0x1ACCE551)); \
	(*(volatile unsigned int *)(WDG_LOAD)    = (_nn)); \
	(*(volatile unsigned int *)(WDG_CONTROL) = (0x3)); \
	(*(volatile unsigned int *)(WDG_LOCK)    = (0)); \
} while (0)

#define WDG_DISABLE() do { \
	(*(volatile unsigned int *)(WDG_LOCK)    = (0x1ACCE551)); \
	(*(volatile unsigned int *)(WDG_CONTROL) = (0)); \
	(*(volatile unsigned int *)(WDG_LOCK)    = (0)); \
} while (0)

#endif /* __ASSEMBLY__ */

#include <cpuids.h>

#endif /*End of __HI_BOARD_H__ */

