
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.333473                       # Number of seconds simulated
sim_ticks                                333472839500                       # Number of ticks simulated
final_tick                               333472839500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 741710                       # Simulator instruction rate (inst/s)
host_op_rate                                  1393267                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1588823677                       # Simulator tick rate (ticks/s)
host_mem_usage                               18080008                       # Number of bytes of host memory used
host_seconds                                   209.89                       # Real time elapsed on the host
sim_insts                                   155674934                       # Number of instructions simulated
sim_ops                                     292428101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.writebacks           48                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          52480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1018432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1070960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           24                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              24                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.writebacks             6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst             820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.writebacks             144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            157374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3054018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3211536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       157374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           157374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks             72                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                   72                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks            216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           157374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3054018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3211608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001102750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               49083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16739                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16739                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1071296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1070960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   24                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  333472737500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16733                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    2                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    2                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.688341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.176971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    45.832960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15628     98.76%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           94      0.59%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      0.23%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      0.14%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      0.06%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.04%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.04%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15825                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.writebacks           48                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.inst        52480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1018432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.writebacks 143.939758548162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.inst 157374.136012657196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3054017.837035870645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.writebacks            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst          820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            4                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.writebacks      1306000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29725500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4732305500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.writebacks    217666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36250.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    297386.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   4449480750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4763337000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   83695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    265815.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               284565.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   19918333.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                     5.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               119516460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           116509152885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            349.381236                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         326483477750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2189891500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4056520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 209848303500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  58556862500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     742898250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  58078363750                       # Time in different power states
system.pim_kernerls.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_kernerls.clk_domain.clock             1000                       # Clock period in ticks
system.pim_kernerls.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.pim_kernerls.recv_pim_commands               3                       # The PIM command received from the host-side processor
system.pim_kernerls.sent_pim_commands               3                       # the control commands sent by pim kernel
system.pim_kernerls.computing_counts                3                       # the counts of the computing progress
system.pim_kernerls.read_packets                    3                       # the amount of pim kernel read
system.pim_kernerls.write_packets                   3                       # the amount of pim kernel write
system.pim_kernerls.read_retry                      6                       # the amount of pim kernel read retry
system.pim_kernerls.write_retry                     0                       # the amount of pim kernel write retry
system.pim_kernerls.retry_failed                    0                       # the amount of failed pim kernel requests
system.pim_kernerls.active_cycle             57000826                       # the active cycles of the kernel
system.pim_kernerls.retry_cycle                     3                       # the retry cycles of the kernel
system.pim_kernerls.totalEnergy              14320000                       # total energy consumed by MAGIC operations (pJ)
system.pim_kernerls.totalComputeCycles       85500000                       # total cycles spent computing MAGIC operations
system.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    35393379                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21457724                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           155                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           256                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   213885030                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   146                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        666945679                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   155674934                       # Number of instructions committed
system.cpu.committedOps                     292428101                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             290635415                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                3667457                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2239620                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     30688314                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    290635415                       # number of integer instructions
system.cpu.num_fp_insts                       3667457                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           554590719                       # number of times the integer registers were read
system.cpu.num_int_register_writes          231862125                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              2848693                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2663793                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            181951098                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            92340825                       # number of times the CC registers were written
system.cpu.num_mem_refs                      56847565                       # number of memory refs
system.cpu.num_load_insts                    35389869                       # Number of load instructions
system.cpu.num_store_insts                   21457696                       # Number of store instructions
system.cpu.num_idle_cycles               113998763.999658                       # Number of idle cycles
system.cpu.num_busy_cycles               552946915.000342                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.829073                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.170927                       # Percentage of idle cycles
system.cpu.Branches                          36879027                       # Number of branches fetched
system.cpu.op_class::No_OpClass                251539      0.09%      0.09% # Class of executed instruction
system.cpu.op_class::IntAlu                 233225636     79.75%     79.84% # Class of executed instruction
system.cpu.op_class::IntMult                   683948      0.23%     80.07% # Class of executed instruction
system.cpu.op_class::IntDiv                        91      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatAdd                  749124      0.26%     80.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                   263052      0.09%     80.42% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdCvt                     7274      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdMisc                  141446      0.05%     80.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                4000      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              128936      0.04%     80.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              123930      0.04%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               1000      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::MemRead                 34391654     11.76%     92.32% # Class of executed instruction
system.cpu.op_class::MemWrite                20461711      7.00%     99.32% # Class of executed instruction
system.cpu.op_class::FloatMemRead              998215      0.34%     99.66% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             995985      0.34%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  292428101                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.301237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56851091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2344.084897                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.301237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         227428621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        227428621                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     35384918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35384918                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     21441920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21441920                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     56826838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56826838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56826838                       # number of overall hits
system.cpu.dcache.overall_hits::total        56826838                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8460                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        15794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15794                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        24254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        24254                       # number of overall misses
system.cpu.dcache.overall_misses::total         24254                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    173557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    173557000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5516583500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5516583500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5690140500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5690140500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5690140500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5690140500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35393378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35393378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     21457714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21457714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     56851092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     56851092                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     56851092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     56851092                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000239                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000736                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000427                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000427                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000427                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000427                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20515.011820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20515.011820                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 349283.493732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 349283.493732                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 234606.271131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 234606.271131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 234606.271131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 234606.271131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        23130                       # number of writebacks
system.cpu.dcache.writebacks::total             23130                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8459                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15794                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        24253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24253                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24253                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5500789500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5500789500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5665844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5665844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5665844000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5665844000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000427                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19512.294597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19512.294597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 348283.493732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 348283.493732                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 233614.150827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 233614.150827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 233614.150827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 233614.150827                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23732                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           466.274137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           213885030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          245562.606200                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   466.274137                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.910692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         855540991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        855540991                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst    213884159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       213884159                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst    213884159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        213884159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    213884159                       # number of overall hits
system.cpu.icache.overall_hits::total       213884159                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           871                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            871                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::total           871                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74133500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74133500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     74133500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74133500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74133500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74133500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    213885030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    213885030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst    213885030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    213885030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    213885030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    213885030                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85113.088404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85113.088404                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85113.088404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85113.088404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85113.088404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85113.088404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          377                       # number of writebacks
system.cpu.icache.writebacks::total               377                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          871                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          871                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73262500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73262500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84113.088404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84113.088404                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84113.088404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84113.088404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84113.088404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84113.088404                       # average overall mshr miss latency
system.cpu.icache.replacements                    377                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10256.962238                       # Cycle average of tags in use
system.l2.tags.total_refs                       49232                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16733                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.942210                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       620.625671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9636.336568                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.018940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.294078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.313018                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16724                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16460                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.510376                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    410589                       # Number of tag accesses
system.l2.tags.data_accesses                   410589                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        23130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            23130                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          376                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              376                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          8183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8183                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8340                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8391                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data                8340                       # number of overall hits
system.l2.overall_hits::total                    8391                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           15637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15637                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              820                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             276                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15913                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16733                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               820                       # number of overall misses
system.l2.overall_misses::.cpu.data             15913                       # number of overall misses
system.l2.overall_misses::total                 16733                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5475448500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5475448500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71415000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71415000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     66442500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     66442500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     71415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5541891000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5613306000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71415000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5541891000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5613306000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        23130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        23130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          376                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          376                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         15794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         8459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            24253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           24253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25124                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.990060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990060                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941447                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.032628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032628                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.941447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.656125                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.666017                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.656125                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.666017                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 350159.781288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 350159.781288                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87091.463415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87091.463415                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 240733.695652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 240733.695652                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87091.463415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 348261.861371                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 335463.216399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87091.463415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 348261.861371                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 335463.216399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        15637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15637                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          820                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          276                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16733                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5319078500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5319078500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63215000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63215000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     63682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     63682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     63215000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5382761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5445976000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63215000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5382761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5445976000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.032628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032628                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.656125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.666017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.656125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.666017                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 340159.781288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 340159.781288                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77091.463415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77091.463415                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 230733.695652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 230733.695652                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77091.463415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 338261.861371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 325463.216399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77091.463415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 338261.861371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 325463.216399                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         16742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           18                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1096                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15637                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15637                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1096                       # Transaction distribution
system.membus.trans_dist::PIMRead                   6                       # Transaction distribution
system.membus.trans_dist::PIMWrite                  3                       # Transaction distribution
system.membus.trans_dist::PIMReadResp               6                       # Transaction distribution
system.membus.trans_dist::PIMWriteResp              3                       # Transaction distribution
system.membus.pkt_count_system.pim_kernerls.master_port::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.pim_kernerls.master_port::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        33466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::system.mem_ctrls.port           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::total           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1070912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1070912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1070984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16733                       # Request fanout histogram
system.membus.reqLayer1.occupancy            16770000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              17000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89900000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        49233                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 333472839500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          377                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15794                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8459                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        72238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        79872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3032512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3112384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006309                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25123    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48123500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1306500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36379500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
