m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2
vdff
Z0 !s110 1734890724
!i10b 1
!s100 Pb?Vl^T[XAL7HY5GD4kJG3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHaQgdl1oj<lYzTBIbOLaJ3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3
w1734766620
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v
!i122 85
L0 1 10
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1734890724.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vdff_tb
R0
!i10b 1
!s100 eh;ZKZHnhBa9hjQ5L9o3R2
R1
IcYAlS:T[2@Uo_Xh0Pi?Tk1
R2
R3
w1734890518
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v
!i122 86
Z8 L0 2 40
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v|
!i113 1
R6
R7
vgated_d_latch
R0
!i10b 1
!s100 E^g_W6H;>=_k4FZd2j@i[1
R1
IAWRVmdAGkoC:Cef613<8d2
R2
R3
w1734764427
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v
!i122 82
L0 1 14
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v|
!s90 -reportprogress|300|-work|CA3|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v|
!i113 1
o-work CA3
R7
vgated_d_latch_tb
R0
!i10b 1
!s100 AD@ig711Z[W;ln5nXJ=023
R1
IIk^dPR7N>D3f4eFgC@2Z:1
R2
R3
w1734890689
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v
!i122 83
R8
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v|
!i113 1
R6
R7
vgrain
!s110 1734895522
!i10b 1
!s100 ja5a6OGWU`fgz?edoFSUX3
R1
IXaV:jIlK>3P8QTn[C5m043
R2
R3
w1734895262
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v
!i122 93
L0 1 51
R4
r1
!s85 0
31
!s108 1734895522.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v|
!i113 1
R6
R7
vgrain_tb
!s110 1734895664
!i10b 1
!s100 Z]:WKDVb8g2VNT0n_84=02
R1
IQ87zB5hKD3@CNEI1EVII02
R2
R3
w1734895605
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v
!i122 95
L0 2 50
R4
r1
!s85 0
31
!s108 1734895664.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB.v|
!i113 1
R6
R7
vlfsr
Z9 !s110 1734890725
!i10b 1
!s100 >nIGV9GNXX[mOWZ6[jkn`0
R1
IYLfE55>j0H@@@<aCIoT[=2
R2
R3
w1734813173
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v
!i122 89
L0 1 28
R4
r1
!s85 0
31
Z10 !s108 1734890725.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v|
!i113 1
R6
R7
vlfsr_tb
R9
!i10b 1
!s100 khc3TGeKPz6I8>81KjHBm3
R1
IDZQ5[miAiiAOFPVc4k`Bb2
R2
R3
w1734890561
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v
!i122 90
Z11 L0 2 52
R4
r1
!s85 0
31
R10
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v|
!i113 1
R6
R7
vmux2to1
R0
!i10b 1
!s100 z;I3Q8LEMWhPgGfADFfiW1
R1
I17UPkI6QgXoOH57lVGG7j2
R2
R3
w1734762208
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v
!i122 84
L0 1 7
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v|
!i113 1
R6
R7
vnfsr
Z12 !s110 1734893035
!i10b 1
!s100 9c@o_WF6=Y?>4J=_BogMV1
R1
Ic@P1oJ5=135:ocM5U8[PI0
R2
R3
w1734892948
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v
!i122 91
L0 1 31
R4
r1
!s85 0
31
Z13 !s108 1734893035.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v|
!i113 1
R6
R7
vnfsr_tb
R12
!i10b 1
!s100 `[DXll3UPSM:FmhhAPR?F2
R1
IUh5RCSbU`0ob7za]6IdRL3
R2
R3
w1734893011
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v
!i122 92
R11
R4
r1
!s85 0
31
R13
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB.v|
!i113 1
R6
R7
vshift_register_24
R9
!i10b 1
!s100 ?Yz?<CLC@UMb4a[SW=_LG0
R1
IETZkeBQ:M?NB3ekh9Nfee3
R2
R3
Z14 w1734885352
Z15 8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v
Z16 FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v
!i122 87
L0 1 39
R4
r1
!s85 0
31
R10
Z17 !s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v|
Z18 !s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v|
!i113 1
R6
R7
vshift_register_24_tb
R9
!i10b 1
!s100 Ofh[`9B]T2kg3ZQ8UE0[12
R1
I[WF8DBnVPo[JA^ke>`Kg>3
R2
R3
Z19 w1734890448
Z20 8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v
Z21 FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v
!i122 88
L0 2 46
R4
r1
!s85 0
31
R10
Z22 !s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v|
Z23 !s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v|
!i113 1
R6
R7
vshift_register_80
R9
!i10b 1
!s100 D016:e[ziCDX@l1Pj4M`<3
R1
IYWN[S^F]EegMbhOkLT]N?0
R2
R3
R14
R15
R16
!i122 87
L0 42 39
R4
r1
!s85 0
31
R10
R17
R18
!i113 1
R6
R7
vshift_register_80_tb
R9
!i10b 1
!s100 [=_GUnZkdJKLb2iESKaJ10
R1
IQUmoBLF@Tf`J;oN0P]GIU0
R2
R3
R19
R20
R21
!i122 88
L0 50 46
R4
r1
!s85 0
31
R10
R22
R23
!i113 1
R6
R7
