==39166== Cachegrind, a cache and branch-prediction profiler
==39166== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39166== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39166== Command: ./sift .
==39166== 
--39166-- warning: L3 cache found, using its data for the LL simulation.
--39166-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39166-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39166== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39166== (see section Limitations in user manual)
==39166== NOTE: further instances of this message will not be shown
==39166== 
==39166== I   refs:      3,167,698,646
==39166== I1  misses:            1,835
==39166== LLi misses:            1,821
==39166== I1  miss rate:          0.00%
==39166== LLi miss rate:          0.00%
==39166== 
==39166== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39166== D1  misses:       10,402,176  (  8,090,766 rd   +   2,311,410 wr)
==39166== LLd misses:        4,172,715  (  2,208,019 rd   +   1,964,696 wr)
==39166== D1  miss rate:           1.1% (        1.2%     +         0.8%  )
==39166== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39166== 
==39166== LL refs:          10,404,011  (  8,092,601 rd   +   2,311,410 wr)
==39166== LL misses:         4,174,536  (  2,209,840 rd   +   1,964,696 wr)
==39166== LL miss rate:            0.1% (        0.1%     +         0.7%  )
