/*
 * Copyright (C) 2008 Sekhar Nori, Texas Instruments, Inc.  <nsekhar@ti.com>
 * 
 * Modified for DA8xx EVM. 
 *
 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
 *
 * Parts are shamelessly stolen from various TI sources, original copyright
 * follows:
 * -----------------------------------------------------------------
 *
 * Copyright (C) 2004 Texas Instruments.
 *
 * ----------------------------------------------------------------------------
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 * ----------------------------------------------------------------------------
 */

#include <common.h>
#include <i2c.h>
#include <spi.h>
#include <spi_flash.h>
#include <net.h>
#include <netdev.h>
#include <asm/errno.h>
#include <asm/arch/hardware.h>
#include <asm/arch/emac_defs.h>

#define MACH_TYPE_DA850_EVM		2157

DECLARE_GLOBAL_DATA_PTR;

extern void	timer_init(void);
extern int	eth_hw_init(void);

void lpsc_on(unsigned domain, unsigned int id)
{
	dv_reg_p	mdstat, mdctl, ptstat, ptcmd;

	if (id >= 64)
		return;	

	if(id < 32) {
		mdstat = REG_P(PSC0_MDSTAT + (id * 4));
		mdctl = REG_P(PSC0_MDCTL + (id * 4));
		ptstat = REG_P(PSC0_PTSTAT);
		ptcmd = REG_P(PSC0_PTCMD);
	} else {
		id -= 32;
		mdstat = REG_P(PSC1_MDSTAT + (id * 4));
		mdctl = REG_P(PSC1_MDCTL + (id * 4));
		ptstat = REG_P(PSC1_PTSTAT);
		ptcmd = REG_P(PSC1_PTCMD);
	}
	
	while (*ptstat & (0x1 << domain)) {;}

	if ((*mdstat & 0x1f) == 0x03)
		return;			/* Already on and enabled */

	*mdctl |= 0x03;

	*ptcmd = 0x1 << domain;

	while (*ptstat & (0x1 << domain)) {;}
	while ((*mdstat & 0x1f) != 0x03) {;}	/* Probably an overkill... */
}

int board_init(void)
{

	dv_reg_p intc;		

	/*-------------------------------------------------------*
	 * Mask all IRQs by clearing the global enable and setting
	 * the enable clear for all the 90 interrupts. This code is
	 * also included in low level init. Including it here in case
	 * low level init is skipped. Not removing it from low level
	 * init in case some of the low level init code generates 
	 * interrupts... Not expected... but you never know...
	 *-------------------------------------------------------*/
		
#ifndef CONFIG_USE_IRQ
	intc = REG_P(INTC_GLB_EN);
	intc[0] = 0;	

	intc = REG_P(INTC_HINT_EN);
	intc[0] = 0;
	intc[1] = 0;
	intc[2] = 0;			

	intc = REG_P(INTC_EN_CLR0);
	intc[0] = 0xFFFFFFFF;
	intc[1] = 0xFFFFFFFF;
	intc[2] = 0xFFFFFFFF;
#endif

	/* arch number of the board */
	gd->bd->bi_arch_number = MACH_TYPE_DA850_EVM;

	/* address of boot parameters */
	gd->bd->bi_boot_params = LINUX_BOOT_PARAM_ADDR;

	/* setup the SUSPSRC for ARM to control emulation suspend */
	REG(SUSPSRC) &= ~( (1 << 27) 	/* Timer0 */
			| (1 << 22) 	/* SPI1 */
			| (1 << 20) 	/* UART2 */ 
			| (1 << 19)     /* UART1 */
			| (1 << 5) 	/* EMAC */
			| (1 << 16) 	/* I2C0 */
			);	

	/* Power on required peripherals 
	 * ARM does not have acess by default to PSC0 and PSC1
	 * assuming here that the DSP bootloader has set the IOPU
	 * such that PSC access is available to ARM
	 */
	lpsc_on(0, DAVINCI_LPSC_AEMIF);	/* NAND, NOR */
	lpsc_on(0, DAVINCI_LPSC_SPI1);	 /* Serial Flash */
	lpsc_on(0, DAVINCI_LPSC_EMAC);	 /* image download */
	lpsc_on(0, DAVINCI_LPSC_UART1);
	lpsc_on(0, DAVINCI_LPSC_UART2);	/* console */
	lpsc_on(0, DAVINCI_LPSC_GPIO);

	/* Pin Muxing support */
	
#ifdef CONFIG_SPI_FLASH
	/* SPI1, use CLK, SOMI, SIMO, CS[0] */
	REG(PINMUX5) &= 0xFF00F00F;
	REG(PINMUX5) |= 0x00110110;
#endif

#ifdef CONFIG_DRIVER_TI_EMAC

	/* Assumes RMII clock sourced externally */
#ifdef CONFIG_DRIVER_TI_EMAC_USE_RMII
	REG(PINMUX14) &= 0x000000FF; 
	REG(PINMUX14) |= 0x88888800; 
	REG(PINMUX15) &= 0xFFFFFF00; 
	REG(PINMUX15) |= 0x00000080;

	/* set cfgchip3 to selct RMII */
	REG(CFGCHIP3) |= (1 << 8);

#else	/* Use MII */
	REG(PINMUX2) &= 0x0000000F;	
	REG(PINMUX2) |= 0x88888880;	
	REG(PINMUX3) = 0x88888888;

	/* set cfgchip3 to selct MII */
	REG(CFGCHIP3) &= ~(1 << 8);
#endif
	/* MDIO */
	REG(PINMUX4)  &= 0xFFFFFF00; 
	REG(PINMUX4)  |= 0x00000088; 
#endif

	/* Async EMIF */
#if defined(CONFIG_SYS_USE_NOR)
	REG(PINMUX5)  &= 0xF0FFFFFF;
	REG(PINMUX5)  |= 0x01000000;
	REG(PINMUX6)  &= 0xF0FFFFFF;
	REG(PINMUX6)  |= 0x01000000;
	REG(PINMUX7)  &= 0xFF00FFF0;
	REG(PINMUX7)  |= 0x00110001;
	REG(PINMUX8)  =  0x11111111;
	REG(PINMUX9)  =  0x11111111;
	REG(PINMUX10) =  0x11111111;
	REG(PINMUX11) =  0x11111111;
	REG(PINMUX12) =  0x11111111;
#elif defined(CONFIG_SYS_USE_NAND)
	REG(PINMUX7)	&= 0xFF00F00F;
	REG(PINMUX7)	|= 0x00110110;
	REG(PINMUX9)	= 0x11111111;
	REG(PINMUX12)	&= 0xF00FFFFF;
	REG(PINMUX12)	|= 0x01100000;
#endif

	/* UART1/2 Muxing and enabling */
	REG(PINMUX0) &= 0x0000FFFF;
	REG(PINMUX0) |= 0x44440000;
	REG(PINMUX4) &= 0x0000FFFF;
	REG(PINMUX4) |= 0x22220000;

	REG(DAVINCI_UART1_BASE + 0x30) = 1 | (1 << 13) | (1 << 14);
	REG(DAVINCI_UART2_BASE + 0x30) = 1 | (1 << 13) | (1 << 14);

	/* I2C muxing */
	REG(PINMUX4) &= 0xFFFF00FF;
	REG(PINMUX4) |= 0x00002200;

	return(0);
}

#define CFG_MAC_ADDR_SPI_BUS	0
#define CFG_MAC_ADDR_SPI_CS	0
#define CFG_MAC_ADDR_SPI_MAX_HZ	CONFIG_SF_DEFAULT_SPEED
#define CFG_MAC_ADDR_SPI_MODE	SPI_MODE_3

#define CFG_MAC_ADDR_OFFSET	(flash->size - SZ_64K)

static int  get_mac_addr(u8 *addr)
{
	int ret;
	struct spi_flash *flash;

	flash = spi_flash_probe(CFG_MAC_ADDR_SPI_BUS, CFG_MAC_ADDR_SPI_CS,
			CFG_MAC_ADDR_SPI_MAX_HZ, CFG_MAC_ADDR_SPI_MODE);
	if (!flash) {
		printf(" Error - unable to probe SPI flash.\n");
		goto err_probe;
	}

	ret = spi_flash_read(flash, CFG_MAC_ADDR_OFFSET, 6, addr);
	if (ret) {
		printf("Error - unable to read MAC address from SPI flash.\n");
		goto err_read;
	}

err_read:
	/* cannot call free currently since the free function calls free() for
	 * spi_flash structure though it is not directly allocated through 
	 * malloc()
	 */
	/* spi_flash_free(flash); */
err_probe:
	return ret;
}

static void dspwake(void)
{
	unsigned *resetvect = (unsigned *)DAVINCI_L3CBARAM_BASE;
	
	/* if the device is ARM only, return */
	if ((REG(CHIP_REV_ID_REG) & 0x3f) == 0x10)
		return;
	
	if (!strcmp(getenv("dspwake"), "no"))
		return;
	
	*resetvect++ = 0x1E000;	/* DSP Idle */
	/* clear out the next 10 words as NOP */
	memset(resetvect, 0, sizeof(unsigned) * 10);

	/* setup the DSP reset vector */
	REG(HOST1CFG) = DAVINCI_L3CBARAM_BASE;
	
	lpsc_on(1, DAVINCI_LPSC_GEM);
	REG(PSC0_MDCTL + (15 * 4)) |= 0x100;
}

#ifdef CONFIG_DRIVER_TI_EMAC_USE_RMII
/**
 * rmii_hw_init
 *
 * DA850/OMAP-L138 EVM can interface to a daughter card for
 * additional features. This card has an I2C GPIO Expander TCA6416
 * to select the required functions like camera, RMII Ethernet,
 * character LCD, video.
 *
 * Initialization of the expander involves configuring the
 * polarity and direction of the ports. P07-P05 are used here.
 * These ports are connected to a Mux chip which enables only one
 * functionality at a time.
 *
 * For RMII phy to respond, the MII MDIO clock has to be  disabled
 * since both the PHY devices have address as zero. The MII MDIO
 * clock is controlled via GPIO2[6].
 *
 * This code is valid for Beta version of the hardware
 */
int rmii_hw_init(void)
{
	u_int8_t buf[2];
	unsigned int temp;
	int ret;

	/* PinMux for GPIO */
	temp = REG(PINMUX6);
	temp &= ~(0xf0);
	temp |= 0x80;
	REG(PINMUX6) = temp;

	/* I2C Exapnder configuration */
	/* Set polarity to non-inverted */
	buf[0] = 0x0;
	buf[1] = 0x0;
	ret = i2c_write(CONFIG_SYS_I2C_EXPANDER_ADDR, 4, 1, buf, 2);
	if (ret) {
		printf("\nExpander @ 0x%02x write FAILED!!!\n",
					CONFIG_SYS_I2C_EXPANDER_ADDR);
		return ret;
	}

	/* Configure P07-P05 as outputs */
	buf[0] = 0x1f;
	buf[1] = 0xff;
	ret = i2c_write(CONFIG_SYS_I2C_EXPANDER_ADDR, 6, 1, buf, 2);
	if (ret) {
		printf("\nExpander @ 0x%02x write FAILED!!!\n",
					CONFIG_SYS_I2C_EXPANDER_ADDR);
	}

	/* For Ethernet RMII selection
	 * P07(SelA)=0
	 * P06(SelB)=1
	 * P05(SelC)=1
	 */
	if (i2c_read(CONFIG_SYS_I2C_EXPANDER_ADDR, 2, 1, buf, 1)) {
		printf("\nExpander @ 0x%02x read FAILED!!!\n",
					CONFIG_SYS_I2C_EXPANDER_ADDR);
	}

	buf[0] &= 0x1f;
	buf[0] |= (0 << 7) | (1 << 6) | (1 << 5);
	if (i2c_write(CONFIG_SYS_I2C_EXPANDER_ADDR, 2, 1, buf, 1)) {
		printf("\nExpander @ 0x%02x write FAILED!!!\n",
					CONFIG_SYS_I2C_EXPANDER_ADDR);
	}

	/* Set the output as high */
	temp = REG(GPIO_BANK2_REG_SET_ADDR);
	temp |= (0x01 << 6);
	REG(GPIO_BANK2_REG_SET_ADDR) = temp;

	/* Set the GPIO direction as output */
	temp = REG(GPIO_BANK2_REG_DIR_ADDR);
	temp &= ~(0x01 << 6);
	REG(GPIO_BANK2_REG_DIR_ADDR) = temp;

	return 0;
}
#endif

int misc_init_r (void)
{
	u_int8_t	tmp[20], addr[10];

	printf ("ARM Clock : %d Hz\n", clk_get(DAVINCI_ARM_CLKID));
	printf ("DDR Clock : %d Hz\n", clk_get(DAVINCI_DDR_CLKID)/2);

	if (getenv("ethaddr") == NULL) {
		/* Set Ethernet MAC address from EEPROM */
		get_mac_addr(addr);

		if(is_multicast_ether_addr(addr) || is_zero_ether_addr(addr)) {
			printf("Invalid MAC address read.\n");
			return -EINVAL;	
		}
		sprintf((char *)tmp, "%02x:%02x:%02x:%02x:%02x:%02x", addr[0],
			addr[1], addr[2], addr[3], addr[4], addr[5]);

		setenv("ethaddr", (char *)tmp);
	}

#ifdef CONFIG_DRIVER_TI_EMAC_USE_RMII
	/* Select RMII fucntion through the expander */
	if (rmii_hw_init())
		printf("RMII hardware init failed!!!\n");

#endif

	dspwake();

	return(0);
}

int dram_init(void)
{
	gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
	gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;

	return(0);
}

/*
 * Initializes on-chip ethernet controllers.
 * to override, implement board_eth_init()
 */
int cpu_eth_init(bd_t *bis)
{
#if defined(CONFIG_DRIVER_TI_EMAC)
	davinci_emac_initialize();
#endif
	return 0;
}
