// Seed: 3346891914
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(-1), .id_2(-1), .id_3(id_3), .id_4((1))
  );
  logic [7:0] id_4;
  logic [7:0] id_5;
  wire id_6 = -1'd0;
  localparam id_7 = 1;
  assign module_1.type_17 = 0;
  wire id_8;
  always id_1 = id_2;
  wire id_9;
  wire id_10;
  assign id_4 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input wand id_2,
    output wand id_3,
    output logic id_4,
    input tri id_5,
    input logic id_6,
    input uwire id_7,
    input supply1 id_8
);
  initial id_4 <= id_6;
  assign id_0 = id_1;
  id_10(
      .id_0(id_7 + id_0), .id_1(id_2 & -1), .id_2(-1), .id_3(id_2), .id_4(-1 - 1)
  );
  module_0 modCall_1 ();
  wire id_11;
  wire id_12, id_13;
endmodule
