.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* P1_5 */
.set P1_5__0__DM__MASK, 0x38000
.set P1_5__0__DM__SHIFT, 15
.set P1_5__0__DR, CYREG_PRT1_DR
.set P1_5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_5__0__HSIOM_MASK, 0x00F00000
.set P1_5__0__HSIOM_SHIFT, 20
.set P1_5__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_5__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_5__0__MASK, 0x20
.set P1_5__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_5__0__OUT_SEL_SHIFT, 10
.set P1_5__0__OUT_SEL_VAL, 0
.set P1_5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_5__0__PC, CYREG_PRT1_PC
.set P1_5__0__PC2, CYREG_PRT1_PC2
.set P1_5__0__PORT, 1
.set P1_5__0__PS, CYREG_PRT1_PS
.set P1_5__0__SHIFT, 5
.set P1_5__DR, CYREG_PRT1_DR
.set P1_5__INTCFG, CYREG_PRT1_INTCFG
.set P1_5__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_5__MASK, 0x20
.set P1_5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_5__PC, CYREG_PRT1_PC
.set P1_5__PC2, CYREG_PRT1_PC2
.set P1_5__PORT, 1
.set P1_5__PS, CYREG_PRT1_PS
.set P1_5__SHIFT, 5

/* P1_6 */
.set P1_6__0__DM__MASK, 0x1C0000
.set P1_6__0__DM__SHIFT, 18
.set P1_6__0__DR, CYREG_PRT1_DR
.set P1_6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_6__0__HSIOM_MASK, 0x0F000000
.set P1_6__0__HSIOM_SHIFT, 24
.set P1_6__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_6__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6__0__MASK, 0x40
.set P1_6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6__0__PC, CYREG_PRT1_PC
.set P1_6__0__PC2, CYREG_PRT1_PC2
.set P1_6__0__PORT, 1
.set P1_6__0__PS, CYREG_PRT1_PS
.set P1_6__0__SHIFT, 6
.set P1_6__DR, CYREG_PRT1_DR
.set P1_6__INTCFG, CYREG_PRT1_INTCFG
.set P1_6__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6__MASK, 0x40
.set P1_6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6__PC, CYREG_PRT1_PC
.set P1_6__PC2, CYREG_PRT1_PC2
.set P1_6__PORT, 1
.set P1_6__PS, CYREG_PRT1_PS
.set P1_6__SHIFT, 6

/* UART_rx */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_SCB_IRQ */
.set UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_SCB_IRQ__INTC_MASK, 0x400
.set UART_SCB_IRQ__INTC_NUMBER, 10
.set UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_SCBCLK */
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* UART_tx */
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* CH_PD */
.set CH_PD__0__DM__MASK, 0xE00
.set CH_PD__0__DM__SHIFT, 9
.set CH_PD__0__DR, CYREG_PRT2_DR
.set CH_PD__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CH_PD__0__HSIOM_MASK, 0x0000F000
.set CH_PD__0__HSIOM_SHIFT, 12
.set CH_PD__0__INTCFG, CYREG_PRT2_INTCFG
.set CH_PD__0__INTSTAT, CYREG_PRT2_INTSTAT
.set CH_PD__0__MASK, 0x08
.set CH_PD__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CH_PD__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CH_PD__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CH_PD__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CH_PD__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CH_PD__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CH_PD__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CH_PD__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CH_PD__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CH_PD__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CH_PD__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CH_PD__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CH_PD__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CH_PD__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CH_PD__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CH_PD__0__PC, CYREG_PRT2_PC
.set CH_PD__0__PC2, CYREG_PRT2_PC2
.set CH_PD__0__PORT, 2
.set CH_PD__0__PS, CYREG_PRT2_PS
.set CH_PD__0__SHIFT, 3
.set CH_PD__DR, CYREG_PRT2_DR
.set CH_PD__INTCFG, CYREG_PRT2_INTCFG
.set CH_PD__INTSTAT, CYREG_PRT2_INTSTAT
.set CH_PD__MASK, 0x08
.set CH_PD__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CH_PD__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CH_PD__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CH_PD__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CH_PD__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CH_PD__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CH_PD__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CH_PD__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CH_PD__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CH_PD__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CH_PD__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CH_PD__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CH_PD__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CH_PD__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CH_PD__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CH_PD__PC, CYREG_PRT2_PC
.set CH_PD__PC2, CYREG_PRT2_PC2
.set CH_PD__PORT, 2
.set CH_PD__PS, CYREG_PRT2_PS
.set CH_PD__SHIFT, 3

/* GPIO0 */
.set GPIO0__0__DM__MASK, 0xE00
.set GPIO0__0__DM__SHIFT, 9
.set GPIO0__0__DR, CYREG_PRT1_DR
.set GPIO0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GPIO0__0__HSIOM_MASK, 0x0000F000
.set GPIO0__0__HSIOM_SHIFT, 12
.set GPIO0__0__INTCFG, CYREG_PRT1_INTCFG
.set GPIO0__0__INTSTAT, CYREG_PRT1_INTSTAT
.set GPIO0__0__MASK, 0x08
.set GPIO0__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GPIO0__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GPIO0__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GPIO0__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GPIO0__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GPIO0__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GPIO0__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GPIO0__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GPIO0__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GPIO0__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GPIO0__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GPIO0__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GPIO0__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GPIO0__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GPIO0__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GPIO0__0__PC, CYREG_PRT1_PC
.set GPIO0__0__PC2, CYREG_PRT1_PC2
.set GPIO0__0__PORT, 1
.set GPIO0__0__PS, CYREG_PRT1_PS
.set GPIO0__0__SHIFT, 3
.set GPIO0__DR, CYREG_PRT1_DR
.set GPIO0__INTCFG, CYREG_PRT1_INTCFG
.set GPIO0__INTSTAT, CYREG_PRT1_INTSTAT
.set GPIO0__MASK, 0x08
.set GPIO0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GPIO0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GPIO0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GPIO0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GPIO0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GPIO0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GPIO0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GPIO0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GPIO0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GPIO0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GPIO0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GPIO0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GPIO0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GPIO0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GPIO0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GPIO0__PC, CYREG_PRT1_PC
.set GPIO0__PC2, CYREG_PRT1_PC2
.set GPIO0__PORT, 1
.set GPIO0__PS, CYREG_PRT1_PS
.set GPIO0__SHIFT, 3

/* GPIO2 */
.set GPIO2__0__DM__MASK, 0x7000
.set GPIO2__0__DM__SHIFT, 12
.set GPIO2__0__DR, CYREG_PRT1_DR
.set GPIO2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GPIO2__0__HSIOM_MASK, 0x000F0000
.set GPIO2__0__HSIOM_SHIFT, 16
.set GPIO2__0__INTCFG, CYREG_PRT1_INTCFG
.set GPIO2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set GPIO2__0__MASK, 0x10
.set GPIO2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GPIO2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GPIO2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GPIO2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GPIO2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GPIO2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GPIO2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GPIO2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GPIO2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GPIO2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GPIO2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GPIO2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GPIO2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GPIO2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GPIO2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GPIO2__0__PC, CYREG_PRT1_PC
.set GPIO2__0__PC2, CYREG_PRT1_PC2
.set GPIO2__0__PORT, 1
.set GPIO2__0__PS, CYREG_PRT1_PS
.set GPIO2__0__SHIFT, 4
.set GPIO2__DR, CYREG_PRT1_DR
.set GPIO2__INTCFG, CYREG_PRT1_INTCFG
.set GPIO2__INTSTAT, CYREG_PRT1_INTSTAT
.set GPIO2__MASK, 0x10
.set GPIO2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GPIO2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GPIO2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GPIO2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GPIO2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GPIO2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GPIO2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GPIO2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GPIO2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GPIO2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GPIO2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GPIO2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GPIO2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GPIO2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GPIO2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GPIO2__PC, CYREG_PRT1_PC
.set GPIO2__PC2, CYREG_PRT1_PC2
.set GPIO2__PORT, 1
.set GPIO2__PS, CYREG_PRT1_PS
.set GPIO2__SHIFT, 4

/* uWIFI_rx */
.set uWIFI_rx__0__DM__MASK, 0x07
.set uWIFI_rx__0__DM__SHIFT, 0
.set uWIFI_rx__0__DR, CYREG_PRT3_DR
.set uWIFI_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set uWIFI_rx__0__HSIOM_MASK, 0x0000000F
.set uWIFI_rx__0__HSIOM_SHIFT, 0
.set uWIFI_rx__0__INTCFG, CYREG_PRT3_INTCFG
.set uWIFI_rx__0__INTSTAT, CYREG_PRT3_INTSTAT
.set uWIFI_rx__0__MASK, 0x01
.set uWIFI_rx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set uWIFI_rx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set uWIFI_rx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set uWIFI_rx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set uWIFI_rx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set uWIFI_rx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set uWIFI_rx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set uWIFI_rx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set uWIFI_rx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set uWIFI_rx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set uWIFI_rx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set uWIFI_rx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set uWIFI_rx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set uWIFI_rx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set uWIFI_rx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set uWIFI_rx__0__PC, CYREG_PRT3_PC
.set uWIFI_rx__0__PC2, CYREG_PRT3_PC2
.set uWIFI_rx__0__PORT, 3
.set uWIFI_rx__0__PS, CYREG_PRT3_PS
.set uWIFI_rx__0__SHIFT, 0
.set uWIFI_rx__DR, CYREG_PRT3_DR
.set uWIFI_rx__INTCFG, CYREG_PRT3_INTCFG
.set uWIFI_rx__INTSTAT, CYREG_PRT3_INTSTAT
.set uWIFI_rx__MASK, 0x01
.set uWIFI_rx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set uWIFI_rx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set uWIFI_rx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set uWIFI_rx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set uWIFI_rx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set uWIFI_rx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set uWIFI_rx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set uWIFI_rx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set uWIFI_rx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set uWIFI_rx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set uWIFI_rx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set uWIFI_rx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set uWIFI_rx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set uWIFI_rx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set uWIFI_rx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set uWIFI_rx__PC, CYREG_PRT3_PC
.set uWIFI_rx__PC2, CYREG_PRT3_PC2
.set uWIFI_rx__PORT, 3
.set uWIFI_rx__PS, CYREG_PRT3_PS
.set uWIFI_rx__SHIFT, 0

/* uWIFI_SCB */
.set uWIFI_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set uWIFI_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set uWIFI_SCB__CTRL, CYREG_SCB1_CTRL
.set uWIFI_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set uWIFI_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set uWIFI_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set uWIFI_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set uWIFI_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set uWIFI_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set uWIFI_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set uWIFI_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set uWIFI_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set uWIFI_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set uWIFI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set uWIFI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set uWIFI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set uWIFI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set uWIFI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set uWIFI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set uWIFI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set uWIFI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set uWIFI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set uWIFI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set uWIFI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set uWIFI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set uWIFI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set uWIFI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set uWIFI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set uWIFI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set uWIFI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set uWIFI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set uWIFI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set uWIFI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set uWIFI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set uWIFI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set uWIFI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set uWIFI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set uWIFI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set uWIFI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set uWIFI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set uWIFI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set uWIFI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set uWIFI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set uWIFI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set uWIFI_SCB__INTR_M, CYREG_SCB1_INTR_M
.set uWIFI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set uWIFI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set uWIFI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set uWIFI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set uWIFI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set uWIFI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set uWIFI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set uWIFI_SCB__INTR_S, CYREG_SCB1_INTR_S
.set uWIFI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set uWIFI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set uWIFI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set uWIFI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set uWIFI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set uWIFI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set uWIFI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set uWIFI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set uWIFI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set uWIFI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set uWIFI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set uWIFI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set uWIFI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set uWIFI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set uWIFI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set uWIFI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set uWIFI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set uWIFI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set uWIFI_SCB__SS0_POSISTION, 0
.set uWIFI_SCB__SS1_POSISTION, 1
.set uWIFI_SCB__SS2_POSISTION, 2
.set uWIFI_SCB__SS3_POSISTION, 3
.set uWIFI_SCB__STATUS, CYREG_SCB1_STATUS
.set uWIFI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set uWIFI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set uWIFI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set uWIFI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set uWIFI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set uWIFI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set uWIFI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set uWIFI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* uWIFI_SCB_IRQ */
.set uWIFI_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set uWIFI_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set uWIFI_SCB_IRQ__INTC_MASK, 0x800
.set uWIFI_SCB_IRQ__INTC_NUMBER, 11
.set uWIFI_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set uWIFI_SCB_IRQ__INTC_PRIOR_NUM, 3
.set uWIFI_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set uWIFI_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set uWIFI_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* uWIFI_SCBCLK */
.set uWIFI_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set uWIFI_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set uWIFI_SCBCLK__ENABLE_MASK, 0x80000000
.set uWIFI_SCBCLK__MASK, 0x80000000
.set uWIFI_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* uWIFI_tx */
.set uWIFI_tx__0__DM__MASK, 0x38
.set uWIFI_tx__0__DM__SHIFT, 3
.set uWIFI_tx__0__DR, CYREG_PRT3_DR
.set uWIFI_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set uWIFI_tx__0__HSIOM_MASK, 0x000000F0
.set uWIFI_tx__0__HSIOM_SHIFT, 4
.set uWIFI_tx__0__INTCFG, CYREG_PRT3_INTCFG
.set uWIFI_tx__0__INTSTAT, CYREG_PRT3_INTSTAT
.set uWIFI_tx__0__MASK, 0x02
.set uWIFI_tx__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set uWIFI_tx__0__OUT_SEL_SHIFT, 2
.set uWIFI_tx__0__OUT_SEL_VAL, -1
.set uWIFI_tx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set uWIFI_tx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set uWIFI_tx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set uWIFI_tx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set uWIFI_tx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set uWIFI_tx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set uWIFI_tx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set uWIFI_tx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set uWIFI_tx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set uWIFI_tx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set uWIFI_tx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set uWIFI_tx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set uWIFI_tx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set uWIFI_tx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set uWIFI_tx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set uWIFI_tx__0__PC, CYREG_PRT3_PC
.set uWIFI_tx__0__PC2, CYREG_PRT3_PC2
.set uWIFI_tx__0__PORT, 3
.set uWIFI_tx__0__PS, CYREG_PRT3_PS
.set uWIFI_tx__0__SHIFT, 1
.set uWIFI_tx__DR, CYREG_PRT3_DR
.set uWIFI_tx__INTCFG, CYREG_PRT3_INTCFG
.set uWIFI_tx__INTSTAT, CYREG_PRT3_INTSTAT
.set uWIFI_tx__MASK, 0x02
.set uWIFI_tx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set uWIFI_tx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set uWIFI_tx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set uWIFI_tx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set uWIFI_tx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set uWIFI_tx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set uWIFI_tx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set uWIFI_tx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set uWIFI_tx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set uWIFI_tx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set uWIFI_tx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set uWIFI_tx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set uWIFI_tx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set uWIFI_tx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set uWIFI_tx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set uWIFI_tx__PC, CYREG_PRT3_PC
.set uWIFI_tx__PC2, CYREG_PRT3_PC2
.set uWIFI_tx__PORT, 3
.set uWIFI_tx__PS, CYREG_PRT3_PS
.set uWIFI_tx__SHIFT, 1

/* ESP_RST */
.set ESP_RST__0__DM__MASK, 0x1C0
.set ESP_RST__0__DM__SHIFT, 6
.set ESP_RST__0__DR, CYREG_PRT1_DR
.set ESP_RST__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ESP_RST__0__HSIOM_MASK, 0x00000F00
.set ESP_RST__0__HSIOM_SHIFT, 8
.set ESP_RST__0__INTCFG, CYREG_PRT1_INTCFG
.set ESP_RST__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ESP_RST__0__MASK, 0x04
.set ESP_RST__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ESP_RST__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ESP_RST__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ESP_RST__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ESP_RST__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ESP_RST__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ESP_RST__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ESP_RST__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ESP_RST__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ESP_RST__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ESP_RST__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ESP_RST__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ESP_RST__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ESP_RST__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ESP_RST__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ESP_RST__0__PC, CYREG_PRT1_PC
.set ESP_RST__0__PC2, CYREG_PRT1_PC2
.set ESP_RST__0__PORT, 1
.set ESP_RST__0__PS, CYREG_PRT1_PS
.set ESP_RST__0__SHIFT, 2
.set ESP_RST__DR, CYREG_PRT1_DR
.set ESP_RST__INTCFG, CYREG_PRT1_INTCFG
.set ESP_RST__INTSTAT, CYREG_PRT1_INTSTAT
.set ESP_RST__MASK, 0x04
.set ESP_RST__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ESP_RST__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ESP_RST__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ESP_RST__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ESP_RST__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ESP_RST__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ESP_RST__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ESP_RST__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ESP_RST__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ESP_RST__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ESP_RST__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ESP_RST__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ESP_RST__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ESP_RST__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ESP_RST__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ESP_RST__PC, CYREG_PRT1_PC
.set ESP_RST__PC2, CYREG_PRT1_PC2
.set ESP_RST__PORT, 1
.set ESP_RST__PS, CYREG_PRT1_PS
.set ESP_RST__SHIFT, 2

/* Boot_P0_7 */
.set Boot_P0_7__0__DM__MASK, 0xE00000
.set Boot_P0_7__0__DM__SHIFT, 21
.set Boot_P0_7__0__DR, CYREG_PRT0_DR
.set Boot_P0_7__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Boot_P0_7__0__HSIOM_MASK, 0xF0000000
.set Boot_P0_7__0__HSIOM_SHIFT, 28
.set Boot_P0_7__0__INTCFG, CYREG_PRT0_INTCFG
.set Boot_P0_7__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Boot_P0_7__0__MASK, 0x80
.set Boot_P0_7__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Boot_P0_7__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Boot_P0_7__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Boot_P0_7__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Boot_P0_7__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Boot_P0_7__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Boot_P0_7__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Boot_P0_7__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Boot_P0_7__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Boot_P0_7__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Boot_P0_7__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Boot_P0_7__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Boot_P0_7__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Boot_P0_7__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Boot_P0_7__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Boot_P0_7__0__PC, CYREG_PRT0_PC
.set Boot_P0_7__0__PC2, CYREG_PRT0_PC2
.set Boot_P0_7__0__PORT, 0
.set Boot_P0_7__0__PS, CYREG_PRT0_PS
.set Boot_P0_7__0__SHIFT, 7
.set Boot_P0_7__DR, CYREG_PRT0_DR
.set Boot_P0_7__INTCFG, CYREG_PRT0_INTCFG
.set Boot_P0_7__INTSTAT, CYREG_PRT0_INTSTAT
.set Boot_P0_7__MASK, 0x80
.set Boot_P0_7__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Boot_P0_7__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Boot_P0_7__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Boot_P0_7__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Boot_P0_7__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Boot_P0_7__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Boot_P0_7__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Boot_P0_7__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Boot_P0_7__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Boot_P0_7__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Boot_P0_7__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Boot_P0_7__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Boot_P0_7__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Boot_P0_7__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Boot_P0_7__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Boot_P0_7__PC, CYREG_PRT0_PC
.set Boot_P0_7__PC2, CYREG_PRT0_PC2
.set Boot_P0_7__PORT, 0
.set Boot_P0_7__PS, CYREG_PRT0_PS
.set Boot_P0_7__SHIFT, 7

/* StripLights_B_WS2811 */
.set StripLights_B_WS2811_ctrl__0__MASK, 0x01
.set StripLights_B_WS2811_ctrl__0__POS, 0
.set StripLights_B_WS2811_ctrl__3__MASK, 0x08
.set StripLights_B_WS2811_ctrl__3__POS, 3
.set StripLights_B_WS2811_ctrl__4__MASK, 0x10
.set StripLights_B_WS2811_ctrl__4__POS, 4
.set StripLights_B_WS2811_ctrl__5__MASK, 0x20
.set StripLights_B_WS2811_ctrl__5__POS, 5
.set StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set StripLights_B_WS2811_ctrl__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set StripLights_B_WS2811_ctrl__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set StripLights_B_WS2811_ctrl__COUNT_REG, CYREG_UDB_W8_CTL_03
.set StripLights_B_WS2811_ctrl__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set StripLights_B_WS2811_ctrl__MASK, 0x39
.set StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StripLights_B_WS2811_ctrl__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set StripLights_B_WS2811_dshifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set StripLights_B_WS2811_dshifter_u0__A0_REG, CYREG_UDB_W8_A0_03
.set StripLights_B_WS2811_dshifter_u0__A1_REG, CYREG_UDB_W8_A1_03
.set StripLights_B_WS2811_dshifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set StripLights_B_WS2811_dshifter_u0__D0_REG, CYREG_UDB_W8_D0_03
.set StripLights_B_WS2811_dshifter_u0__D1_REG, CYREG_UDB_W8_D1_03
.set StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set StripLights_B_WS2811_dshifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set StripLights_B_WS2811_dshifter_u0__F0_REG, CYREG_UDB_W8_F0_03
.set StripLights_B_WS2811_dshifter_u0__F1_REG, CYREG_UDB_W8_F1_03
.set StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set StripLights_B_WS2811_pwm8_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set StripLights_B_WS2811_pwm8_u0__A0_REG, CYREG_UDB_W8_A0_02
.set StripLights_B_WS2811_pwm8_u0__A1_REG, CYREG_UDB_W8_A1_02
.set StripLights_B_WS2811_pwm8_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set StripLights_B_WS2811_pwm8_u0__D0_REG, CYREG_UDB_W8_D0_02
.set StripLights_B_WS2811_pwm8_u0__D1_REG, CYREG_UDB_W8_D1_02
.set StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set StripLights_B_WS2811_pwm8_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set StripLights_B_WS2811_pwm8_u0__F0_REG, CYREG_UDB_W8_F0_02
.set StripLights_B_WS2811_pwm8_u0__F1_REG, CYREG_UDB_W8_F1_02
.set StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_StatusReg__0__MASK, 0x01
.set StripLights_B_WS2811_StatusReg__0__POS, 0
.set StripLights_B_WS2811_StatusReg__1__MASK, 0x02
.set StripLights_B_WS2811_StatusReg__1__POS, 1
.set StripLights_B_WS2811_StatusReg__6__MASK, 0x40
.set StripLights_B_WS2811_StatusReg__6__POS, 6
.set StripLights_B_WS2811_StatusReg__7__MASK, 0x80
.set StripLights_B_WS2811_StatusReg__7__POS, 7
.set StripLights_B_WS2811_StatusReg__MASK, 0xC3
.set StripLights_B_WS2811_StatusReg__MASK_REG, CYREG_UDB_W8_MSK_03
.set StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set StripLights_B_WS2811_StatusReg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set StripLights_B_WS2811_StatusReg__STATUS_REG, CYREG_UDB_W8_ST_03

/* StripLights_isr */
.set StripLights_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set StripLights_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set StripLights_isr__INTC_MASK, 0x01
.set StripLights_isr__INTC_NUMBER, 0
.set StripLights_isr__INTC_PRIOR_MASK, 0xC0
.set StripLights_isr__INTC_PRIOR_NUM, 3
.set StripLights_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set StripLights_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set StripLights_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* StripLights_StringSel */
.set StripLights_StringSel_Sync_ctrl_reg__0__MASK, 0x01
.set StripLights_StringSel_Sync_ctrl_reg__0__POS, 0
.set StripLights_StringSel_Sync_ctrl_reg__1__MASK, 0x02
.set StripLights_StringSel_Sync_ctrl_reg__1__POS, 1
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set StripLights_StringSel_Sync_ctrl_reg__2__MASK, 0x04
.set StripLights_StringSel_Sync_ctrl_reg__2__POS, 2
.set StripLights_StringSel_Sync_ctrl_reg__3__MASK, 0x08
.set StripLights_StringSel_Sync_ctrl_reg__3__POS, 3
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set StripLights_StringSel_Sync_ctrl_reg__MASK, 0x0F
.set StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 42000000
.set CYDEV_BCLK__HFCLK__KHZ, 42000
.set CYDEV_BCLK__HFCLK__MHZ, 42
.set CYDEV_BCLK__SYSCLK__HZ, 42000000
.set CYDEV_BCLK__SYSCLK__KHZ, 42000
.set CYDEV_BCLK__SYSCLK__MHZ, 42
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
