//
// Module mopshub_lib.ethernet_core_test.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:15:26 02/16/23
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module ethernet_core_test( 
   // Port Declarations
   input   wire           clk, 
   input   wire           clk125, 
   input   wire    [3:0]  dip_sw, 
   input   wire           gmii_rx_dv, 
   input   wire           gmii_rx_er, 
   input   wire    [7:0]  gmii_rxd, 
   input   wire           mmcm_locked, 
   input   wire           reset, 
   input   wire           resetdone, 
   input   wire           sysclk_n, 
   input   wire           sysclk_p, 
   output  wire           clk_ipb, 
   output  wire    [4:0]  configuration_vector, 
   output  wire           gmii_tx_en, 
   output  wire           gmii_tx_er, 
   output  wire    [7:0]  gmii_txd, 
   output  wire           led, 
   output  wire           rst_eth, 
   output  wire           sfp_enable, 
   output  wire           tx_data_rdy
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire         abort                  = 1'b0;
reg          clk_en;
wire  [1:0]  data_2bit_in           = 2'b0;
wire  [1:0]  data_2bit_out;
wire  [75:0] data_rec_elink;
wire  [75:0] data_rec_elink_dbg;
wire  [75:0] data_rec_uplink;
wire  [75:0] data_tra_downlink;
wire         enable_cnt;                      // pfull from Tx FIFO
wire         eth_locked;
wire         fifo_empty;
wire         fifo_flush             = 1'b0;
wire  [7:0]  leds;
wire  [7:0]  mac_rx_data;                     // -- AXI4 style MAC signals
wire         mac_rx_error;
wire         mac_rx_last;
wire         mac_rx_valid;
wire  [7:0]  mac_tx_data;
wire         mac_tx_error;
wire         mac_tx_last;
wire         mac_tx_ready;
wire         mac_tx_valid;
reg          rena;
wire         rst;
wire         start_write_elink_dbg;
wire         timeoutrst             = 1'b0;   // timeout reset signal to the state machine in case bridge controller is not respoding for a specified time
wire  [0:0]  tx_axis_mac_tuser;
wire         wena;

// ModuleWare signal declarations(v1.12) for instance 'dbg_bus_fifo' of 'fifo'
reg [75:0] mw_dbg_bus_fiforeg_cval0;
reg [75:0] mw_dbg_bus_fiforeg_cval1;
reg [75:0] mw_dbg_bus_fiforeg_cval2;
reg [75:0] mw_dbg_bus_fiforeg_cval3;
reg [75:0] mw_dbg_bus_fiforeg_cval4;
reg [75:0] mw_dbg_bus_fiforeg_cval5;
reg [75:0] mw_dbg_bus_fiforeg_cval6;
reg [75:0] mw_dbg_bus_fiforeg_cval7;
reg [75:0] mw_dbg_bus_fiforeg_cval8;
reg [75:0] mw_dbg_bus_fiforeg_cval9;
reg [75:0] mw_dbg_bus_fiforeg_cval10;
reg [75:0] mw_dbg_bus_fiforeg_cval11;
reg [75:0] mw_dbg_bus_fiforeg_cval12;
reg [75:0] mw_dbg_bus_fiforeg_cval13;
reg [75:0] mw_dbg_bus_fiforeg_cval14;
reg [75:0] mw_dbg_bus_fiforeg_cval15;
reg [75:0] mw_dbg_bus_fiforeg_cval16;
reg [75:0] mw_dbg_bus_fiforeg_cval17;
reg [75:0] mw_dbg_bus_fiforeg_cval18;
reg [75:0] mw_dbg_bus_fiforeg_cval19;
reg [75:0] mw_dbg_bus_fiforeg_cval20;
wire [75:0] mw_dbg_bus_fiforeg_nval0;
wire [75:0] mw_dbg_bus_fiforeg_nval1;
wire [75:0] mw_dbg_bus_fiforeg_nval2;
wire [75:0] mw_dbg_bus_fiforeg_nval3;
wire [75:0] mw_dbg_bus_fiforeg_nval4;
wire [75:0] mw_dbg_bus_fiforeg_nval5;
wire [75:0] mw_dbg_bus_fiforeg_nval6;
wire [75:0] mw_dbg_bus_fiforeg_nval7;
wire [75:0] mw_dbg_bus_fiforeg_nval8;
wire [75:0] mw_dbg_bus_fiforeg_nval9;
wire [75:0] mw_dbg_bus_fiforeg_nval10;
wire [75:0] mw_dbg_bus_fiforeg_nval11;
wire [75:0] mw_dbg_bus_fiforeg_nval12;
wire [75:0] mw_dbg_bus_fiforeg_nval13;
wire [75:0] mw_dbg_bus_fiforeg_nval14;
wire [75:0] mw_dbg_bus_fiforeg_nval15;
wire [75:0] mw_dbg_bus_fiforeg_nval16;
wire [75:0] mw_dbg_bus_fiforeg_nval17;
wire [75:0] mw_dbg_bus_fiforeg_nval18;
wire [75:0] mw_dbg_bus_fiforeg_nval19;
wire [75:0] mw_dbg_bus_fiforeg_nval20;
wire mw_dbg_bus_fifotemp_rena;
wire mw_dbg_bus_fifotemp_wena;
wire mw_dbg_bus_fifotemp_full;
wire mw_dbg_bus_fifotemp_empty;
reg [4:0] mw_dbg_bus_fifoaddr_cval;
wire [4:0] mw_dbg_bus_fifoaddr_nval;


// Instances 
elink_core elink_core0( 
   .clk                   (clk), 
   .rst                   (rst), 
   .rx_fifo_full          (), 
   .data_rec_uplink       (data_rec_uplink), 
   .start_write_elink     (), 
   .tx_efifo_full         (), 
   .irq_elink_rec         (), 
   .irq_elink_tra         (), 
   .end_write_elink       (), 
   .start_read_elink      (), 
   .end_read_elink        (), 
   .data_2bit_in          (data_2bit_in), 
   .data_2bit_out         (data_2bit_out), 
   .fifo_flush            (fifo_flush), 
   .tx_data_rdy           (enable_cnt), 
   .rx_data_rdy           (), 
   .data_tra_out          (data_tra_downlink), 
   .buffer_tra_en         (), 
   .data_tra_mon_spi      (), 
   .irq_spi_tra           (), 
   .data_rec_spi_in       (), 
   .end_write_elink_spi   (), 
   .start_write_elink_spi (), 
   .timeoutrst            (timeoutrst), 
   .spi_tra_mon_reg       (), 
   .abort                 (abort), 
   .data_10bit_in_dbg     (), 
   .dbg_elink             (), 
   .rdy_dbg               (), 
   .spi_id                (), 
   .spi_tra_mon_select    (), 
   .spi_read_mode         (), 
   .dbg_spi               (), 
   .word10b_rdy           (), 
   .start_write_elink_dbg (start_write_elink_dbg), 
   .data_rec_dbg_in       (data_rec_elink_dbg), 
   .end_write_elink_dbg   ()
); 

ethernet_emac_wrapper ethernet_emac_wrapper0( 
   .clk125             (clk125), 
   .eth_locked         (eth_locked), 
   .rst_eth            (rst_eth), 
   .rx_axis_mac_tdata  (mac_rx_data), 
   .rx_axis_mac_tvalid (mac_rx_valid), 
   .rx_axis_mac_tlast  (mac_rx_last), 
   .rx_axis_mac_tuser  (mac_rx_error), 
   .tx_axis_mac_tdata  (mac_tx_data), 
   .tx_axis_mac_tvalid (mac_tx_valid), 
   .tx_axis_mac_tlast  (mac_tx_last), 
   .tx_axis_mac_tuser  (tx_axis_mac_tuser), 
   .tx_axis_mac_tready (mac_tx_ready), 
   .gmii_txd           (gmii_txd), 
   .gmii_tx_en         (gmii_tx_en), 
   .gmii_tx_er         (gmii_tx_er), 
   .gmii_rxd           (gmii_rxd), 
   .gmii_rx_dv         (gmii_rx_dv), 
   .gmii_rx_er         (gmii_rx_er)
); 

ethernet_ipbus ethernet_ipbus0( 
   .rst_eth               (rst_eth), 
   .eth_locked            (eth_locked), 
   .mac_rx_data           (mac_rx_data), 
   .mac_rx_valid          (mac_rx_valid), 
   .mac_rx_last           (mac_rx_last), 
   .mac_rx_error          (mac_rx_error), 
   .mac_tx_data           (mac_tx_data), 
   .mac_tx_valid          (mac_tx_valid), 
   .mac_tx_last           (mac_tx_last), 
   .mac_tx_error          (mac_tx_error), 
   .mac_tx_ready          (mac_tx_ready), 
   .clk125                (clk125), 
   .sysclk_p              (sysclk_p), 
   .sysclk_n              (sysclk_n), 
   .clk_ipb_o             (clk_ipb), 
   .start_write_elink_dbg (wena), 
   .start_read_elink_dbg  (), 
   .fifo_flush_dbg        (), 
   .irq_tra_sig           (), 
   .data_tra_downlink     (data_tra_downlink), 
   .data_rec_uplink       (data_rec_uplink), 
   .data_rec_ethernet     (data_rec_elink), 
   .leds                  (leds), 
   .dip_sw                (dip_sw)
); 

top_led_enable_SM top_led_enable_SM0( 
   .clk_in     (clk), 
   .enable_cnt (enable_cnt), 
   .rst        (rst), 
   .led        (tx_data_rdy)
); 

// HDL Embedded Text Block 2 eb2
assign sfp_enable = 1'b1;	
assign rst = !reset;
assign configuration_vector =  5'b10000;
assign eth_locked = resetdone && mmcm_locked;
assign tx_axis_mac_tuser = mac_tx_error;











// HDL Embedded Text Block 7 eb7
initial clk_en = 1'b1;
assign led = leds[0];
assign start_write_elink_dbg = rena;
//FIFO block
always @(posedge clk)
begin
  if (!rst) rena <= 0;
  else if (!fifo_empty) rena <= 1;
  else rena <= 0;
end
































// ModuleWare code(v1.12) for instance 'dbg_bus_fifo' of 'fifo'
assign fifo_empty = mw_dbg_bus_fifotemp_empty;
assign data_rec_elink_dbg = mw_dbg_bus_fiforeg_cval0;
assign mw_dbg_bus_fifotemp_rena = rst & rena & ~mw_dbg_bus_fifotemp_empty;
assign mw_dbg_bus_fifotemp_wena = rst & wena & ~mw_dbg_bus_fifotemp_full;
assign mw_dbg_bus_fifotemp_empty = (mw_dbg_bus_fifoaddr_cval == 0);
assign mw_dbg_bus_fifotemp_full = (mw_dbg_bus_fifoaddr_cval == 20);

assign mw_dbg_bus_fifoaddr_nval = (~rst) ? 0
   : mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fifoaddr_cval : mw_dbg_bus_fifoaddr_cval + 1'b1
   : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fifoaddr_cval - 1'b1
   : mw_dbg_bus_fifoaddr_cval;
always @(posedge clk125)
begin : dbg_bus_fifoseq_proc
   if (clk_en)
      mw_dbg_bus_fifoaddr_cval = mw_dbg_bus_fifoaddr_nval;
end

always @(posedge clk125)
begin : dbg_bus_fifomove_proc
   if (clk_en)
   begin
      mw_dbg_bus_fiforeg_cval0[75:0]  = mw_dbg_bus_fiforeg_nval0[75:0] ;
      mw_dbg_bus_fiforeg_cval1[75:0]  = mw_dbg_bus_fiforeg_nval1[75:0] ;
      mw_dbg_bus_fiforeg_cval2[75:0]  = mw_dbg_bus_fiforeg_nval2[75:0] ;
      mw_dbg_bus_fiforeg_cval3[75:0]  = mw_dbg_bus_fiforeg_nval3[75:0] ;
      mw_dbg_bus_fiforeg_cval4[75:0]  = mw_dbg_bus_fiforeg_nval4[75:0] ;
      mw_dbg_bus_fiforeg_cval5[75:0]  = mw_dbg_bus_fiforeg_nval5[75:0] ;
      mw_dbg_bus_fiforeg_cval6[75:0]  = mw_dbg_bus_fiforeg_nval6[75:0] ;
      mw_dbg_bus_fiforeg_cval7[75:0]  = mw_dbg_bus_fiforeg_nval7[75:0] ;
      mw_dbg_bus_fiforeg_cval8[75:0]  = mw_dbg_bus_fiforeg_nval8[75:0] ;
      mw_dbg_bus_fiforeg_cval9[75:0]  = mw_dbg_bus_fiforeg_nval9[75:0] ;
      mw_dbg_bus_fiforeg_cval10[75:0]  = mw_dbg_bus_fiforeg_nval10[75:0] ;
      mw_dbg_bus_fiforeg_cval11[75:0]  = mw_dbg_bus_fiforeg_nval11[75:0] ;
      mw_dbg_bus_fiforeg_cval12[75:0]  = mw_dbg_bus_fiforeg_nval12[75:0] ;
      mw_dbg_bus_fiforeg_cval13[75:0]  = mw_dbg_bus_fiforeg_nval13[75:0] ;
      mw_dbg_bus_fiforeg_cval14[75:0]  = mw_dbg_bus_fiforeg_nval14[75:0] ;
      mw_dbg_bus_fiforeg_cval15[75:0]  = mw_dbg_bus_fiforeg_nval15[75:0] ;
      mw_dbg_bus_fiforeg_cval16[75:0]  = mw_dbg_bus_fiforeg_nval16[75:0] ;
      mw_dbg_bus_fiforeg_cval17[75:0]  = mw_dbg_bus_fiforeg_nval17[75:0] ;
      mw_dbg_bus_fiforeg_cval18[75:0]  = mw_dbg_bus_fiforeg_nval18[75:0] ;
      mw_dbg_bus_fiforeg_cval19[75:0]  = mw_dbg_bus_fiforeg_nval19[75:0] ;
      mw_dbg_bus_fiforeg_cval20[75:0]  = mw_dbg_bus_fiforeg_nval20[75:0] ;
   end
end
assign mw_dbg_bus_fiforeg_nval0[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 0) ? data_rec_elink : mw_dbg_bus_fiforeg_cval1[75:0] : mw_dbg_bus_fiforeg_cval0[75:0] : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval1[75:0] : mw_dbg_bus_fiforeg_cval0[75:0];
assign mw_dbg_bus_fiforeg_nval1[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 1) ? data_rec_elink : mw_dbg_bus_fiforeg_cval2[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 0) ? data_rec_elink : mw_dbg_bus_fiforeg_cval1[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval2[75:0] : mw_dbg_bus_fiforeg_cval1[75:0];
assign mw_dbg_bus_fiforeg_nval2[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 2) ? data_rec_elink : mw_dbg_bus_fiforeg_cval3[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 1) ? data_rec_elink : mw_dbg_bus_fiforeg_cval2[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval3[75:0] : mw_dbg_bus_fiforeg_cval2[75:0];
assign mw_dbg_bus_fiforeg_nval3[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 3) ? data_rec_elink : mw_dbg_bus_fiforeg_cval4[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 2) ? data_rec_elink : mw_dbg_bus_fiforeg_cval3[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval4[75:0] : mw_dbg_bus_fiforeg_cval3[75:0];
assign mw_dbg_bus_fiforeg_nval4[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 4) ? data_rec_elink : mw_dbg_bus_fiforeg_cval5[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 3) ? data_rec_elink : mw_dbg_bus_fiforeg_cval4[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval5[75:0] : mw_dbg_bus_fiforeg_cval4[75:0];
assign mw_dbg_bus_fiforeg_nval5[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 5) ? data_rec_elink : mw_dbg_bus_fiforeg_cval6[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 4) ? data_rec_elink : mw_dbg_bus_fiforeg_cval5[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval6[75:0] : mw_dbg_bus_fiforeg_cval5[75:0];
assign mw_dbg_bus_fiforeg_nval6[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 6) ? data_rec_elink : mw_dbg_bus_fiforeg_cval7[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 5) ? data_rec_elink : mw_dbg_bus_fiforeg_cval6[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval7[75:0] : mw_dbg_bus_fiforeg_cval6[75:0];
assign mw_dbg_bus_fiforeg_nval7[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 7) ? data_rec_elink : mw_dbg_bus_fiforeg_cval8[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 6) ? data_rec_elink : mw_dbg_bus_fiforeg_cval7[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval8[75:0] : mw_dbg_bus_fiforeg_cval7[75:0];
assign mw_dbg_bus_fiforeg_nval8[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 8) ? data_rec_elink : mw_dbg_bus_fiforeg_cval9[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 7) ? data_rec_elink : mw_dbg_bus_fiforeg_cval8[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval9[75:0] : mw_dbg_bus_fiforeg_cval8[75:0];
assign mw_dbg_bus_fiforeg_nval9[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 9) ? data_rec_elink : mw_dbg_bus_fiforeg_cval10[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 8) ? data_rec_elink : mw_dbg_bus_fiforeg_cval9[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval10[75:0] : mw_dbg_bus_fiforeg_cval9[75:0];
assign mw_dbg_bus_fiforeg_nval10[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 10) ? data_rec_elink : mw_dbg_bus_fiforeg_cval11[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 9) ? data_rec_elink : mw_dbg_bus_fiforeg_cval10[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval11[75:0] : mw_dbg_bus_fiforeg_cval10[75:0];
assign mw_dbg_bus_fiforeg_nval11[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 11) ? data_rec_elink : mw_dbg_bus_fiforeg_cval12[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 10) ? data_rec_elink : mw_dbg_bus_fiforeg_cval11[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval12[75:0] : mw_dbg_bus_fiforeg_cval11[75:0];
assign mw_dbg_bus_fiforeg_nval12[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 12) ? data_rec_elink : mw_dbg_bus_fiforeg_cval13[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 11) ? data_rec_elink : mw_dbg_bus_fiforeg_cval12[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval13[75:0] : mw_dbg_bus_fiforeg_cval12[75:0];
assign mw_dbg_bus_fiforeg_nval13[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 13) ? data_rec_elink : mw_dbg_bus_fiforeg_cval14[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 12) ? data_rec_elink : mw_dbg_bus_fiforeg_cval13[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval14[75:0] : mw_dbg_bus_fiforeg_cval13[75:0];
assign mw_dbg_bus_fiforeg_nval14[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 14) ? data_rec_elink : mw_dbg_bus_fiforeg_cval15[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 13) ? data_rec_elink : mw_dbg_bus_fiforeg_cval14[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval15[75:0] : mw_dbg_bus_fiforeg_cval14[75:0];
assign mw_dbg_bus_fiforeg_nval15[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 15) ? data_rec_elink : mw_dbg_bus_fiforeg_cval16[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 14) ? data_rec_elink : mw_dbg_bus_fiforeg_cval15[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval16[75:0] : mw_dbg_bus_fiforeg_cval15[75:0];
assign mw_dbg_bus_fiforeg_nval16[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 16) ? data_rec_elink : mw_dbg_bus_fiforeg_cval17[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 15) ? data_rec_elink : mw_dbg_bus_fiforeg_cval16[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval17[75:0] : mw_dbg_bus_fiforeg_cval16[75:0];
assign mw_dbg_bus_fiforeg_nval17[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 17) ? data_rec_elink : mw_dbg_bus_fiforeg_cval18[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 16) ? data_rec_elink : mw_dbg_bus_fiforeg_cval17[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval18[75:0] : mw_dbg_bus_fiforeg_cval17[75:0];
assign mw_dbg_bus_fiforeg_nval18[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 18) ? data_rec_elink : mw_dbg_bus_fiforeg_cval19[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 17) ? data_rec_elink : mw_dbg_bus_fiforeg_cval18[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval19[75:0] : mw_dbg_bus_fiforeg_cval18[75:0];
assign mw_dbg_bus_fiforeg_nval19[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? (mw_dbg_bus_fifoaddr_cval == 19) ? data_rec_elink : mw_dbg_bus_fiforeg_cval20[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 18) ? data_rec_elink : mw_dbg_bus_fiforeg_cval19[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval20[75:0] : mw_dbg_bus_fiforeg_cval19[75:0];
assign mw_dbg_bus_fiforeg_nval20[75:0] = mw_dbg_bus_fifotemp_wena ? mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval20[75:0]
    : (mw_dbg_bus_fifoaddr_cval == 19) ? data_rec_elink : mw_dbg_bus_fiforeg_cval20[75:0]
    : mw_dbg_bus_fifotemp_rena ? mw_dbg_bus_fiforeg_cval20[75:0] : mw_dbg_bus_fiforeg_cval20[75:0];

endmodule // ethernet_core_test

