Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/download/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 609e2870074c42a0a557dd56411259b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:117]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'rd1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:120]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sim_1/new/mips_tb.v" Line 1. Module mips_tb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ID_EX_v
Compiling module xil_defaultlib.instructionmen
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.mux3_2
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.GR
Compiling module xil_defaultlib.signextended
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.dmcontrol
Compiling module xil_defaultlib.mutcontrol
Compiling module xil_defaultlib.shiftleft16_16
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MultiplicationDivisionUnit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux4_3
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Block_unit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.shiftleft2_26
Compiling module xil_defaultlib.shiftleft2_32
Compiling module xil_defaultlib.nadd
Compiling module xil_defaultlib.Equel_unit
Compiling module xil_defaultlib.mux2_2
Compiling module xil_defaultlib.mux2_2_2
Compiling module xil_defaultlib.syscall_unit
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
