<profile>

<section name = "Vitis HLS Report for 'rx_ringbuffer_header'" level="0">
<item name = "Date">Tue Nov 15 12:03:40 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">maclogger</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5ev-sfvc784-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 37, 0.370 us, 0.370 us, 37, 37, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74">rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83">rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 94, 138, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 339, -</column>
<column name="Register">-, -, 273, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74">rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, 0, 0, 47, 69, 0</column>
<column name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83">rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, 0, 0, 47, 69, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 19, 1, 19</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return_0">9, 2, 64, 128</column>
<column name="ap_return_1">9, 2, 64, 128</column>
<column name="m_axi_ps_ARADDR">26, 5, 64, 320</column>
<column name="m_axi_ps_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_ps_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_ps_ARID">14, 3, 1, 3</column>
<column name="m_axi_ps_ARLEN">20, 4, 32, 128</column>
<column name="m_axi_ps_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_ps_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_ps_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_ps_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_ps_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_ps_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_ps_ARVALID">20, 4, 1, 4</column>
<column name="m_axi_ps_RREADY">14, 3, 1, 3</column>
<column name="ps_blk_n_AR">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_0_preg">64, 0, 64, 0</column>
<column name="ap_return_1_preg">64, 0, 64, 0</column>
<column name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln28_reg_149">62, 0, 62, 0</column>
<column name="trunc_ln32_reg_164">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_return_0">out, 64, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="ap_return_1">out, 64, ap_ctrl_hs, rx_ringbuffer_header, return value</column>
<column name="m_axi_ps_AWVALID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWREADY">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWADDR">out, 64, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWLEN">out, 32, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWSIZE">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWBURST">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWLOCK">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWCACHE">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWPROT">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWQOS">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWREGION">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWUSER">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WVALID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WREADY">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WDATA">out, 32, m_axi, ps, pointer</column>
<column name="m_axi_ps_WSTRB">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_WLAST">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WUSER">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARVALID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARREADY">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARADDR">out, 64, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARLEN">out, 32, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARSIZE">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARBURST">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARLOCK">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARCACHE">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARPROT">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARQOS">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARREGION">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARUSER">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RVALID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RREADY">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RDATA">in, 32, m_axi, ps, pointer</column>
<column name="m_axi_ps_RLAST">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RFIFONUM">in, 9, m_axi, ps, pointer</column>
<column name="m_axi_ps_RUSER">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RRESP">in, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_BVALID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_BREADY">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_BRESP">in, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_BID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_BUSER">in, 1, m_axi, ps, pointer</column>
<column name="log_ddr">in, 64, ap_none, log_ddr, scalar</column>
<column name="tap_ddr">in, 64, ap_none, tap_ddr, scalar</column>
<column name="log_header_address0">out, 3, ap_memory, log_header, array</column>
<column name="log_header_ce0">out, 1, ap_memory, log_header, array</column>
<column name="log_header_we0">out, 1, ap_memory, log_header, array</column>
<column name="log_header_d0">out, 32, ap_memory, log_header, array</column>
<column name="tap_header_address0">out, 3, ap_memory, tap_header, array</column>
<column name="tap_header_ce0">out, 1, ap_memory, tap_header, array</column>
<column name="tap_header_we0">out, 1, ap_memory, tap_header, array</column>
<column name="tap_header_d0">out, 32, ap_memory, tap_header, array</column>
</table>
</item>
</section>
</profile>
