Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Thu Dec  3 02:59:05 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/64_32.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

iStartCipher
iStartDecipher
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[16]
serial_port_in[17]
serial_port_in[18]
serial_port_in[19]
serial_port_in[1]
serial_port_in[20]
serial_port_in[21]
serial_port_in[22]
serial_port_in[23]
serial_port_in[24]
serial_port_in[25]
serial_port_in[26]
serial_port_in[27]
serial_port_in[28]
serial_port_in[29]
serial_port_in[2]
serial_port_in[30]
serial_port_in[31]
serial_port_in[32]
serial_port_in[33]
serial_port_in[34]
serial_port_in[35]
serial_port_in[36]
serial_port_in[37]
serial_port_in[38]
serial_port_in[39]
serial_port_in[3]
serial_port_in[40]
serial_port_in[41]
serial_port_in[42]
serial_port_in[43]
serial_port_in[44]
serial_port_in[45]
serial_port_in[46]
serial_port_in[47]
serial_port_in[48]
serial_port_in[49]
serial_port_in[4]
serial_port_in[50]
serial_port_in[51]
serial_port_in[52]
serial_port_in[53]
serial_port_in[54]
serial_port_in[55]
serial_port_in[56]
serial_port_in[57]
serial_port_in[58]
serial_port_in[59]
serial_port_in[5]
serial_port_in[60]
serial_port_in[61]
serial_port_in[62]
serial_port_in[63]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[16]
serial_port_out[17]
serial_port_out[18]
serial_port_out[19]
serial_port_out[1]
serial_port_out[20]
serial_port_out[21]
serial_port_out[22]
serial_port_out[23]
serial_port_out[24]
serial_port_out[25]
serial_port_out[26]
serial_port_out[27]
serial_port_out[28]
serial_port_out[29]
serial_port_out[2]
serial_port_out[30]
serial_port_out[31]
serial_port_out[32]
serial_port_out[33]
serial_port_out[34]
serial_port_out[35]
serial_port_out[36]
serial_port_out[37]
serial_port_out[38]
serial_port_out[39]
serial_port_out[3]
serial_port_out[40]
serial_port_out[41]
serial_port_out[42]
serial_port_out[43]
serial_port_out[44]
serial_port_out[45]
serial_port_out[46]
serial_port_out[47]
serial_port_out[48]
serial_port_out[49]
serial_port_out[4]
serial_port_out[50]
serial_port_out[51]
serial_port_out[52]
serial_port_out[53]
serial_port_out[54]
serial_port_out[55]
serial_port_out[56]
serial_port_out[57]
serial_port_out[58]
serial_port_out[59]
serial_port_out[5]
serial_port_out[60]
serial_port_out[61]
serial_port_out[62]
serial_port_out[63]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                 2082        0.126        0.000                      0                 2082        1.250        0.000                       0                  1241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.049        0.000                      0                 2082        0.126        0.000                      0                 2082        1.250        0.000                       0                  1241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.634ns (50.622%)  route 1.594ns (49.378%))
  Logic Levels:           16  (CARRY4=13 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.191 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         0.863     5.296    dut_implementacion/cifrar/state[2]
    SLICE_X9Y73                                                       f  dut_implementacion/cifrar/rAux3[11]_i_6/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.053     5.349 r  dut_implementacion/cifrar/rAux3[11]_i_6/O
                         net (fo=2, routed)           0.380     5.729    dut_implementacion/cifrar/p_1_in[9]
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3[11]_i_10/I0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.053     5.782 r  dut_implementacion/cifrar/rAux3[11]_i_10/O
                         net (fo=1, routed)           0.000     5.782    dut_implementacion/cifrar/rAux3[11]_i_10_n_0
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.092 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.100    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X8Y75                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.160    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y76                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.220 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.220    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y77                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.280 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.280    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y78                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.340 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.340    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y79                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.400 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X8Y80                                                       r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.460 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X8Y81                                                       r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.520 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.520    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X8Y82                                                       r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.580 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.580    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X8Y83                                                       r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.640 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.640    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X8Y84                                                       r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.700 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.700    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X8Y85                                                       r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.760 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.760    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X8Y86                                                       r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.897 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/O[2]
                         net (fo=1, routed)           0.343     7.240    dut_implementacion/cifrar/p_2_out[58]
    SLICE_X9Y86                                                       r  dut_implementacion/cifrar/rAux3[58]_i_1/I4
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.152     7.392 r  dut_implementacion/cifrar/rAux3[58]_i_1/O
                         net (fo=1, routed)           0.000     7.392    dut_implementacion/cifrar/rAux3_nxt[58]
    SLICE_X9Y86          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.284     7.191    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[58]/C
                         clock pessimism              0.251     7.442    
                         clock uncertainty           -0.035     7.407    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.034     7.441    dut_implementacion/cifrar/rAux3_reg[58]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.772ns (54.361%)  route 1.488ns (45.639%))
  Logic Levels:           17  (CARRY4=14 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 7.193 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         0.863     5.296    dut_implementacion/cifrar/state[2]
    SLICE_X9Y73                                                       f  dut_implementacion/cifrar/rAux3[11]_i_6/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.053     5.349 r  dut_implementacion/cifrar/rAux3[11]_i_6/O
                         net (fo=2, routed)           0.380     5.729    dut_implementacion/cifrar/p_1_in[9]
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3[11]_i_10/I0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.053     5.782 r  dut_implementacion/cifrar/rAux3[11]_i_10/O
                         net (fo=1, routed)           0.000     5.782    dut_implementacion/cifrar/rAux3[11]_i_10_n_0
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.092 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.100    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X8Y75                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.160    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y76                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.220 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.220    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y77                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.280 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.280    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y78                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.340 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.340    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y79                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.400 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X8Y80                                                       r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.460 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X8Y81                                                       r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.520 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.520    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X8Y82                                                       r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.580 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.580    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X8Y83                                                       r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.640 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.640    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X8Y84                                                       r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.700 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.700    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X8Y85                                                       r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.760 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.760    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X8Y86                                                       r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.820 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.820    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X8Y87                                                       r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/CI
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.032 r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/O[1]
                         net (fo=1, routed)           0.237     7.269    dut_implementacion/cifrar/p_2_out[61]
    SLICE_X8Y88                                                       r  dut_implementacion/cifrar/rAux3[61]_i_1/I4
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.155     7.424 r  dut_implementacion/cifrar/rAux3[61]_i_1/O
                         net (fo=1, routed)           0.000     7.424    dut_implementacion/cifrar/rAux3_nxt[61]
    SLICE_X8Y88          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.286     7.193    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[61]/C
                         clock pessimism              0.251     7.444    
                         clock uncertainty           -0.035     7.409    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.073     7.482    dut_implementacion/cifrar/rAux3_reg[61]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.728ns (53.885%)  route 1.479ns (46.115%))
  Logic Levels:           17  (CARRY4=14 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.191 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         0.863     5.296    dut_implementacion/cifrar/state[2]
    SLICE_X9Y73                                                       f  dut_implementacion/cifrar/rAux3[11]_i_6/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.053     5.349 r  dut_implementacion/cifrar/rAux3[11]_i_6/O
                         net (fo=2, routed)           0.380     5.729    dut_implementacion/cifrar/p_1_in[9]
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3[11]_i_10/I0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.053     5.782 r  dut_implementacion/cifrar/rAux3[11]_i_10/O
                         net (fo=1, routed)           0.000     5.782    dut_implementacion/cifrar/rAux3[11]_i_10_n_0
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.092 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.100    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X8Y75                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.160    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y76                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.220 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.220    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y77                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.280 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.280    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y78                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.340 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.340    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y79                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.400 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X8Y80                                                       r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.460 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X8Y81                                                       r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.520 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.520    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X8Y82                                                       r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.580 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.580    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X8Y83                                                       r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.640 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.640    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X8Y84                                                       r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.700 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.700    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X8Y85                                                       r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.760 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.760    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X8Y86                                                       r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.820 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.820    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X8Y87                                                       r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/CI
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     7.001 r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/O[3]
                         net (fo=1, routed)           0.228     7.229    dut_implementacion/cifrar/p_2_out[63]
    SLICE_X9Y86                                                       r  dut_implementacion/cifrar/rAux3[63]_i_2/I4
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.142     7.371 r  dut_implementacion/cifrar/rAux3[63]_i_2/O
                         net (fo=1, routed)           0.000     7.371    dut_implementacion/cifrar/rAux3_nxt[63]
    SLICE_X9Y86          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.284     7.191    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[63]/C
                         clock pessimism              0.251     7.442    
                         clock uncertainty           -0.035     7.407    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.035     7.442    dut_implementacion/cifrar/rAux3_reg[63]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 1.712ns (53.541%)  route 1.486ns (46.459%))
  Logic Levels:           16  (CARRY4=13 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 7.192 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         0.863     5.296    dut_implementacion/cifrar/state[2]
    SLICE_X9Y73                                                       f  dut_implementacion/cifrar/rAux3[11]_i_6/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.053     5.349 r  dut_implementacion/cifrar/rAux3[11]_i_6/O
                         net (fo=2, routed)           0.380     5.729    dut_implementacion/cifrar/p_1_in[9]
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3[11]_i_10/I0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.053     5.782 r  dut_implementacion/cifrar/rAux3[11]_i_10/O
                         net (fo=1, routed)           0.000     5.782    dut_implementacion/cifrar/rAux3[11]_i_10_n_0
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.092 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.100    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X8Y75                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.160    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y76                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.220 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.220    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y77                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.280 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.280    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y78                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.340 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.340    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y79                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.400 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X8Y80                                                       r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.460 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X8Y81                                                       r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.520 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.520    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X8Y82                                                       r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.580 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.580    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X8Y83                                                       r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.640 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.640    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X8Y84                                                       r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.700 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.700    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X8Y85                                                       r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.760 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.760    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X8Y86                                                       r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.972 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/O[1]
                         net (fo=1, routed)           0.235     7.206    dut_implementacion/cifrar/p_2_out[57]
    SLICE_X11Y86                                                      r  dut_implementacion/cifrar/rAux3[57]_i_1/I4
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.155     7.361 r  dut_implementacion/cifrar/rAux3[57]_i_1/O
                         net (fo=1, routed)           0.000     7.361    dut_implementacion/cifrar/rAux3_nxt[57]
    SLICE_X11Y86         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.285     7.192    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[57]/C
                         clock pessimism              0.251     7.443    
                         clock uncertainty           -0.035     7.408    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.034     7.442    dut_implementacion/cifrar/rAux3_reg[57]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.061ns (33.108%)  route 2.144ns (66.892%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 7.187 - 3.300 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.389     4.165    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X18Y68         FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.308     4.473 r  dut_implementacion/descifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=327, routed)         2.144     6.617    dut_implementacion/descifrar/state[0]
    SLICE_X17Y77                                                      r  dut_implementacion/descifrar/rAux1[47]_i_9/I4
    SLICE_X17Y77         LUT6 (Prop_lut6_I4_O)        0.053     6.670 r  dut_implementacion/descifrar/rAux1[47]_i_9/O
                         net (fo=1, routed)           0.000     6.670    dut_implementacion/descifrar/rAux1[47]_i_9_n_0
    SLICE_X17Y77                                                      r  dut_implementacion/descifrar/rAux1_reg[47]_i_1/S[0]
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.983 r  dut_implementacion/descifrar/rAux1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    dut_implementacion/descifrar/rAux1_reg[47]_i_1_n_0
    SLICE_X17Y78                                                      r  dut_implementacion/descifrar/rAux1_reg[51]_i_1/CI
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.041 r  dut_implementacion/descifrar/rAux1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    dut_implementacion/descifrar/rAux1_reg[51]_i_1_n_0
    SLICE_X17Y79                                                      r  dut_implementacion/descifrar/rAux1_reg[55]_i_1/CI
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.099 r  dut_implementacion/descifrar/rAux1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    dut_implementacion/descifrar/rAux1_reg[55]_i_1_n_0
    SLICE_X17Y80                                                      r  dut_implementacion/descifrar/rAux1_reg[59]_i_1/CI
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.157 r  dut_implementacion/descifrar/rAux1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    dut_implementacion/descifrar/rAux1_reg[59]_i_1_n_0
    SLICE_X17Y81                                                      r  dut_implementacion/descifrar/rAux1_reg[63]_i_2/CI
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.370 r  dut_implementacion/descifrar/rAux1_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.370    dut_implementacion/descifrar/rAux1_reg[63]_i_2_n_6
    SLICE_X17Y81         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.280     7.187    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X17Y81         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[61]/C
                         clock pessimism              0.251     7.438    
                         clock uncertainty           -0.035     7.403    
    SLICE_X17Y81         FDRE (Setup_fdre_C_D)        0.051     7.454    dut_implementacion/descifrar/rAux1_reg[61]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.592ns (49.967%)  route 1.594ns (50.033%))
  Logic Levels:           14  (CARRY4=11 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 7.190 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         0.863     5.296    dut_implementacion/cifrar/state[2]
    SLICE_X9Y73                                                       f  dut_implementacion/cifrar/rAux3[11]_i_6/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.053     5.349 r  dut_implementacion/cifrar/rAux3[11]_i_6/O
                         net (fo=2, routed)           0.380     5.729    dut_implementacion/cifrar/p_1_in[9]
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3[11]_i_10/I0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.053     5.782 r  dut_implementacion/cifrar/rAux3[11]_i_10/O
                         net (fo=1, routed)           0.000     5.782    dut_implementacion/cifrar/rAux3[11]_i_10_n_0
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.092 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.100    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X8Y75                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.160    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y76                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.220 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.220    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y77                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.280 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.280    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y78                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.340 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.340    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y79                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.400 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X8Y80                                                       r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.460 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X8Y81                                                       r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.520 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.520    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X8Y82                                                       r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.580 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.580    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X8Y83                                                       r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.640 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.640    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X8Y84                                                       r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.852 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/O[1]
                         net (fo=1, routed)           0.343     7.195    dut_implementacion/cifrar/p_2_out[49]
    SLICE_X9Y84                                                       r  dut_implementacion/cifrar/rAux3[49]_i_1/I4
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.155     7.350 r  dut_implementacion/cifrar/rAux3[49]_i_1/O
                         net (fo=1, routed)           0.000     7.350    dut_implementacion/cifrar/rAux3_nxt[49]
    SLICE_X9Y84          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.283     7.190    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[49]/C
                         clock pessimism              0.251     7.441    
                         clock uncertainty           -0.035     7.406    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)        0.035     7.441    dut_implementacion/cifrar/rAux3_reg[49]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux2_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 1.033ns (32.324%)  route 2.163ns (67.676%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 7.189 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         2.163     6.596    dut_implementacion/cifrar/state[2]
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux2[47]_i_4/I1
    SLICE_X13Y79         LUT5 (Prop_lut5_I1_O)        0.053     6.649 r  dut_implementacion/cifrar/rAux2[47]_i_4/O
                         net (fo=1, routed)           0.000     6.649    dut_implementacion/cifrar/rAux2[47]_i_4_n_0
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux2_reg[47]_i_1/S[1]
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.973 r  dut_implementacion/cifrar/rAux2_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    dut_implementacion/cifrar/rAux2_reg[47]_i_1_n_0
    SLICE_X13Y80                                                      r  dut_implementacion/cifrar/rAux2_reg[51]_i_1/CI
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.031 r  dut_implementacion/cifrar/rAux2_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    dut_implementacion/cifrar/rAux2_reg[51]_i_1_n_0
    SLICE_X13Y81                                                      r  dut_implementacion/cifrar/rAux2_reg[55]_i_1/CI
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.089 r  dut_implementacion/cifrar/rAux2_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dut_implementacion/cifrar/rAux2_reg[55]_i_1_n_0
    SLICE_X13Y82                                                      r  dut_implementacion/cifrar/rAux2_reg[59]_i_1/CI
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.147 r  dut_implementacion/cifrar/rAux2_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    dut_implementacion/cifrar/rAux2_reg[59]_i_1_n_0
    SLICE_X13Y83                                                      r  dut_implementacion/cifrar/rAux2_reg[63]_i_2/CI
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.360 r  dut_implementacion/cifrar/rAux2_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.360    dut_implementacion/cifrar/rAux2_nxt1_in[61]
    SLICE_X13Y83         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.282     7.189    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[61]/C
                         clock pessimism              0.251     7.440    
                         clock uncertainty           -0.035     7.405    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.051     7.456    dut_implementacion/cifrar/rAux2_reg[61]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.693ns (53.319%)  route 1.482ns (46.681%))
  Logic Levels:           17  (CARRY4=14 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.191 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         0.863     5.296    dut_implementacion/cifrar/state[2]
    SLICE_X9Y73                                                       f  dut_implementacion/cifrar/rAux3[11]_i_6/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.053     5.349 r  dut_implementacion/cifrar/rAux3[11]_i_6/O
                         net (fo=2, routed)           0.380     5.729    dut_implementacion/cifrar/p_1_in[9]
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3[11]_i_10/I0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.053     5.782 r  dut_implementacion/cifrar/rAux3[11]_i_10/O
                         net (fo=1, routed)           0.000     5.782    dut_implementacion/cifrar/rAux3[11]_i_10_n_0
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.092 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.100    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X8Y75                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.160    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y76                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.220 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.220    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y77                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.280 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.280    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y78                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.340 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.340    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y79                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.400 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X8Y80                                                       r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.460 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X8Y81                                                       r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.520 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.520    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X8Y82                                                       r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.580 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.580    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X8Y83                                                       r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.640 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.640    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X8Y84                                                       r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.700 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.700    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X8Y85                                                       r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.760 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.760    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X8Y86                                                       r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.820 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.820    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X8Y87                                                       r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/CI
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.955 r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/O[0]
                         net (fo=1, routed)           0.232     7.186    dut_implementacion/cifrar/p_2_out[60]
    SLICE_X9Y86                                                       r  dut_implementacion/cifrar/rAux3[60]_i_1/I4
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.153     7.339 r  dut_implementacion/cifrar/rAux3[60]_i_1/O
                         net (fo=1, routed)           0.000     7.339    dut_implementacion/cifrar/rAux3_nxt[60]
    SLICE_X9Y86          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.284     7.191    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[60]/C
                         clock pessimism              0.251     7.442    
                         clock uncertainty           -0.035     7.407    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.035     7.442    dut_implementacion/cifrar/rAux3_reg[60]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.694ns (53.367%)  route 1.480ns (46.633%))
  Logic Levels:           17  (CARRY4=14 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 7.192 - 3.300 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.388     4.164    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     4.433 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=331, routed)         0.863     5.296    dut_implementacion/cifrar/state[2]
    SLICE_X9Y73                                                       f  dut_implementacion/cifrar/rAux3[11]_i_6/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.053     5.349 r  dut_implementacion/cifrar/rAux3[11]_i_6/O
                         net (fo=2, routed)           0.380     5.729    dut_implementacion/cifrar/p_1_in[9]
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3[11]_i_10/I0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.053     5.782 r  dut_implementacion/cifrar/rAux3[11]_i_10/O
                         net (fo=1, routed)           0.000     5.782    dut_implementacion/cifrar/rAux3[11]_i_10_n_0
    SLICE_X8Y74                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.092 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.100    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X8Y75                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.160 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.160    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y76                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.220 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.220    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y77                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.280 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.280    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y78                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.340 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.340    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y79                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.400 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X8Y80                                                       r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.460 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X8Y81                                                       r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.520 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.520    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X8Y82                                                       r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.580 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.580    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X8Y83                                                       r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.640 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.640    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X8Y84                                                       r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.700 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.700    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X8Y85                                                       r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.760 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.760    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X8Y86                                                       r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.820 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.820    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X8Y87                                                       r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/CI
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.957 r  dut_implementacion/cifrar/rAux3_reg[63]_i_4/O[2]
                         net (fo=1, routed)           0.230     7.186    dut_implementacion/cifrar/p_2_out[62]
    SLICE_X9Y87                                                       r  dut_implementacion/cifrar/rAux3[62]_i_1/I4
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.338 r  dut_implementacion/cifrar/rAux3[62]_i_1/O
                         net (fo=1, routed)           0.000     7.338    dut_implementacion/cifrar/rAux3_nxt[62]
    SLICE_X9Y87          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.285     7.192    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[62]/C
                         clock pessimism              0.251     7.443    
                         clock uncertainty           -0.035     7.408    
    SLICE_X9Y87          FDRE (Setup_fdre_C_D)        0.034     7.442    dut_implementacion/cifrar/rAux3_reg[62]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/oC0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.823ns (58.850%)  route 1.275ns (41.150%))
  Logic Levels:           18  (CARRY4=16 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 7.191 - 3.300 ) 
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.450     4.226    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.269     4.495 r  dut_implementacion/descifrar/oC0_reg[6]/Q
                         net (fo=6, routed)           0.937     5.432    dut_implementacion/descifrar/oV0[6]
    SLICE_X11Y67                                                      r  dut_implementacion/descifrar/rAux3[3]_i_10/I3
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.053     5.485 r  dut_implementacion/descifrar/rAux3[3]_i_10/O
                         net (fo=1, routed)           0.000     5.485    dut_implementacion/descifrar/rAux3[3]_i_10_n_0
    SLICE_X11Y67                                                      r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/S[1]
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.809 r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.809    dut_implementacion/descifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X11Y68                                                      r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/CI
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.867 r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.867    dut_implementacion/descifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X11Y69                                                      r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CI
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.925 r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.925    dut_implementacion/descifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X11Y70                                                      r  dut_implementacion/descifrar/rAux3_reg[15]_i_3/CI
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.983 r  dut_implementacion/descifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.983    dut_implementacion/descifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X11Y71                                                      r  dut_implementacion/descifrar/rAux3_reg[19]_i_3/CI
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.041 r  dut_implementacion/descifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.041    dut_implementacion/descifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X11Y72                                                      r  dut_implementacion/descifrar/rAux3_reg[23]_i_3/CI
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.099 r  dut_implementacion/descifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.099    dut_implementacion/descifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X11Y73                                                      r  dut_implementacion/descifrar/rAux3_reg[27]_i_3/CI
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.157 r  dut_implementacion/descifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.157    dut_implementacion/descifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X11Y74                                                      r  dut_implementacion/descifrar/rAux3_reg[31]_i_3/CI
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.215 r  dut_implementacion/descifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.223    dut_implementacion/descifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X11Y75                                                      r  dut_implementacion/descifrar/rAux3_reg[35]_i_3/CI
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.281 r  dut_implementacion/descifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.281    dut_implementacion/descifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X11Y76                                                      r  dut_implementacion/descifrar/rAux3_reg[39]_i_3/CI
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.339 r  dut_implementacion/descifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.339    dut_implementacion/descifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X11Y77                                                      r  dut_implementacion/descifrar/rAux3_reg[43]_i_3/CI
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.397 r  dut_implementacion/descifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.397    dut_implementacion/descifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X11Y78                                                      r  dut_implementacion/descifrar/rAux3_reg[47]_i_3/CI
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.455 r  dut_implementacion/descifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.455    dut_implementacion/descifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X11Y79                                                      r  dut_implementacion/descifrar/rAux3_reg[51]_i_3/CI
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.513 r  dut_implementacion/descifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.513    dut_implementacion/descifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X11Y80                                                      r  dut_implementacion/descifrar/rAux3_reg[55]_i_3/CI
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.571 r  dut_implementacion/descifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.571    dut_implementacion/descifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X11Y81                                                      r  dut_implementacion/descifrar/rAux3_reg[59]_i_3/CI
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.629 r  dut_implementacion/descifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.629    dut_implementacion/descifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X11Y82                                                      r  dut_implementacion/descifrar/rAux3_reg[63]_i_4/CI
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.842 r  dut_implementacion/descifrar/rAux3_reg[63]_i_4/O[1]
                         net (fo=1, routed)           0.329     7.172    dut_implementacion/descifrar/p_2_out[61]
    SLICE_X11Y84                                                      r  dut_implementacion/descifrar/rAux3[61]_i_1__0/I1
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.152     7.324 r  dut_implementacion/descifrar/rAux3[61]_i_1__0/O
                         net (fo=1, routed)           0.000     7.324    dut_implementacion/descifrar/rAux3_nxt[61]
    SLICE_X11Y84         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    D23                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.115 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.794    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.284     7.191    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[61]/C
                         clock pessimism              0.251     7.442    
                         clock uncertainty           -0.035     7.407    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.035     7.442    dut_implementacion/descifrar/rAux3_reg[61]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  0.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 iK0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.482%)  route 0.116ns (47.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.546     1.403    clk_IBUF_BUFG
    SLICE_X17Y65         FDRE                                         r  iK0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.100     1.503 r  iK0_reg[1]/Q
                         net (fo=2, routed)           0.116     1.619    dut_implementacion/descifrar/iK0_reg[63][1]
    SLICE_X14Y65                                                      r  dut_implementacion/descifrar/rAux1[1]_i_1__0/I2
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.028     1.647 r  dut_implementacion/descifrar/rAux1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.647    dut_implementacion/descifrar/p_4_in[1]
    SLICE_X14Y65         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.745     1.918    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X14Y65         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[1]/C
                         clock pessimism             -0.484     1.434    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.087     1.521    dut_implementacion/descifrar/rAux1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC0_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.634%)  route 0.115ns (47.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.575     1.432    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  dut_implementacion/descifrar/oC0_reg[57]/Q
                         net (fo=6, routed)           0.115     1.648    dut_implementacion/descifrar/oV0[57]
    SLICE_X3Y84                                                       r  dut_implementacion/descifrar/serial_port_out[57]_i_1/I3
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.028     1.676 r  dut_implementacion/descifrar/serial_port_out[57]_i_1/O
                         net (fo=1, routed)           0.000     1.676    dut_implementacion_n_8
    SLICE_X3Y84          FDRE                                         r  serial_port_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  serial_port_out_reg[57]/C
                         clock pessimism             -0.484     1.466    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.061     1.527    serial_port_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.130ns (51.503%)  route 0.122ns (48.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.540     1.397    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X23Y69         FDRE                                         r  dut_implementacion/cifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDRE (Prop_fdre_C_Q)         0.100     1.497 r  dut_implementacion/cifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.122     1.620    dut_implementacion/cifrar/rCount_reg__0[0]
    SLICE_X22Y69                                                      r  dut_implementacion/cifrar/rCount[4]_i_2/I3
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.030     1.650 r  dut_implementacion/cifrar/rCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.650    dut_implementacion/cifrar/p_0_in[4]
    SLICE_X22Y69         FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.738     1.911    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X22Y69         FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/C
                         clock pessimism             -0.503     1.408    
    SLICE_X22Y69         FDRE (Hold_fdre_C_D)         0.093     1.501    dut_implementacion/cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.889%)  route 0.119ns (48.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.576     1.433    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.100     1.533 r  dut_implementacion/descifrar/oC1_reg[58]/Q
                         net (fo=6, routed)           0.119     1.652    dut_implementacion/descifrar/oV1[58]
    SLICE_X3Y84                                                       r  dut_implementacion/descifrar/serial_port_out[58]_i_1/I0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.028     1.680 r  dut_implementacion/descifrar/serial_port_out[58]_i_1/O
                         net (fo=1, routed)           0.000     1.680    dut_implementacion_n_7
    SLICE_X3Y84          FDRE                                         r  serial_port_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  serial_port_out_reg[58]/C
                         clock pessimism             -0.484     1.466    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.061     1.527    serial_port_out_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/cifrar/rCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.711%)  route 0.124ns (49.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.540     1.397    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X23Y69         FDRE                                         r  dut_implementacion/cifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDRE (Prop_fdre_C_Q)         0.100     1.497 r  dut_implementacion/cifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.124     1.622    dut_implementacion/cifrar/rCount_reg__0[0]
    SLICE_X22Y69                                                      r  dut_implementacion/cifrar/rCount[1]_i_1/I0
    SLICE_X22Y69         LUT2 (Prop_lut2_I0_O)        0.028     1.650 r  dut_implementacion/cifrar/rCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.650    dut_implementacion/cifrar/p_0_in[1]
    SLICE_X22Y69         FDRE                                         r  dut_implementacion/cifrar/rCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.738     1.911    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X22Y69         FDRE                                         r  dut_implementacion/cifrar/rCount_reg[1]/C
                         clock pessimism             -0.503     1.408    
    SLICE_X22Y69         FDRE (Hold_fdre_C_D)         0.087     1.495    dut_implementacion/cifrar/rCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 iV0_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/descifrar/oC0_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.736%)  route 0.111ns (43.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.573     1.430    clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  iV0_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.118     1.548 r  iV0_reg[61]/Q
                         net (fo=2, routed)           0.111     1.660    dut_implementacion/descifrar/iV0_reg[63][61]
    SLICE_X6Y82                                                       r  dut_implementacion/descifrar/oC0[61]_i_1/I2
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.028     1.688 r  dut_implementacion/descifrar/oC0[61]_i_1/O
                         net (fo=1, routed)           0.000     1.688    dut_implementacion/descifrar/oC0[61]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.774     1.947    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[61]/C
                         clock pessimism             -0.504     1.443    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.087     1.530    dut_implementacion/descifrar/oC0_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.477%)  route 0.126ns (49.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.574     1.431    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.100     1.531 r  dut_implementacion/descifrar/oC0_reg[4]/Q
                         net (fo=5, routed)           0.126     1.657    dut_implementacion/descifrar/oV0[4]
    SLICE_X3Y67                                                       r  dut_implementacion/descifrar/serial_port_out[4]_i_1/I3
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.028     1.685 r  dut_implementacion/descifrar/serial_port_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.685    dut_implementacion_n_61
    SLICE_X3Y67          FDRE                                         r  serial_port_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.775     1.948    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  serial_port_out_reg[4]/C
                         clock pessimism             -0.484     1.464    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.061     1.525    serial_port_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.065%)  route 0.109ns (45.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.570     1.427    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.100     1.527 r  dut_implementacion/descifrar/oC0_reg[27]/Q
                         net (fo=6, routed)           0.109     1.636    dut_implementacion/descifrar/oV0[27]
    SLICE_X0Y73                                                       r  dut_implementacion/descifrar/serial_port_out[27]_i_1/I3
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.028     1.664 r  dut_implementacion/descifrar/serial_port_out[27]_i_1/O
                         net (fo=1, routed)           0.000     1.664    dut_implementacion_n_38
    SLICE_X0Y73          FDRE                                         r  serial_port_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.768     1.941    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  serial_port_out_reg[27]/C
                         clock pessimism             -0.504     1.437    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.061     1.498    serial_port_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/oC1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.116%)  route 0.113ns (46.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.573     1.430    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  dut_implementacion/cifrar/oC1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100     1.530 r  dut_implementacion/cifrar/oC1_reg[49]/Q
                         net (fo=5, routed)           0.113     1.643    dut_implementacion/descifrar/oC1[49]
    SLICE_X1Y81                                                       r  dut_implementacion/descifrar/serial_port_out[49]_i_1/I1
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.028     1.671 r  dut_implementacion/descifrar/serial_port_out[49]_i_1/O
                         net (fo=1, routed)           0.000     1.671    dut_implementacion_n_16
    SLICE_X1Y81          FDRE                                         r  serial_port_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.774     1.947    clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  serial_port_out_reg[49]/C
                         clock pessimism             -0.504     1.443    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.061     1.504    serial_port_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 iV1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dut_implementacion/descifrar/oC1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.959%)  route 0.114ns (47.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.569     1.426    clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  iV1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.100     1.526 r  iV1_reg[38]/Q
                         net (fo=2, routed)           0.114     1.640    dut_implementacion/descifrar/iV1_reg[63][38]
    SLICE_X4Y76                                                       r  dut_implementacion/descifrar/oC1[38]_i_1/I2
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.028     1.668 r  dut_implementacion/descifrar/oC1[38]_i_1/O
                         net (fo=1, routed)           0.000     1.668    dut_implementacion/descifrar/p_1_in[38]
    SLICE_X4Y76          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.767     1.940    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[38]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.061     1.497    dut_implementacion/descifrar/oC1_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         3.300       1.700      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X18Y80   iK0_reg[53]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X18Y80   iK0_reg[54]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X18Y83   iK0_reg[59]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X17Y65   iK0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X18Y83   iK0_reg[60]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X18Y83   iK0_reg[61]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X18Y83   iK0_reg[62]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X17Y65   iK0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.300       2.550      SLICE_X17Y65   iK0_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X0Y67    iV1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X0Y67    iV1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X0Y67    iV1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X0Y67    iV1_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X18Y83   iK0_reg[59]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X18Y83   iK0_reg[60]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X18Y83   iK0_reg[61]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X18Y83   iK0_reg[62]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X10Y81   iK1_reg[58]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.650       1.250      SLICE_X10Y81   iK1_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X2Y82    dut_implementacion/cifrar/oC0_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X2Y82    dut_implementacion/cifrar/oC0_reg[58]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X2Y82    dut_implementacion/cifrar/oC0_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X3Y82    dut_implementacion/cifrar/oC1_reg[56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X3Y82    dut_implementacion/cifrar/oC1_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X3Y82    dut_implementacion/cifrar/oC1_reg[58]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X3Y82    dut_implementacion/cifrar/oC1_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X8Y67    dut_implementacion/cifrar/rAux3_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X17Y67   dut_implementacion/descifrar/rAux1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.650       1.300      SLICE_X17Y67   dut_implementacion/descifrar/rAux1_reg[6]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 2.771ns (46.313%)  route 3.212ns (53.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.451     4.227    clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  serial_port_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.269     4.496 r  serial_port_out_reg[59]/Q
                         net (fo=1, routed)           3.212     7.708    serial_port_out_OBUF[59]
    A19                                                               r  serial_port_out_OBUF[59]_inst/I
    A19                  OBUF (Prop_obuf_I_O)         2.502    10.210 r  serial_port_out_OBUF[59]_inst/O
                         net (fo=0)                   0.000    10.210    serial_port_out[59]
    A19                                                               r  serial_port_out[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 2.732ns (46.074%)  route 3.198ns (53.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.393     4.169    clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  serial_port_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.269     4.438 r  serial_port_out_reg[63]/Q
                         net (fo=1, routed)           3.198     7.636    serial_port_out_OBUF[63]
    K15                                                               r  serial_port_out_OBUF[63]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         2.463    10.099 r  serial_port_out_OBUF[63]_inst/O
                         net (fo=0)                   0.000    10.099    serial_port_out[63]
    K15                                                               r  serial_port_out[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 2.767ns (47.862%)  route 3.014ns (52.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.453     4.229    clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  serial_port_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.269     4.498 r  serial_port_out_reg[60]/Q
                         net (fo=1, routed)           3.014     7.512    serial_port_out_OBUF[60]
    A18                                                               r  serial_port_out_OBUF[60]_inst/I
    A18                  OBUF (Prop_obuf_I_O)         2.498    10.010 r  serial_port_out_OBUF[60]_inst/O
                         net (fo=0)                   0.000    10.010    serial_port_out[60]
    A18                                                               r  serial_port_out[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 2.756ns (48.002%)  route 2.986ns (51.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.451     4.227    clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  serial_port_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.269     4.496 r  serial_port_out_reg[56]/Q
                         net (fo=1, routed)           2.986     7.482    serial_port_out_OBUF[56]
    C19                                                               r  serial_port_out_OBUF[56]_inst/I
    C19                  OBUF (Prop_obuf_I_O)         2.487     9.969 r  serial_port_out_OBUF[56]_inst/O
                         net (fo=0)                   0.000     9.969    serial_port_out[56]
    C19                                                               r  serial_port_out[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 2.765ns (49.118%)  route 2.864ns (50.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.454     4.230    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  serial_port_out_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.269     4.499 r  serial_port_out_reg[57]/Q
                         net (fo=1, routed)           2.864     7.363    serial_port_out_OBUF[57]
    A17                                                               r  serial_port_out_OBUF[57]_inst/I
    A17                  OBUF (Prop_obuf_I_O)         2.496     9.859 r  serial_port_out_OBUF[57]_inst/O
                         net (fo=0)                   0.000     9.859    serial_port_out[57]
    A17                                                               r  serial_port_out[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.552ns  (logic 2.754ns (49.609%)  route 2.798ns (50.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.449     4.225    clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  serial_port_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.269     4.494 r  serial_port_out_reg[51]/Q
                         net (fo=1, routed)           2.798     7.292    serial_port_out_OBUF[51]
    D16                                                               r  serial_port_out_OBUF[51]_inst/I
    D16                  OBUF (Prop_obuf_I_O)         2.485     9.777 r  serial_port_out_OBUF[51]_inst/O
                         net (fo=0)                   0.000     9.777    serial_port_out[51]
    D16                                                               r  serial_port_out[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.547ns  (logic 2.754ns (49.649%)  route 2.793ns (50.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.453     4.229    clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  serial_port_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.269     4.498 r  serial_port_out_reg[61]/Q
                         net (fo=1, routed)           2.793     7.291    serial_port_out_OBUF[61]
    B16                                                               r  serial_port_out_OBUF[61]_inst/I
    B16                  OBUF (Prop_obuf_I_O)         2.485     9.775 r  serial_port_out_OBUF[61]_inst/O
                         net (fo=0)                   0.000     9.775    serial_port_out[61]
    B16                                                               r  serial_port_out[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.504ns  (logic 2.792ns (50.726%)  route 2.712ns (49.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.454     4.230    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  serial_port_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.308     4.538 r  serial_port_out_reg[52]/Q
                         net (fo=1, routed)           2.712     7.250    serial_port_out_OBUF[52]
    D15                                                               r  serial_port_out_OBUF[52]_inst/I
    D15                  OBUF (Prop_obuf_I_O)         2.484     9.734 r  serial_port_out_OBUF[52]_inst/O
                         net (fo=0)                   0.000     9.734    serial_port_out[52]
    D15                                                               r  serial_port_out[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.479ns  (logic 2.764ns (50.454%)  route 2.714ns (49.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.453     4.229    clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  serial_port_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.269     4.498 r  serial_port_out_reg[55]/Q
                         net (fo=1, routed)           2.714     7.212    serial_port_out_OBUF[55]
    B19                                                               r  serial_port_out_OBUF[55]_inst/I
    B19                  OBUF (Prop_obuf_I_O)         2.495     9.708 r  serial_port_out_OBUF[55]_inst/O
                         net (fo=0)                   0.000     9.708    serial_port_out[55]
    B19                                                               r  serial_port_out[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.474ns  (logic 2.763ns (50.474%)  route 2.711ns (49.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.454     4.230    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  serial_port_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.269     4.499 r  serial_port_out_reg[58]/Q
                         net (fo=1, routed)           2.711     7.210    serial_port_out_OBUF[58]
    B17                                                               r  serial_port_out_OBUF[58]_inst/I
    B17                  OBUF (Prop_obuf_I_O)         2.494     9.704 r  serial_port_out_OBUF[58]_inst/O
                         net (fo=0)                   0.000     9.704    serial_port_out[58]
    B17                                                               r  serial_port_out[58] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.440ns (82.282%)  route 0.310ns (17.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.575     1.432    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           0.310     1.842    serial_port_out_OBUF[1]
    G25                                                               r  serial_port_out_OBUF[1]_inst/I
    G25                  OBUF (Prop_obuf_I_O)         1.340     3.182 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.182    serial_port_out[1]
    G25                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.430ns (80.736%)  route 0.341ns (19.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.573     1.430    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.100     1.530 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           0.341     1.871    serial_port_out_OBUF[7]
    G22                                                               r  serial_port_out_OBUF[7]_inst/I
    G22                  OBUF (Prop_obuf_I_O)         1.330     3.201 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.201    serial_port_out[7]
    G22                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.439ns (80.263%)  route 0.354ns (19.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.575     1.432    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  serial_port_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  serial_port_out_reg[0]/Q
                         net (fo=1, routed)           0.354     1.886    serial_port_out_OBUF[0]
    G26                                                               r  serial_port_out_OBUF[0]_inst/I
    G26                  OBUF (Prop_obuf_I_O)         1.339     3.225 r  serial_port_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.225    serial_port_out[0]
    G26                                                               r  serial_port_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.433ns (79.544%)  route 0.368ns (20.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.573     1.430    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.100     1.530 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           0.368     1.899    serial_port_out_OBUF[6]
    F23                                                               r  serial_port_out_OBUF[6]_inst/I
    F23                  OBUF (Prop_obuf_I_O)         1.333     3.232 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.232    serial_port_out[6]
    F23                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.436ns (78.865%)  route 0.385ns (21.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.575     1.432    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           0.385     1.917    serial_port_out_OBUF[4]
    F24                                                               r  serial_port_out_OBUF[4]_inst/I
    F24                  OBUF (Prop_obuf_I_O)         1.336     3.254 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.254    serial_port_out[4]
    F24                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.481ns (80.528%)  route 0.358ns (19.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.575     1.432    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.118     1.550 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           0.358     1.908    serial_port_out_OBUF[2]
    D25                                                               r  serial_port_out_OBUF[2]_inst/I
    D25                  OBUF (Prop_obuf_I_O)         1.363     3.272 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.272    serial_port_out[2]
    D25                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.460ns (79.322%)  route 0.381ns (20.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.575     1.432    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           0.381     1.913    serial_port_out_OBUF[3]
    E25                                                               r  serial_port_out_OBUF[3]_inst/I
    E25                  OBUF (Prop_obuf_I_O)         1.360     3.273 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.273    serial_port_out[3]
    E25                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.436ns (77.891%)  route 0.408ns (22.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.576     1.433    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.100     1.533 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           0.408     1.941    serial_port_out_OBUF[5]
    G24                                                               r  serial_port_out_OBUF[5]_inst/I
    G24                  OBUF (Prop_obuf_I_O)         1.336     3.277 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.277    serial_port_out[5]
    G24                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.438ns (77.090%)  route 0.427ns (22.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.575     1.432    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  serial_port_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  serial_port_out_reg[8]/Q
                         net (fo=1, routed)           0.427     1.960    serial_port_out_OBUF[8]
    E23                                                               r  serial_port_out_OBUF[8]_inst/I
    E23                  OBUF (Prop_obuf_I_O)         1.338     3.297 r  serial_port_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.297    serial_port_out[8]
    E23                                                               r  serial_port_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            serial_port_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.446ns (76.089%)  route 0.454ns (23.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.571     1.428    clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  serial_port_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.100     1.528 r  serial_port_out_reg[12]/Q
                         net (fo=1, routed)           0.454     1.983    serial_port_out_OBUF[12]
    C21                                                               r  serial_port_out_OBUF[12]_inst/I
    C21                  OBUF (Prop_obuf_I_O)         1.346     3.329 r  serial_port_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.329    serial_port_out[12]
    C21                                                               r  serial_port_out[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1432 Endpoints
Min Delay          1432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 0.955ns (16.979%)  route 4.668ns (83.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.572     4.474    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y84                                                       r  dut_implementacion/descifrar/oC1[63]_i_1/I0
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.053     4.527 r  dut_implementacion/descifrar/oC1[63]_i_1/O
                         net (fo=64, routed)          1.096     5.623    dut_implementacion/descifrar/oC1[63]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.343     3.950    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 0.955ns (16.979%)  route 4.668ns (83.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.572     4.474    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y84                                                       r  dut_implementacion/descifrar/oC1[63]_i_1/I0
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.053     4.527 r  dut_implementacion/descifrar/oC1[63]_i_1/O
                         net (fo=64, routed)          1.096     5.623    dut_implementacion/descifrar/oC1[63]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.343     3.950    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 0.955ns (16.979%)  route 4.668ns (83.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.572     4.474    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y84                                                       r  dut_implementacion/descifrar/oC1[63]_i_1/I0
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.053     4.527 r  dut_implementacion/descifrar/oC1[63]_i_1/O
                         net (fo=64, routed)          1.096     5.623    dut_implementacion/descifrar/oC1[63]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.343     3.950    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 0.955ns (17.299%)  route 4.564ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.586     4.487    dut_implementacion/descifrar/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/descifrar/oC0[63]_i_1/I0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.053     4.540 r  dut_implementacion/descifrar/oC0[63]_i_1/O
                         net (fo=64, routed)          0.979     5.519    dut_implementacion/descifrar/oC0[63]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.342     3.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 0.955ns (17.299%)  route 4.564ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.586     4.487    dut_implementacion/descifrar/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/descifrar/oC0[63]_i_1/I0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.053     4.540 r  dut_implementacion/descifrar/oC0[63]_i_1/O
                         net (fo=64, routed)          0.979     5.519    dut_implementacion/descifrar/oC0[63]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.342     3.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 0.955ns (17.299%)  route 4.564ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.586     4.487    dut_implementacion/descifrar/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/descifrar/oC0[63]_i_1/I0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.053     4.540 r  dut_implementacion/descifrar/oC0[63]_i_1/O
                         net (fo=64, routed)          0.979     5.519    dut_implementacion/descifrar/oC0[63]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.342     3.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 0.955ns (17.299%)  route 4.564ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.586     4.487    dut_implementacion/descifrar/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/descifrar/oC0[63]_i_1/I0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.053     4.540 r  dut_implementacion/descifrar/oC0[63]_i_1/O
                         net (fo=64, routed)          0.979     5.519    dut_implementacion/descifrar/oC0[63]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.342     3.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 0.955ns (17.308%)  route 4.561ns (82.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.586     4.487    dut_implementacion/descifrar/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/descifrar/oC0[63]_i_1/I0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.053     4.540 r  dut_implementacion/descifrar/oC0[63]_i_1/O
                         net (fo=64, routed)          0.976     5.516    dut_implementacion/descifrar/oC0[63]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.339     3.946    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 0.955ns (17.308%)  route 4.561ns (82.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.586     4.487    dut_implementacion/descifrar/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/descifrar/oC0[63]_i_1/I0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.053     4.540 r  dut_implementacion/descifrar/oC0[63]_i_1/O
                         net (fo=64, routed)          0.976     5.516    dut_implementacion/descifrar/oC0[63]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.339     3.946    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 0.955ns (17.308%)  route 4.561ns (82.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=392, routed)         3.586     4.487    dut_implementacion/descifrar/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/descifrar/oC0[63]_i_1/I0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.053     4.540 r  dut_implementacion/descifrar/oC0[63]_i_1/O
                         net (fo=64, routed)          0.976     5.516    dut_implementacion/descifrar/oC0[63]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        1.339     3.946    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.193ns (33.192%)  route 0.389ns (66.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rst_IBUF_inst/O
                         net (fo=392, routed)         0.389     0.554    dut_implementacion/descifrar/rst_IBUF
    SLICE_X3Y66                                                       r  dut_implementacion/descifrar/oC1[2]_i_1/I0
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.028     0.582 r  dut_implementacion/descifrar/oC1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.582    dut_implementacion/descifrar/p_1_in[2]
    SLICE_X3Y66          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.776     1.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.193ns (33.022%)  route 0.392ns (66.978%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                                                               r  rst_IBUF_inst/I
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rst_IBUF_inst/O
                         net (fo=392, routed)         0.392     0.557    dut_implementacion/descifrar/rst_IBUF
    SLICE_X2Y66                                                       r  dut_implementacion/descifrar/oC0[12]_i_1/I0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.028     0.585 r  dut_implementacion/descifrar/oC0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.585    dut_implementacion/descifrar/oC0[12]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.776     1.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[12]/C

Slack:                    inf
  Source:                 serial_port_in[49]
                            (input port)
  Destination:            iV0_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.054ns (8.308%)  route 0.597ns (91.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  serial_port_in[49] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[49]
    N16                                                               r  serial_port_in_IBUF[49]_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 r  serial_port_in_IBUF[49]_inst/O
                         net (fo=6, routed)           0.597     0.651    serial_port_in_IBUF[49]
    SLICE_X1Y80          FDRE                                         r  iV0_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.773     1.946    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  iV0_reg[49]/C

Slack:                    inf
  Source:                 serial_port_in[51]
                            (input port)
  Destination:            iV0_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.130ns (19.309%)  route 0.541ns (80.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  serial_port_in[51] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[51]
    J23                                                               r  serial_port_in_IBUF[51]_inst/I
    J23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  serial_port_in_IBUF[51]_inst/O
                         net (fo=6, routed)           0.541     0.671    serial_port_in_IBUF[51]
    SLICE_X1Y80          FDRE                                         r  iV0_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.773     1.946    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  iV0_reg[51]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.193ns (28.676%)  route 0.479ns (71.324%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E26                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    E26                                                               r  iStartDecipher_IBUF_inst/I
    E26                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  iStartDecipher_IBUF_inst/O
                         net (fo=131, routed)         0.479     0.644    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X7Y65                                                       r  dut_implementacion/descifrar/oC1[5]_i_1/I1
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.028     0.672 r  dut_implementacion/descifrar/oC1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.672    dut_implementacion/descifrar/p_1_in[5]
    SLICE_X7Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.776     1.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[5]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.193ns (28.633%)  route 0.480ns (71.367%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E26                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    E26                                                               r  iStartDecipher_IBUF_inst/I
    E26                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  iStartDecipher_IBUF_inst/O
                         net (fo=131, routed)         0.480     0.645    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X7Y65                                                       r  dut_implementacion/descifrar/oC1[10]_i_1/I1
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.028     0.673 r  dut_implementacion/descifrar/oC1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.673    dut_implementacion/descifrar/p_1_in[10]
    SLICE_X7Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.776     1.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[10]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.193ns (28.506%)  route 0.483ns (71.494%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E26                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    E26                                                               r  iStartDecipher_IBUF_inst/I
    E26                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  iStartDecipher_IBUF_inst/O
                         net (fo=131, routed)         0.483     0.648    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X6Y65                                                       r  dut_implementacion/descifrar/oC1[1]_i_1/I1
    SLICE_X6Y65          LUT4 (Prop_lut4_I1_O)        0.028     0.676 r  dut_implementacion/descifrar/oC1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.676    dut_implementacion/descifrar/p_1_in[1]
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.776     1.949    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/oC0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.219ns (30.923%)  route 0.489ns (69.077%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J26                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    J26                                                               r  iStartCipher_IBUF_inst/I
    J26                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  iStartCipher_IBUF_inst/O
                         net (fo=257, routed)         0.489     0.633    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X2Y68                                                       r  dut_implementacion/cifrar/oC0[0]_i_9/I0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.028     0.661 r  dut_implementacion/cifrar/oC0[0]_i_9/O
                         net (fo=1, routed)           0.000     0.661    dut_implementacion/cifrar/oC0[0]_i_9_n_0
    SLICE_X2Y68                                                       r  dut_implementacion/cifrar/oC0_reg[0]_i_2/S[1]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.708 r  dut_implementacion/cifrar/oC0_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.708    dut_implementacion/cifrar/oC0_reg[0]_i_2_n_6
    SLICE_X2Y68          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.774     1.947    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[1]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/oC0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.222ns (31.302%)  route 0.487ns (68.698%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J26                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    J26                                                               r  iStartCipher_IBUF_inst/I
    J26                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  iStartCipher_IBUF_inst/O
                         net (fo=257, routed)         0.487     0.631    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X2Y68                                                       r  dut_implementacion/cifrar/oC0[0]_i_10/I0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.028     0.659 r  dut_implementacion/cifrar/oC0[0]_i_10/O
                         net (fo=1, routed)           0.000     0.659    dut_implementacion/cifrar/oC0[0]_i_10_n_0
    SLICE_X2Y68                                                       r  dut_implementacion/cifrar/oC0_reg[0]_i_2/S[0]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.709 r  dut_implementacion/cifrar/oC0_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.709    dut_implementacion/cifrar/oC0_reg[0]_i_2_n_7
    SLICE_X2Y68          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.774     1.947    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[0]/C

Slack:                    inf
  Source:                 serial_port_in[49]
                            (input port)
  Destination:            iV1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.054ns (7.615%)  route 0.656ns (92.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  serial_port_in[49] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[49]
    N16                                                               r  serial_port_in_IBUF[49]_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 r  serial_port_in_IBUF[49]_inst/O
                         net (fo=6, routed)           0.656     0.710    serial_port_in_IBUF[49]
    SLICE_X0Y81          FDRE                                         r  iV1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1240, routed)        0.774     1.947    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  iV1_reg[49]/C





