Reading timing models for corner nom_ff_n40C_5v50…
Reading cell library for the 'nom_ff_n40C_5v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/51-openroad-fillinsertion/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_ff_n40C_5v50' corner at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/53-openroad-rcx/nom/pll_top.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109785    0.001764    0.561523 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003681    0.066969    0.407409    0.968932 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.066969    0.000038    0.968970 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002811    0.066076    0.155212    1.124182 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.066076    0.000027    1.124209 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.124209   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109788    0.001927    0.561687 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.811687   clock uncertainty
                                  0.000000    0.811687   clock reconvergence pessimism
                                  0.071893    0.883579   library hold time
                                              0.883579   data required time
---------------------------------------------------------------------------------------------
                                              0.883579   data required time
                                             -1.124209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240630   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103127    0.001072    0.556447 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003711    0.067127    0.406248    0.962695 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.067127    0.000039    0.962734 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002825    0.066154    0.155331    1.118065 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.066154    0.000027    1.118092 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.118092   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.001012    0.556387 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806387   clock uncertainty
                                  0.000000    0.806387   clock reconvergence pessimism
                                  0.070486    0.876873   library hold time
                                              0.876873   data required time
---------------------------------------------------------------------------------------------
                                              0.876873   data required time
                                             -1.118092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241219   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000939    0.556314 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011041    0.153741    0.491760    1.048075 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.153741    0.000132    1.048207 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003647    0.084261    0.069385    1.117591 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.084261    0.000038    1.117629 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.117629   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000917    0.556293 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806293   clock uncertainty
                                  0.000000    0.806293   clock reconvergence pessimism
                                  0.065812    0.872105   library hold time
                                              0.872105   data required time
---------------------------------------------------------------------------------------------
                                              0.872105   data required time
                                             -1.117629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245524   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.001012    0.556387 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012140    0.114800    0.447044    1.003431 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.114800    0.000147    1.003579 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003130    0.067676    0.170704    1.174283 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.067676    0.000031    1.174314 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.174314   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103124    0.000642    0.556017 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806017   clock uncertainty
                                  0.000000    0.806017   clock reconvergence pessimism
                                  0.070092    0.876110   library hold time
                                              0.876110   data required time
---------------------------------------------------------------------------------------------
                                              0.876110   data required time
                                             -1.174314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298204   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109776    0.000651    0.560410 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010120    0.144367    0.487489    1.047898 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.144367    0.000073    1.047972 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010636    0.139081    0.111292    1.159263 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.139081    0.000183    1.159447 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.159447   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000325    0.556557 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806557   clock uncertainty
                                  0.000000    0.806557   clock reconvergence pessimism
                                  0.050039    0.856596   library hold time
                                              0.856596   data required time
---------------------------------------------------------------------------------------------
                                              0.856596   data required time
                                             -1.159447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302851   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109784    0.001611    0.561370 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014947    0.130566    0.460638    1.022008 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.130566    0.000374    1.022383 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005072    0.106746    0.098786    1.121169 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.106746    0.000093    1.121263 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003183    0.071940    0.065620    1.186882 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.071940    0.000033    1.186915 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.186915   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109776    0.000651    0.560410 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810410   clock uncertainty
                                  0.000000    0.810410   clock reconvergence pessimism
                                  0.070371    0.880780   library hold time
                                              0.880780   data required time
---------------------------------------------------------------------------------------------
                                              0.880780   data required time
                                             -1.186915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306135   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115878    0.001109    0.564643 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011013    0.108409    0.444573    1.009216 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.108409    0.000247    1.009463 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005941    0.111082    0.098782    1.108245 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.111082    0.000068    1.108313 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002819    0.100907    0.082381    1.190694 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.100907    0.000027    1.190721 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.190721   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115878    0.001109    0.564643 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.814643   clock uncertainty
                                  0.000000    0.814643   clock reconvergence pessimism
                                  0.064069    0.878713   library hold time
                                              0.878713   data required time
---------------------------------------------------------------------------------------------
                                              0.878713   data required time
                                             -1.190721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312009   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000828    0.560587 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012068    0.114387    0.448033    1.008620 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.114387    0.000200    1.008820 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010060    0.139053    0.112328    1.121148 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.139053    0.000089    1.121237 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004306    0.090709    0.075137    1.196374 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.090709    0.000086    1.196460 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.196460   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000828    0.560587 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810587   clock uncertainty
                                  0.000000    0.810587   clock reconvergence pessimism
                                  0.065507    0.876094   library hold time
                                              0.876094   data required time
---------------------------------------------------------------------------------------------
                                              0.876094   data required time
                                             -1.196460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320366   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109788    0.001927    0.561687 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004507    0.071544    0.411719    0.973405 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.071544    0.000043    0.973449 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015209    0.189762    0.133323    1.106771 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.189762    0.000112    1.106883 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003154    0.107990    0.086097    1.192980 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.107990    0.000056    1.193036 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.193036   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103124    0.000668    0.556044 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806044   clock uncertainty
                                  0.000000    0.806044   clock reconvergence pessimism
                                  0.059305    0.865349   library hold time
                                              0.865349   data required time
---------------------------------------------------------------------------------------------
                                              0.865349   data required time
                                             -1.193036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327687   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000370    0.556602 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009503    0.099981    0.435772    0.992374 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.099981    0.000088    0.992462 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005211    0.177134    0.139287    1.131749 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.177134    0.000056    1.131805 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003688    0.081687    0.088296    1.220101 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.081687    0.000070    1.220170 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.220170   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115884    0.001757    0.565292 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.815292   clock uncertainty
                                  0.000000    0.815292   clock reconvergence pessimism
                                  0.069101    0.884392   library hold time
                                              0.884392   data required time
---------------------------------------------------------------------------------------------
                                              0.884392   data required time
                                             -1.220170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335778   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000489    0.555527 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020563    0.163044    0.483719    1.039246 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.163045    0.000250    1.039496 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005221    0.104154    0.092264    1.131760 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.104154    0.000098    1.131859 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003488    0.092229    0.081658    1.213517 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.092229    0.000065    1.213582 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.213582   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000489    0.555527 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805527   clock uncertainty
                                  0.000000    0.805527   clock reconvergence pessimism
                                  0.063900    0.869427   library hold time
                                              0.869427   data required time
---------------------------------------------------------------------------------------------
                                              0.869427   data required time
                                             -1.213582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344155   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000789    0.554639 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019803    0.158598    0.480078    1.034717 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.158598    0.000321    1.035038 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005321    0.134908    0.122405    1.157443 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.134908    0.000057    1.157500 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003563    0.079202    0.065025    1.222526 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.079202    0.000068    1.222594 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.222594   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000789    0.554639 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804639   clock uncertainty
                                  0.000000    0.804639   clock reconvergence pessimism
                                  0.066699    0.871339   library hold time
                                              0.871339   data required time
---------------------------------------------------------------------------------------------
                                              0.871339   data required time
                                             -1.222594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351255   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109788    0.001967    0.561726 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012256    0.115450    0.448881    1.010607 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.115450    0.000195    1.010801 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004539    0.153054    0.116790    1.127592 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.153054    0.000047    1.127638 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002969    0.110611    0.096858    1.224496 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.110611    0.000030    1.224526 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.224526   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109788    0.001967    0.561726 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.811726   clock uncertainty
                                  0.000000    0.811726   clock reconvergence pessimism
                                  0.059837    0.871563   library hold time
                                              0.871563   data required time
---------------------------------------------------------------------------------------------
                                              0.871563   data required time
                                             -1.224526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352963   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001259    0.560429 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016076    0.136937    0.465730    1.026159 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.136939    0.000291    1.026450 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005247    0.164370    0.132816    1.159265 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.164370    0.000056    1.159321 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004008    0.086681    0.072457    1.231778 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.086681    0.000077    1.231855 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.231855   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001259    0.560429 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810429   clock uncertainty
                                  0.000000    0.810429   clock reconvergence pessimism
                                  0.066657    0.877087   library hold time
                                              0.877087   data required time
---------------------------------------------------------------------------------------------
                                              0.877087   data required time
                                             -1.231855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354768   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000660    0.554510 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012068    0.114403    0.446340    1.000851 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.114403    0.000185    1.001035 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005474    0.107558    0.097212    1.098247 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.107558    0.000106    1.098353 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004414    0.136050    0.112490    1.210843 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.136050    0.000089    1.210932 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.210932   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000660    0.554510 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804510   clock uncertainty
                                  0.000000    0.804510   clock reconvergence pessimism
                                  0.050267    0.854778   library hold time
                                              0.854778   data required time
---------------------------------------------------------------------------------------------
                                              0.854778   data required time
                                             -1.210932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356155   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001282    0.560453 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014705    0.129239    0.459802    1.020255 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.129239    0.000172    1.020427 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005195    0.107684    0.099290    1.119717 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.107684    0.000097    1.119814 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003193    0.121107    0.105075    1.224889 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.121107    0.000033    1.224922 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.224922   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001282    0.560453 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810453   clock uncertainty
                                  0.000000    0.810453   clock reconvergence pessimism
                                  0.056696    0.867149   library hold time
                                              0.867149   data required time
---------------------------------------------------------------------------------------------
                                              0.867149   data required time
                                             -1.224922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357773   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000371    0.558607 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008545    0.094607    0.431926    0.990533 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.094607    0.000089    0.990622 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.034226    0.203042    0.147258    1.137880 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.203045    0.000435    1.138315 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003887    0.097269    0.095492    1.233806 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.097269    0.000073    1.233879 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.233879   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000371    0.558607 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808607   clock uncertainty
                                  0.000000    0.808607   clock reconvergence pessimism
                                  0.063166    0.871773   library hold time
                                              0.871773   data required time
---------------------------------------------------------------------------------------------
                                              0.871773   data required time
                                             -1.233879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362106   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109779    0.001151    0.560910 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013898    0.124676    0.456063    1.016972 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.124676    0.000262    1.017235 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004904    0.175175    0.133031    1.150265 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.175175    0.000050    1.150316 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003511    0.106602    0.086819    1.237134 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.106602    0.000038    1.237173 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.237173   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109779    0.001151    0.560910 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810910   clock uncertainty
                                  0.000000    0.810910   clock reconvergence pessimism
                                  0.061074    0.871984   library hold time
                                              0.871984   data required time
---------------------------------------------------------------------------------------------
                                              0.871984   data required time
                                             -1.237173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365189   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001314    0.560484 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018857    0.153025    0.478011    1.038496 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.153025    0.000261    1.038756 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006336    0.123154    0.113907    1.152664 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.123154    0.000133    1.152797 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003065    0.105753    0.084939    1.237736 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.105753    0.000029    1.237765 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.237765   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001314    0.560484 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810484   clock uncertainty
                                  0.000000    0.810484   clock reconvergence pessimism
                                  0.061442    0.871926   library hold time
                                              0.871926   data required time
---------------------------------------------------------------------------------------------
                                              0.871926   data required time
                                             -1.237765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365839   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104415    0.000707    0.555426 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025736    0.193640    0.504994    1.060420 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.193641    0.000215    1.060635 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005307    0.121233    0.117455    1.178090 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.121233    0.000055    1.178146 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003313    0.078271    0.063793    1.241938 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.078271    0.000060    1.241998 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.241998   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104415    0.000707    0.555426 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805426   clock uncertainty
                                  0.000000    0.805426   clock reconvergence pessimism
                                  0.067624    0.873050   library hold time
                                              0.873050   data required time
---------------------------------------------------------------------------------------------
                                              0.873050   data required time
                                             -1.241998   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368948   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000557    0.562753 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019277    0.155530    0.480671    1.043425 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.155530    0.000233    1.043658 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007094    0.164719    0.138695    1.182353 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.164719    0.000156    1.182508 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003989    0.088120    0.068756    1.251264 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.088120    0.000073    1.251337 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.251337   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000557    0.562753 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.812754   clock uncertainty
                                  0.000000    0.812754   clock reconvergence pessimism
                                  0.067138    0.879892   library hold time
                                              0.879892   data required time
---------------------------------------------------------------------------------------------
                                              0.879892   data required time
                                             -1.251337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371445   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102526    0.001206    0.554510 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027836    0.206102    0.512969    1.067479 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.206103    0.000328    1.067807 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006698    0.125886    0.113406    1.181213 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.125886    0.000140    1.181352 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003068    0.078315    0.065795    1.247147 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.078315    0.000031    1.247178 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.247178   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102526    0.001206    0.554510 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804510   clock uncertainty
                                  0.000000    0.804510   clock reconvergence pessimism
                                  0.067223    0.871733   library hold time
                                              0.871733   data required time
---------------------------------------------------------------------------------------------
                                              0.871733   data required time
                                             -1.247178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375444   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000371    0.557160 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023233    0.178765    0.494724    1.051884 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.178765    0.000274    1.052158 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005124    0.122527    0.127169    1.179326 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.122527    0.000051    1.179378 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004534    0.084373    0.070507    1.249885 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.084373    0.000088    1.249972 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.249972   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000371    0.557160 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807160   clock uncertainty
                                  0.000000    0.807160   clock reconvergence pessimism
                                  0.066083    0.873243   library hold time
                                              0.873243   data required time
---------------------------------------------------------------------------------------------
                                              0.873243   data required time
                                             -1.249972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376729   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000716    0.556948 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014217    0.126483    0.456492    1.013440 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.126483    0.000215    1.013655 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005244    0.168314    0.133166    1.146821 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.168314    0.000063    1.146883 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003432    0.090349    0.102504    1.249387 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.090349    0.000065    1.249452 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.249452   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000716    0.556948 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806948   clock uncertainty
                                  0.000000    0.806948   clock reconvergence pessimism
                                  0.064558    0.871506   library hold time
                                              0.871506   data required time
---------------------------------------------------------------------------------------------
                                              0.871506   data required time
                                             -1.249452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377946   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000695    0.551005 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027886    0.206405    0.512344    1.063349 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.206405    0.000209    1.063558 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005062    0.112041    0.100849    1.164407 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.112041    0.000095    1.164502 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002924    0.090165    0.078984    1.243486 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.090165    0.000029    1.243515 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.243515   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000695    0.551005 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801005   clock uncertainty
                                  0.000000    0.801005   clock reconvergence pessimism
                                  0.063313    0.864317   library hold time
                                              0.864317   data required time
---------------------------------------------------------------------------------------------
                                              0.864317   data required time
                                             -1.243515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379198   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109784    0.001611    0.561370 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014947    0.130566    0.460638    1.022008 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.130566    0.000337    1.022345 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005009    0.162759    0.126223    1.148568 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.162759    0.000100    1.148667 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003504    0.117944    0.102249    1.250916 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.117944    0.000066    1.250982 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.250982   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109784    0.001611    0.561370 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.811370   clock uncertainty
                                  0.000000    0.811370   clock reconvergence pessimism
                                  0.057571    0.868941   library hold time
                                              0.868941   data required time
---------------------------------------------------------------------------------------------
                                              0.868941   data required time
                                             -1.250982   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382041   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000677    0.554096 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022737    0.175831    0.492191    1.046287 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.175831    0.000204    1.046491 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005303    0.117758    0.112626    1.159117 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.117758    0.000060    1.159177 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003366    0.108035    0.086870    1.246047 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.108035    0.000062    1.246109 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.246109   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000677    0.554096 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804096   clock uncertainty
                                  0.000000    0.804096   clock reconvergence pessimism
                                  0.059076    0.863171   library hold time
                                              0.863171   data required time
---------------------------------------------------------------------------------------------
                                              0.863171   data required time
                                             -1.246109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382938   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000719    0.554569 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023899    0.182694    0.496687    1.051256 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.182694    0.000202    1.051458 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006300    0.146604    0.136489    1.187947 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.146604    0.000179    1.188127 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004059    0.085217    0.068517    1.256643 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.085217    0.000079    1.256723 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.256723   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000719    0.554569 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804569   clock uncertainty
                                  0.000000    0.804569   clock reconvergence pessimism
                                  0.065149    0.869718   library hold time
                                              0.869718   data required time
---------------------------------------------------------------------------------------------
                                              0.869718   data required time
                                             -1.256723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387005   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115884    0.001753    0.565287 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024064    0.183702    0.500441    1.065728 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.183702    0.000208    1.065936 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005119    0.143271    0.130593    1.196530 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.143271    0.000051    1.196580 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004758    0.089915    0.072746    1.269326 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.089915    0.000101    1.269427 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.269427   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115884    0.001753    0.565287 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.815287   clock uncertainty
                                  0.000000    0.815287   clock reconvergence pessimism
                                  0.066960    0.882247   library hold time
                                              0.882247   data required time
---------------------------------------------------------------------------------------------
                                              0.882247   data required time
                                             -1.269427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387179   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000651    0.555689 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026075    0.195611    0.506085    1.061774 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.195612    0.000312    1.062086 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005405    0.148450    0.136546    1.198631 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.148450    0.000059    1.198690 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003059    0.077988    0.062331    1.261021 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.077988    0.000031    1.261052 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.261052   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000651    0.555689 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805689   clock uncertainty
                                  0.000000    0.805689   clock reconvergence pessimism
                                  0.067577    0.873266   library hold time
                                              0.873266   data required time
---------------------------------------------------------------------------------------------
                                              0.873266   data required time
                                             -1.261052   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387786   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000636    0.558871 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025143    0.190059    0.502823    1.061694 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.190061    0.000364    1.062058 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.114219    0.111211    1.173269 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.114219    0.000085    1.173353 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003148    0.101827    0.087280    1.260634 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.101827    0.000032    1.260666 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.260666   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000636    0.558871 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808871   clock uncertainty
                                  0.000000    0.808871   clock reconvergence pessimism
                                  0.061911    0.870782   library hold time
                                              0.870782   data required time
---------------------------------------------------------------------------------------------
                                              0.870782   data required time
                                             -1.260666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389883   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000577    0.555296 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019620    0.157535    0.480031    1.035327 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.157535    0.000248    1.035575 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005458    0.115673    0.108813    1.144388 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.115673    0.000059    1.144447 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003192    0.123736    0.105620    1.250067 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.123736    0.000033    1.250100 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.250100   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000577    0.555296 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805296   clock uncertainty
                                  0.000000    0.805296   clock reconvergence pessimism
                                  0.054714    0.860010   library hold time
                                              0.860010   data required time
---------------------------------------------------------------------------------------------
                                              0.860010   data required time
                                             -1.250100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390090   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109776    0.000651    0.560410 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010120    0.144367    0.487489    1.047898 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.144367    0.000073    1.047972 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010636    0.139081    0.111292    1.159263 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.139081    0.000193    1.159456 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003450    0.083872    0.074679    1.234136 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.083872    0.000036    1.234172 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.234172   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000434    0.556666 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806666   clock uncertainty
                                  0.000000    0.806666   clock reconvergence pessimism
                                  0.036936    0.843602   library hold time
                                              0.843602   data required time
---------------------------------------------------------------------------------------------
                                              0.843602   data required time
                                             -1.234172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390570   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000741    0.551050 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025385    0.191452    0.501982    1.053033 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.191454    0.000369    1.053402 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004855    0.116709    0.113422    1.166824 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.116709    0.000091    1.166915 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003194    0.105991    0.085518    1.252433 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.105991    0.000058    1.252491 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.252491   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000741    0.551050 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801050   clock uncertainty
                                  0.000000    0.801050   clock reconvergence pessimism
                                  0.058975    0.860025   library hold time
                                              0.860025   data required time
---------------------------------------------------------------------------------------------
                                              0.860025   data required time
                                             -1.252491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392466   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114475    0.001134    0.563331 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023101    0.177982    0.496179    1.059510 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.177982    0.000168    1.059678 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005129    0.116566    0.111906    1.171585 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.116566    0.000057    1.171642 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004247    0.117337    0.093405    1.265047 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.117337    0.000083    1.265130 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.265130   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114475    0.001134    0.563331 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.813331   clock uncertainty
                                  0.000000    0.813331   clock reconvergence pessimism
                                  0.058696    0.872027   library hold time
                                              0.872027   data required time
---------------------------------------------------------------------------------------------
                                              0.872027   data required time
                                             -1.265130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393104   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000650    0.555369 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019282    0.155591    0.478730    1.034098 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.155591    0.000124    1.034222 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005773    0.118283    0.110567    1.144789 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.118283    0.000063    1.144852 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003677    0.127776    0.108445    1.253297 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.127776    0.000068    1.253365 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.253365   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000650    0.555369 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805369   clock uncertainty
                                  0.000000    0.805369   clock reconvergence pessimism
                                  0.053470    0.858838   library hold time
                                              0.858838   data required time
---------------------------------------------------------------------------------------------
                                              0.858838   data required time
                                             -1.253365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394527   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104587    0.001183    0.555991 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019901    0.159170    0.481185    1.037177 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.159170    0.000240    1.037417 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005881    0.119981    0.112338    1.149755 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.119981    0.000066    1.149821 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003704    0.128263    0.108670    1.258491 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.128263    0.000071    1.258562 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.258562   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104587    0.001183    0.555991 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805992   clock uncertainty
                                  0.000000    0.805992   clock reconvergence pessimism
                                  0.053354    0.859345   library hold time
                                              0.859345   data required time
---------------------------------------------------------------------------------------------
                                              0.859345   data required time
                                             -1.258562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399217   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103124    0.000668    0.556044 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010478    0.105448    0.439758    0.995802 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.105448    0.000098    0.995900 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005388    0.207973    0.157475    1.153374 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.207973    0.000102    1.153477 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002915    0.128742    0.106079    1.259556 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.128742    0.000028    1.259584 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.259584   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103124    0.000627    0.556003 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806003   clock uncertainty
                                  0.000000    0.806003   clock reconvergence pessimism
                                  0.052917    0.858919   library hold time
                                              0.858919   data required time
---------------------------------------------------------------------------------------------
                                              0.858919   data required time
                                             -1.259584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400665   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000306    0.558541 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028718    0.211354    0.517303    1.075844 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.211355    0.000320    1.076164 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005724    0.134826    0.141268    1.217432 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.134826    0.000112    1.217545 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002941    0.074401    0.061196    1.278741 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.074401    0.000029    1.278770 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.278770   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000306    0.558541 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808541   clock uncertainty
                                  0.000000    0.808541   clock reconvergence pessimism
                                  0.069081    0.877622   library hold time
                                              0.877622   data required time
---------------------------------------------------------------------------------------------
                                              0.877622   data required time
                                             -1.278770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401148   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000375    0.553794 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026888    0.200466    0.509083    1.062877 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.200466    0.000166    1.063042 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005744    0.153240    0.140898    1.203941 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.153240    0.000109    1.204050 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003924    0.085458    0.067929    1.271980 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.085458    0.000043    1.272023 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.272023   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000375    0.553794 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.803794   clock uncertainty
                                  0.000000    0.803794   clock reconvergence pessimism
                                  0.065284    0.869077   library hold time
                                              0.869077   data required time
---------------------------------------------------------------------------------------------
                                              0.869077   data required time
                                             -1.272023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402946   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000583    0.564118 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.045238    0.182095    0.532375    1.096493 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.182097    0.000362    1.096855 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005372    0.146130    0.132277    1.229132 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.146130    0.000105    1.229237 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003567    0.081397    0.065432    1.294670 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.081397    0.000066    1.294736 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              1.294736   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000583    0.564118 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    0.814118   clock uncertainty
                                  0.000000    0.814118   clock reconvergence pessimism
                                  0.077011    0.891129   library hold time
                                              0.891129   data required time
---------------------------------------------------------------------------------------------
                                              0.891129   data required time
                                             -1.294736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403607   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000770    0.557002 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019773    0.158412    0.480666    1.037668 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.158412    0.000306    1.037974 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006917    0.194192    0.166889    1.204864 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.194192    0.000147    1.205011 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002860    0.085058    0.071850    1.276861 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.085058    0.000027    1.276888 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.276888   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000730    0.556962 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806962   clock uncertainty
                                  0.000000    0.806962   clock reconvergence pessimism
                                  0.065925    0.872887   library hold time
                                              0.872887   data required time
---------------------------------------------------------------------------------------------
                                              0.872887   data required time
                                             -1.276888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404001   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000341    0.553759 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024576    0.186704    0.499630    1.053389 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.186705    0.000336    1.053725 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004624    0.113660    0.110437    1.164161 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.113660    0.000047    1.164208 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005037    0.125384    0.099125    1.263333 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.125384    0.000105    1.263438 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.263438   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000341    0.553759 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.803759   clock uncertainty
                                  0.000000    0.803759   clock reconvergence pessimism
                                  0.053738    0.857497   library hold time
                                              0.857497   data required time
---------------------------------------------------------------------------------------------
                                              0.857497   data required time
                                             -1.263438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405941   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104415    0.000704    0.555422 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024702    0.187467    0.500673    1.056095 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.187467    0.000188    1.056284 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010173    0.153394    0.132397    1.188681 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.153394    0.000075    1.188756 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003358    0.101770    0.085445    1.274202 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.101770    0.000063    1.274264 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.274264   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104415    0.000704    0.555422 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805423   clock uncertainty
                                  0.000000    0.805423   clock reconvergence pessimism
                                  0.061481    0.866904   library hold time
                                              0.866904   data required time
---------------------------------------------------------------------------------------------
                                              0.866904   data required time
                                             -1.274264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407361   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000445    0.555163 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018116    0.148623    0.473669    1.028833 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.148623    0.000107    1.028940 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005571    0.160669    0.163721    1.192661 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.160669    0.000060    1.192721 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004560    0.096243    0.084760    1.277481 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.096243    0.000092    1.277573 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.277573   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000445    0.555163 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805163   clock uncertainty
                                  0.000000    0.805163   clock reconvergence pessimism
                                  0.062982    0.868145   library hold time
                                              0.868145   data required time
---------------------------------------------------------------------------------------------
                                              0.868145   data required time
                                             -1.277573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409428   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000612    0.558847 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012665    0.117748    0.450029    1.008876 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.117748    0.000183    1.009058 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.020967    0.251271    0.181155    1.190213 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.251272    0.000303    1.190516 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003330    0.090466    0.094975    1.285491 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.090466    0.000035    1.285525 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.285525   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000612    0.558847 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808847   clock uncertainty
                                  0.000000    0.808847   clock reconvergence pessimism
                                  0.064926    0.873773   library hold time
                                              0.873773   data required time
---------------------------------------------------------------------------------------------
                                              0.873773   data required time
                                             -1.285525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411752   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109782    0.001470    0.561229 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017882    0.147264    0.473672    1.034901 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.147264    0.000142    1.035044 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004903    0.179083    0.159817    1.194861 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.179083    0.000049    1.194910 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003737    0.109295    0.088882    1.283792 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.109295    0.000074    1.283866 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.283866   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109782    0.001470    0.561229 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.811229   clock uncertainty
                                  0.000000    0.811229   clock reconvergence pessimism
                                  0.060243    0.871472   library hold time
                                              0.871472   data required time
---------------------------------------------------------------------------------------------
                                              0.871472   data required time
                                             -1.283866   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412394   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000634    0.550943 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024866    0.188410    0.500007    1.050950 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.188411    0.000313    1.051263 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004842    0.115987    0.112518    1.163781 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.115987    0.000090    1.163871 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003228    0.124191    0.105887    1.269758 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.124191    0.000033    1.269791 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.269791   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000634    0.550943 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800943   clock uncertainty
                                  0.000000    0.800943   clock reconvergence pessimism
                                  0.053383    0.854326   library hold time
                                              0.854326   data required time
---------------------------------------------------------------------------------------------
                                              0.854326   data required time
                                             -1.269791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.415465   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102529    0.001475    0.554778 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027824    0.205990    0.512755    1.067533 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.205992    0.000434    1.067968 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005737    0.127462    0.124109    1.192076 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.127462    0.000064    1.192141 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003538    0.111594    0.088763    1.280904 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.111594    0.000067    1.280971 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.280971   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102529    0.001475    0.554778 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804778   clock uncertainty
                                  0.000000    0.804778   clock reconvergence pessimism
                                  0.058076    0.862854   library hold time
                                              0.862854   data required time
---------------------------------------------------------------------------------------------
                                              0.862854   data required time
                                             -1.280971   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418117   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000476    0.555195 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024785    0.187944    0.500948    1.056143 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.187946    0.000442    1.056585 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005880    0.125356    0.120222    1.176807 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.125356    0.000118    1.176925 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003289    0.126395    0.107302    1.284228 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.126395    0.000034    1.284262 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.284262   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003823    0.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773    0.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000476    0.555195 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805195   clock uncertainty
                                  0.000000    0.805195   clock reconvergence pessimism
                                  0.053895    0.859090   library hold time
                                              0.859090   data required time
---------------------------------------------------------------------------------------------
                                              0.859090   data required time
                                             -1.284262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425172   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109789    0.002008    0.561767 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021993    0.171473    0.490801    1.052568 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.171473    0.000148    1.052716 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004407    0.160143    0.133040    1.185755 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.160143    0.000043    1.185799 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002876    0.130403    0.105142    1.290940 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.130403    0.000028    1.290968 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.290968   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109789    0.002008    0.561767 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.811767   clock uncertainty
                                  0.000000    0.811767   clock reconvergence pessimism
                                  0.053722    0.865489   library hold time
                                              0.865489   data required time
---------------------------------------------------------------------------------------------
                                              0.865489   data required time
                                             -1.290968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425479   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000626    0.555664 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027088    0.201630    0.510141    1.065805 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.201631    0.000342    1.066147 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004737    0.117674    0.115237    1.181384 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.117674    0.000044    1.181428 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003714    0.128145    0.108665    1.290094 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.128145    0.000068    1.290162 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.290162   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000626    0.555664 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805664   clock uncertainty
                                  0.000000    0.805664   clock reconvergence pessimism
                                  0.053241    0.858905   library hold time
                                              0.858905   data required time
---------------------------------------------------------------------------------------------
                                              0.858905   data required time
                                             -1.290162   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431257   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000935    0.556731 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026855    0.200280    0.509362    1.066093 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.200280    0.000207    1.066300 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005074    0.155801    0.154373    1.220673 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.155801    0.000095    1.220768 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002933    0.095399    0.080639    1.301408 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.095399    0.000029    1.301437 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.301437   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000935    0.556731 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806731   clock uncertainty
                                  0.000000    0.806731   clock reconvergence pessimism
                                  0.063102    0.869834   library hold time
                                              0.869834   data required time
---------------------------------------------------------------------------------------------
                                              0.869834   data required time
                                             -1.301437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431603   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000752    0.554056 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029070    0.213461    0.517924    1.071979 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.213462    0.000361    1.072340 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006151    0.132529    0.129349    1.201689 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.132529    0.000127    1.201816 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003965    0.117038    0.092318    1.294134 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.117038    0.000077    1.294211 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.294211   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000752    0.554056 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804056   clock uncertainty
                                  0.000000    0.804056   clock reconvergence pessimism
                                  0.056400    0.860455   library hold time
                                              0.860455   data required time
---------------------------------------------------------------------------------------------
                                              0.860455   data required time
                                             -1.294211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433756   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000786    0.562983 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029059    0.213385    0.520220    1.083202 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.213386    0.000408    1.083610 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004883    0.121309    0.119480    1.203090 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.121309    0.000049    1.203139 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003095    0.123595    0.105607    1.308746 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.123595    0.000030    1.308776 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.308776   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000786    0.562983 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.812983   clock uncertainty
                                  0.000000    0.812983   clock reconvergence pessimism
                                  0.056757    0.869740   library hold time
                                              0.869740   data required time
---------------------------------------------------------------------------------------------
                                              0.869740   data required time
                                             -1.308776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439036   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000364    0.553782 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028416    0.209571    0.515243    1.069025 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.209573    0.000432    1.069457 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005987    0.130357    0.127004    1.196460 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.130357    0.000120    1.196581 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002865    0.122569    0.105078    1.301659 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.122569    0.000028    1.301686 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.301686   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000364    0.553782 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.803782   clock uncertainty
                                  0.000000    0.803782   clock reconvergence pessimism
                                  0.054604    0.858386   library hold time
                                              0.858386   data required time
---------------------------------------------------------------------------------------------
                                              0.858386   data required time
                                             -1.301686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443300   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103123    0.000332    0.555707 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031074    0.225470    0.526209    1.081917 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.225470    0.000177    1.082094 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003968    0.074697    0.244378    1.326472 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.074697    0.000075    1.326546 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.326546   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103123    0.000332    0.555707 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805707   clock uncertainty
                                  0.000000    0.805707   clock reconvergence pessimism
                                  0.068280    0.873988   library hold time
                                              0.873988   data required time
---------------------------------------------------------------------------------------------
                                              0.873988   data required time
                                             -1.326546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.452559   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103934    0.000706    0.556502 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031868    0.230226    0.529573    1.086075 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.230227    0.000363    1.086438 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003447    0.072268    0.243099    1.329537 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.072268    0.000065    1.329602 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.329602   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103934    0.000706    0.556502 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806502   clock uncertainty
                                  0.000000    0.806502   clock reconvergence pessimism
                                  0.069075    0.875577   library hold time
                                              0.875577   data required time
---------------------------------------------------------------------------------------------
                                              0.875577   data required time
                                             -1.329602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454025   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000875    0.556671 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014173    0.126235    0.456136    1.012807 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.126235    0.000232    1.013040 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012208    0.261211    0.237776    1.250816 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.261211    0.000193    1.251010 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004582    0.100790    0.076399    1.327409 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.100790    0.000097    1.327506 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.327506   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000875    0.556671 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806671   clock uncertainty
                                  0.000000    0.806671   clock reconvergence pessimism
                                  0.061686    0.868357   library hold time
                                              0.868357   data required time
---------------------------------------------------------------------------------------------
                                              0.868357   data required time
                                             -1.327506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459149   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103933    0.000323    0.556119 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029194    0.214221    0.518773    1.074892 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.214222    0.000334    1.075226 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006005    0.131380    0.128426    1.203652 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.131380    0.000122    1.203775 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004261    0.137954    0.114301    1.318076 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.137954    0.000087    1.318163 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.318163   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103933    0.000323    0.556119 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806119   clock uncertainty
                                  0.000000    0.806119   clock reconvergence pessimism
                                  0.050240    0.856358   library hold time
                                              0.856358   data required time
---------------------------------------------------------------------------------------------
                                              0.856358   data required time
                                             -1.318163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.461805   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000797    0.557586 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.035713    0.253118    0.545584    1.103171 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.253174    0.000393    1.103564 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006707    0.174175    0.163709    1.267273 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.174175    0.000139    1.267412 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003872    0.089047    0.068343    1.335755 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.089047    0.000075    1.335830 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.335830   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000797    0.557586 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807586   clock uncertainty
                                  0.000000    0.807586   clock reconvergence pessimism
                                  0.064876    0.872462   library hold time
                                              0.872462   data required time
---------------------------------------------------------------------------------------------
                                              0.872462   data required time
                                             -1.335830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463368   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000670    0.554520 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020762    0.164245    0.484055    1.038575 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.164245    0.000157    1.038731 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012492    0.311989    0.222723    1.261455 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.311989    0.000219    1.261673 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003012    0.102226    0.070211    1.331884 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.102226    0.000029    1.331913 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.331913   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000670    0.554520 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804520   clock uncertainty
                                  0.000000    0.804520   clock reconvergence pessimism
                                  0.060669    0.865188   library hold time
                                              0.865188   data required time
---------------------------------------------------------------------------------------------
                                              0.865188   data required time
                                             -1.331913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466725   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000382    0.558617 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031141    0.225837    0.527017    1.085634 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.225840    0.000598    1.086232 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005056    0.125382    0.123855    1.210087 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.125382    0.000094    1.210181 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004617    0.140971    0.115914    1.326095 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.140971    0.000091    1.326185 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.326185   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000382    0.558617 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808617   clock uncertainty
                                  0.000000    0.808617   clock reconvergence pessimism
                                  0.049838    0.858455   library hold time
                                              0.858455   data required time
---------------------------------------------------------------------------------------------
                                              0.858455   data required time
                                             -1.326185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467730   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000917    0.556293 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018297    0.149677    0.474181    1.030474 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.149677    0.000167    1.030641 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.024584    0.320723    0.236270    1.266911 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.320724    0.000336    1.267247 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003271    0.121117    0.072562    1.339809 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.121117    0.000034    1.339844 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.339844   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103125    0.000849    0.556224 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806224   clock uncertainty
                                  0.000000    0.806224   clock reconvergence pessimism
                                  0.055264    0.861488   library hold time
                                              0.861488   data required time
---------------------------------------------------------------------------------------------
                                              0.861488   data required time
                                             -1.339844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478355   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000448    0.556680 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006259    0.081261    0.419826    0.976506 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.081261    0.000126    0.976631 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.028114    0.328943    0.221391    1.198023 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.328944    0.000339    1.198361 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009221    0.119428    0.142968    1.341329 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.119428    0.000127    1.341456 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.341456   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000448    0.556680 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806680   clock uncertainty
                                  0.000000    0.806680   clock reconvergence pessimism
                                  0.056094    0.862774   library hold time
                                              0.862774   data required time
---------------------------------------------------------------------------------------------
                                              0.862774   data required time
                                             -1.341456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478682   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000510    0.558745 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030595    0.222561    0.524794    1.083540 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.222564    0.000530    1.084070 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007073    0.142886    0.139000    1.223071 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.142886    0.000153    1.223223 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004506    0.142358    0.117269    1.340492 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.142358    0.000092    1.340584 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.340584   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000510    0.558745 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808745   clock uncertainty
                                  0.000000    0.808745   clock reconvergence pessimism
                                  0.049410    0.858156   library hold time
                                              0.858156   data required time
---------------------------------------------------------------------------------------------
                                              0.858156   data required time
                                             -1.340584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482428   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000770    0.557002 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019773    0.158412    0.480666    1.037668 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.158412    0.000354    1.038022 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011027    0.239451    0.183915    1.221937 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.239451    0.000185    1.222122 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004297    0.141064    0.118086    1.340208 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.141064    0.000084    1.340293 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.340293   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000770    0.557002 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807002   clock uncertainty
                                  0.000000    0.807002   clock reconvergence pessimism
                                  0.049428    0.856430   library hold time
                                              0.856430   data required time
---------------------------------------------------------------------------------------------
                                              0.856430   data required time
                                             -1.340293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483863   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000370    0.556602 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009503    0.138071    0.482725    1.039327 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.138071    0.000076    1.039402 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021622    0.258628    0.250277    1.289679 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.258629    0.000289    1.289968 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002993    0.074940    0.070444    1.360412 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.074940    0.000030    1.360442 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.360442   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000370    0.556602 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806602   clock uncertainty
                                  0.000000    0.806602   clock reconvergence pessimism
                                  0.068539    0.875141   library hold time
                                              0.875141   data required time
---------------------------------------------------------------------------------------------
                                              0.875141   data required time
                                             -1.360442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485301   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.001054    0.560225 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036204    0.256052    0.548166    1.108391 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.256052    0.000255    1.108645 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005478    0.135566    0.133978    1.242623 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.135566    0.000103    1.242726 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003368    0.128912    0.108934    1.351660 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.128912    0.000034    1.351694 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.351694   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.001054    0.560225 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810225   clock uncertainty
                                  0.000000    0.810225   clock reconvergence pessimism
                                  0.054284    0.864508   library hold time
                                              0.864508   data required time
---------------------------------------------------------------------------------------------
                                              0.864508   data required time
                                             -1.351694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487186   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000869    0.560628 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026283    0.196802    0.507960    1.068589 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.196805    0.000519    1.069107 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021644    0.261584    0.206952    1.276059 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.261585    0.000339    1.276399 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005238    0.091768    0.089450    1.365849 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.091768    0.000108    1.365957 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.365957   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000869    0.560628 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810628   clock uncertainty
                                  0.000000    0.810628   clock reconvergence pessimism
                                  0.065232    0.875860   library hold time
                                              0.875860   data required time
---------------------------------------------------------------------------------------------
                                              0.875860   data required time
                                             -1.365957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490096   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000770    0.557002 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019773    0.158412    0.480666    1.037668 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.158412    0.000281    1.037949 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007388    0.339773    0.233353    1.271302 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.339773    0.000101    1.271403 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003063    0.116544    0.095211    1.366614 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.116544    0.000031    1.366644 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.366644   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000625    0.556857 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806857   clock uncertainty
                                  0.000000    0.806857   clock reconvergence pessimism
                                  0.056983    0.863840   library hold time
                                              0.863840   data required time
---------------------------------------------------------------------------------------------
                                              0.863840   data required time
                                             -1.366644   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502805   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000363    0.557152 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021186    0.166679    0.486358    1.043510 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.166682    0.000457    1.043967 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017102    0.395053    0.271033    1.315000 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.395053    0.000184    1.315184 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003587    0.087085    0.075440    1.390624 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.087085    0.000067    1.390691 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.390691   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000363    0.557152 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807152   clock uncertainty
                                  0.000000    0.807152   clock reconvergence pessimism
                                  0.065382    0.872534   library hold time
                                              0.872534   data required time
---------------------------------------------------------------------------------------------
                                              0.872534   data required time
                                             -1.390691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518157   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000643    0.558878 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011951    0.113692    0.446901    1.005779 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.113692    0.000195    1.005975 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.021667    0.477276    0.304750    1.310725 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.477276    0.000293    1.311018 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004214    0.109567    0.079376    1.390394 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.109567    0.000048    1.390442 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.390442   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000643    0.558878 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808878   clock uncertainty
                                  0.000000    0.808878   clock reconvergence pessimism
                                  0.059524    0.868403   library hold time
                                              0.868403   data required time
---------------------------------------------------------------------------------------------
                                              0.868403   data required time
                                             -1.390442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522040   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000998    0.560169 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.041787    0.291311    0.570546    1.130715 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.291313    0.000488    1.131203 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005719    0.145307    0.143946    1.275149 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.145307    0.000114    1.275263 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003769    0.134780    0.112662    1.387925 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.134780    0.000070    1.387995 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.387995   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000998    0.560169 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810169   clock uncertainty
                                  0.000000    0.810169   clock reconvergence pessimism
                                  0.052470    0.862639   library hold time
                                              0.862639   data required time
---------------------------------------------------------------------------------------------
                                              0.862639   data required time
                                             -1.387995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525356   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104589    0.001436    0.556245 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022134    0.172247    0.490172    1.046418 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.172248    0.000361    1.046778 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016589    0.385901    0.267237    1.314016 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.385901    0.000122    1.314137 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004866    0.105336    0.088314    1.402451 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.105336    0.000098    1.402549 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.402549   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104589    0.001436    0.556245 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806245   clock uncertainty
                                  0.000000    0.806245   clock reconvergence pessimism
                                  0.060418    0.866663   library hold time
                                              0.866663   data required time
---------------------------------------------------------------------------------------------
                                              0.866663   data required time
                                             -1.402549   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535886   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000496    0.553914 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021380    0.167867    0.486748    1.040662 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.167868    0.000168    1.040830 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016495    0.384224    0.265079    1.305909 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.384224    0.000182    1.306091 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005306    0.112699    0.092208    1.398300 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.112699    0.000115    1.398415 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.398415   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000496    0.553914 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.803914   clock uncertainty
                                  0.000000    0.803914   clock reconvergence pessimism
                                  0.057641    0.861555   library hold time
                                              0.861555   data required time
---------------------------------------------------------------------------------------------
                                              0.861555   data required time
                                             -1.398415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536860   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000787    0.554090 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004731    0.072785    0.411453    0.965544 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.072785    0.000053    0.965596 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015800    0.182014    0.201409    1.167006 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.182015    0.000272    1.167278 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006684    0.131743    0.124611    1.291888 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.131743    0.000143    1.292032 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003756    0.132504    0.111047    1.403079 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.132504    0.000041    1.403120 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.403120   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000787    0.554090 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804090   clock uncertainty
                                  0.000000    0.804090   clock reconvergence pessimism
                                  0.051640    0.855730   library hold time
                                              0.855730   data required time
---------------------------------------------------------------------------------------------
                                              0.855730   data required time
                                             -1.403120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547390   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000384    0.553802 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014105    0.185064    0.510188    1.063991 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.185064    0.000122    1.064113 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.021237    0.243456    0.184349    1.248462 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.243456    0.000174    1.248636 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003077    0.141656    0.146724    1.395360 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.141656    0.000031    1.395391 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.395391   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000384    0.553802 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.803802   clock uncertainty
                                  0.000000    0.803802   clock reconvergence pessimism
                                  0.035382    0.839185   library hold time
                                              0.839185   data required time
---------------------------------------------------------------------------------------------
                                              0.839185   data required time
                                             -1.395391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556206   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000473    0.556705 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037784    0.266138    0.553655    1.110360 v _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.266142    0.000638    1.110998 v _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008504    0.199753    0.245229    1.356227 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.199753    0.000268    1.356495 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003002    0.087434    0.073612    1.430107 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.087434    0.000030    1.430137 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.430137   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093    0.351215 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205017    0.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000473    0.556705 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806705   clock uncertainty
                                  0.000000    0.806705   clock reconvergence pessimism
                                  0.065311    0.872016   library hold time
                                              0.872016   data required time
---------------------------------------------------------------------------------------------
                                              0.872016   data required time
                                             -1.430137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558121   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000825    0.559996 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044143    0.306052    0.579463    1.139459 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.306053    0.000327    1.139786 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007050    0.157626    0.158804    1.298590 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.157626    0.000149    1.298739 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004511    0.144608    0.119051    1.417791 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.144608    0.000089    1.417880 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.417880   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000825    0.559996 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.809996   clock uncertainty
                                  0.000000    0.809996   clock reconvergence pessimism
                                  0.049432    0.859428   library hold time
                                              0.859428   data required time
---------------------------------------------------------------------------------------------
                                              0.859428   data required time
                                             -1.417880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558452   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000643    0.558878 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011951    0.113692    0.446901    1.005779 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.113692    0.000146    1.005925 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008452    0.094890    0.186345    1.192270 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.094890    0.000162    1.192432 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020644    0.227375    0.165434    1.357866 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.227375    0.000163    1.358029 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004229    0.102197    0.074654    1.432683 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.102197    0.000080    1.432763 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.432763   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000712    0.558947 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808947   clock uncertainty
                                  0.000000    0.808947   clock reconvergence pessimism
                                  0.061797    0.870744   library hold time
                                              0.870744   data required time
---------------------------------------------------------------------------------------------
                                              0.870744   data required time
                                             -1.432763   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562018   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104586    0.000625    0.557414 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022349    0.173514    0.491052    1.048466 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.173517    0.000409    1.048875 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.022590    0.494016    0.329461    1.378336 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.494016    0.000400    1.378736 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002939    0.106099    0.051013    1.429749 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.106099    0.000029    1.429778 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.429778   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104586    0.000625    0.557414 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807414   clock uncertainty
                                  0.000000    0.807414   clock reconvergence pessimism
                                  0.060182    0.867596   library hold time
                                              0.867596   data required time
---------------------------------------------------------------------------------------------
                                              0.867596   data required time
                                             -1.429778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562182   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114478    0.001486    0.563683 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013036    0.174169    0.506176    1.069859 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.174169    0.000119    1.069978 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013738    0.176334    0.139120    1.209098 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.176334    0.000143    1.209240 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005150    0.181835    0.151586    1.360826 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.181835    0.000103    1.360930 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002840    0.103547    0.082936    1.443866 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.103547    0.000028    1.443893 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.443893   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114478    0.001486    0.563683 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.813683   clock uncertainty
                                  0.000000    0.813683   clock reconvergence pessimism
                                  0.062968    0.876650   library hold time
                                              0.876650   data required time
---------------------------------------------------------------------------------------------
                                              0.876650   data required time
                                             -1.443893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567243   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000712    0.558947 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014312    0.127026    0.457333    1.016280 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.127026    0.000176    1.016456 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008627    0.142345    0.122385    1.138842 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.142345    0.000082    1.138924 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.030879    0.160535    0.130860    1.269783 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.160536    0.000539    1.270322 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002974    0.135058    0.142007    1.412329 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.135058    0.000029    1.412357 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.412357   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000664    0.558899 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.808899   clock uncertainty
                                  0.000000    0.808899   clock reconvergence pessimism
                                  0.036178    0.845077   library hold time
                                              0.845077   data required time
---------------------------------------------------------------------------------------------
                                              0.845077   data required time
                                             -1.412357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567280   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000875    0.556671 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014173    0.185731    0.510930    1.067601 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.185731    0.000230    1.067831 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011035    0.152396    0.120025    1.187856 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.152396    0.000087    1.187943 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013902    0.202063    0.165179    1.353122 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.202063    0.000279    1.353401 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005426    0.106458    0.082506    1.435908 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.106458    0.000108    1.436016 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.436016   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103936    0.001028    0.556825 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806825   clock uncertainty
                                  0.000000    0.806825   clock reconvergence pessimism
                                  0.059940    0.866765   library hold time
                                              0.866765   data required time
---------------------------------------------------------------------------------------------
                                              0.866765   data required time
                                             -1.436016   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569251   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.001054    0.560225 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036204    0.256052    0.548166    1.108391 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.256110    0.000637    1.109028 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011559    0.294788    0.261571    1.370599 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.294788    0.000101    1.370700 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004631    0.085140    0.075964    1.446664 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.085140    0.000095    1.446760 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.446760   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000974    0.560144 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810144   clock uncertainty
                                  0.000000    0.810144   clock reconvergence pessimism
                                  0.067056    0.877201   library hold time
                                              0.877201   data required time
---------------------------------------------------------------------------------------------
                                              0.877201   data required time
                                             -1.446760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569559   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103835    0.000673    0.555711 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014095    0.184954    0.510465    1.066176 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.184954    0.000193    1.066369 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005458    0.112953    0.089161    1.155530 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.112953    0.000058    1.155588 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.025689    0.303557    0.214676    1.370264 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.303557    0.000223    1.370486 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003798    0.082794    0.077430    1.447917 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.082794    0.000069    1.447986 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.447986   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103835    0.000673    0.555711 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805711   clock uncertainty
                                  0.000000    0.805711   clock reconvergence pessimism
                                  0.066337    0.872047   library hold time
                                              0.872047   data required time
---------------------------------------------------------------------------------------------
                                              0.872047   data required time
                                             -1.447986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575939   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000851    0.551161 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019517    0.240242    0.542240    1.093401 ^ _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.240242    0.000325    1.093725 ^ _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008099    0.145400    0.111440    1.205165 v _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.145400    0.000085    1.205250 v _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004884    0.176555    0.139258    1.344508 ^ _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.176555    0.000049    1.344557 ^ _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006080    0.125833    0.103979    1.448536 v _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.125833    0.000136    1.448672 v _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.448672   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000851    0.551161 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801161   clock uncertainty
                                  0.000000    0.801161   clock reconvergence pessimism
                                  0.052879    0.854039   library hold time
                                              0.854039   data required time
---------------------------------------------------------------------------------------------
                                              0.854039   data required time
                                             -1.448672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594633   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102055    0.000742    0.554160 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020760    0.164157    0.484063    1.038223 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.164161    0.000526    1.038749 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023341    0.507613    0.334984    1.373734 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.507613    0.000275    1.374008 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004735    0.120249    0.084134    1.458143 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.120249    0.000092    1.458235 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.458235   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102055    0.000742    0.554160 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804160   clock uncertainty
                                  0.000000    0.804160   clock reconvergence pessimism
                                  0.055318    0.859478   library hold time
                                              0.859478   data required time
---------------------------------------------------------------------------------------------
                                              0.859478   data required time
                                             -1.458235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598757   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000328    0.557117 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015682    0.201168    0.520278    1.077396 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.201168    0.000143    1.077539 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011050    0.154361    0.127847    1.205385 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.154361    0.000159    1.205544 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017378    0.216148    0.168964    1.374508 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.216148    0.000194    1.374702 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005232    0.115746    0.088329    1.463031 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.115746    0.000110    1.463141 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.463141   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000328    0.557117 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807117   clock uncertainty
                                  0.000000    0.807117   clock reconvergence pessimism
                                  0.057210    0.864327   library hold time
                                              0.864327   data required time
---------------------------------------------------------------------------------------------
                                              0.864327   data required time
                                             -1.463141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598814   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000575    0.564109 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010414    0.105061    0.441956    1.006066 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.105061    0.000162    1.006227 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027517    0.204849    0.264832    1.271060 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.204850    0.000315    1.271375 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006650    0.165049    0.149761    1.421135 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.165049    0.000136    1.421272 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002957    0.080496    0.062181    1.483453 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.080496    0.000029    1.483482 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.483482   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000575    0.564109 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.814109   clock uncertainty
                                  0.000000    0.814109   clock reconvergence pessimism
                                  0.069409    0.883518   library hold time
                                              0.883518   data required time
---------------------------------------------------------------------------------------------
                                              0.883518   data required time
                                             -1.483482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599964   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104586    0.001141    0.555950 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013936    0.124900    0.455220    1.011170 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.124900    0.000206    1.011375 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022922    0.251385    0.257926    1.269302 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.251386    0.000269    1.269570 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005013    0.153478    0.148325    1.417896 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.153478    0.000050    1.417946 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002985    0.078421    0.062019    1.479964 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.078421    0.000029    1.479993 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.479993   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104586    0.001141    0.555950 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805950   clock uncertainty
                                  0.000000    0.805950   clock reconvergence pessimism
                                  0.067621    0.873570   library hold time
                                              0.873570   data required time
---------------------------------------------------------------------------------------------
                                              0.873570   data required time
                                             -1.479993   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606423   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000939    0.556314 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011041    0.108602    0.442232    0.998546 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.108602    0.000089    0.998635 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021607    0.238350    0.246202    1.244837 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.238352    0.000351    1.245188 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003512    0.072387    0.245334    1.490522 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.072387    0.000064    1.490586 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.490586   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000939    0.556314 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806314   clock uncertainty
                                  0.000000    0.806314   clock reconvergence pessimism
                                  0.068877    0.875191   library hold time
                                              0.875191   data required time
---------------------------------------------------------------------------------------------
                                              0.875191   data required time
                                             -1.490586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615395   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000787    0.554637 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012163    0.114930    0.446732    1.001368 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.114930    0.000179    1.001548 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029881    0.219095    0.277536    1.279084 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.219096    0.000270    1.279354 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005517    0.153098    0.144407    1.423762 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.153098    0.000106    1.423868 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003162    0.079685    0.063123    1.486991 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.079685    0.000032    1.487023 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.487023   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000787    0.554637 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804637   clock uncertainty
                                  0.000000    0.804637   clock reconvergence pessimism
                                  0.066575    0.871211   library hold time
                                              0.871211   data required time
---------------------------------------------------------------------------------------------
                                              0.871211   data required time
                                             -1.487023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615812   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102522    0.000508    0.553812 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027422    0.203630    0.511274    1.065086 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.203633    0.000502    1.065588 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007787    0.201303    0.183335    1.248923 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.201303    0.000075    1.248998 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006442    0.124823    0.097711    1.346709 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.124823    0.000135    1.346844 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003132    0.133258    0.110641    1.457485 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.133258    0.000031    1.457516 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.457516   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102522    0.000626    0.553930 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.803930   clock uncertainty
                                  0.000000    0.803930   clock reconvergence pessimism
                                  0.035437    0.839367   library hold time
                                              0.839367   data required time
---------------------------------------------------------------------------------------------
                                              0.839367   data required time
                                             -1.457516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618149   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000658    0.562855 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013082    0.120096    0.453461    1.016316 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.120096    0.000156    1.016472 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024470    0.186714    0.257301    1.273773 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.186715    0.000212    1.273985 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004990    0.117004    0.113186    1.387171 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.117004    0.000092    1.387263 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003090    0.122824    0.105108    1.492372 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.122824    0.000031    1.492403 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.492403   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000658    0.562855 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.812855   clock uncertainty
                                  0.000000    0.812855   clock reconvergence pessimism
                                  0.056996    0.869851   library hold time
                                              0.869851   data required time
---------------------------------------------------------------------------------------------
                                              0.869851   data required time
                                             -1.492403   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622552   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103934    0.000684    0.556480 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019015    0.235051    0.540387    1.096867 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.235051    0.000278    1.097145 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.013731    0.177508    0.147954    1.245099 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.177508    0.000124    1.245223 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006416    0.204005    0.164749    1.409971 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.204005    0.000138    1.410109 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002819    0.109440    0.085363    1.495472 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.109440    0.000027    1.495499 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.495499   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103934    0.000684    0.556480 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806480   clock uncertainty
                                  0.000000    0.806480   clock reconvergence pessimism
                                  0.059021    0.865502   library hold time
                                              0.865502   data required time
---------------------------------------------------------------------------------------------
                                              0.865502   data required time
                                             -1.495499   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629997   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000635    0.562832 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018651    0.151767    0.477966    1.040798 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.151768    0.000253    1.041051 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014099    0.325084    0.225568    1.266619 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.325084    0.000228    1.266847 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004072    0.103558    0.082267    1.349114 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.103558    0.000045    1.349159 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004329    0.070749    0.161934    1.511093 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.070749    0.000080    1.511173 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.511173   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000975    0.560146 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810146   clock uncertainty
                                  0.000000    0.810146   clock reconvergence pessimism
                                  0.070787    0.880933   library hold time
                                              0.880933   data required time
---------------------------------------------------------------------------------------------
                                              0.880933   data required time
                                             -1.511173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.630240   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000349    0.555387 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011842    0.113077    0.445857    1.001244 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.113077    0.000156    1.001400 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027332    0.203766    0.266592    1.267993 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.203766    0.000164    1.268156 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005181    0.122065    0.119198    1.387355 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.122065    0.000100    1.387455 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002905    0.121623    0.104460    1.491915 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.121623    0.000028    1.491943 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.491943   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000349    0.555387 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805387   clock uncertainty
                                  0.000000    0.805387   clock reconvergence pessimism
                                  0.055250    0.860637   library hold time
                                              0.860637   data required time
---------------------------------------------------------------------------------------------
                                              0.860637   data required time
                                             -1.491943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.631306   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000825    0.557614 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019066    0.235635    0.540911    1.098525 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.235635    0.000145    1.098670 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.017248    0.213535    0.168666    1.267337 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.213535    0.000227    1.267564 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006632    0.198618    0.168157    1.435721 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.198618    0.000137    1.435858 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003324    0.089843    0.069800    1.505658 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.089843    0.000034    1.505692 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.505692   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000825    0.557614 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807614   clock uncertainty
                                  0.000000    0.807614   clock reconvergence pessimism
                                  0.064670    0.872284   library hold time
                                              0.872284   data required time
---------------------------------------------------------------------------------------------
                                              0.872284   data required time
                                             -1.505692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633408   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000635    0.562832 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018651    0.151767    0.477966    1.040798 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.151768    0.000248    1.041045 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005918    0.149171    0.343814    1.384859 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.149171    0.000120    1.384979 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002985    0.134521    0.113615    1.498594 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.134521    0.000029    1.498623 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.498623   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000635    0.562832 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.812832   clock uncertainty
                                  0.000000    0.812832   clock reconvergence pessimism
                                  0.037583    0.850415   library hold time
                                              0.850415   data required time
---------------------------------------------------------------------------------------------
                                              0.850415   data required time
                                             -1.498623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648209   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000966    0.556763 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011000    0.108354    0.442174    0.998937 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.108354    0.000148    0.999085 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029980    0.219617    0.275621    1.274706 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.219619    0.000392    1.275098 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006198    0.134077    0.131453    1.406551 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.134077    0.000075    1.406626 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002991    0.123657    0.106296    1.512922 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.123657    0.000029    1.512951 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.512951   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000966    0.556763 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806763   clock uncertainty
                                  0.000000    0.806763   clock reconvergence pessimism
                                  0.054643    0.861406   library hold time
                                              0.861406   data required time
---------------------------------------------------------------------------------------------
                                              0.861406   data required time
                                             -1.512951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651545   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103835    0.000673    0.555711 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014095    0.125805    0.455805    1.011516 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.125805    0.000150    1.011666 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012682    0.186568    0.149350    1.161016 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.186568    0.000233    1.161249 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007915    0.120191    0.101351    1.262600 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.120191    0.000081    1.262681 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005974    0.196114    0.162228    1.424909 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.196114    0.000121    1.425030 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003496    0.112190    0.089342    1.514372 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.112190    0.000037    1.514409 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.514409   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000830    0.551139 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801139   clock uncertainty
                                  0.000000    0.801139   clock reconvergence pessimism
                                  0.057071    0.858210   library hold time
                                              0.858210   data required time
---------------------------------------------------------------------------------------------
                                              0.858210   data required time
                                             -1.514409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656199   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104588    0.001364    0.556173 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011893    0.113411    0.446246    1.002419 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.113411    0.000110    1.002529 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027995    0.207723    0.269290    1.271819 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.207725    0.000395    1.272215 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007648    0.145675    0.139124    1.411339 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.145675    0.000172    1.411511 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002806    0.121593    0.106310    1.517821 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.121593    0.000027    1.517848 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.517848   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104588    0.001364    0.556173 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806173   clock uncertainty
                                  0.000000    0.806173   clock reconvergence pessimism
                                  0.055409    0.861582   library hold time
                                              0.861582   data required time
---------------------------------------------------------------------------------------------
                                              0.861582   data required time
                                             -1.517848   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656265   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000504    0.555542 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011576    0.111565    0.444644    1.000186 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.111565    0.000187    1.000373 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030219    0.221079    0.277667    1.278040 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.221079    0.000204    1.278245 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007155    0.143346    0.139288    1.417533 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.143346    0.000155    1.417688 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003372    0.130213    0.109810    1.527498 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.130213    0.000063    1.527562 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.527562   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000504    0.555542 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805542   clock uncertainty
                                  0.000000    0.805542   clock reconvergence pessimism
                                  0.052604    0.858146   library hold time
                                              0.858146   data required time
---------------------------------------------------------------------------------------------
                                              0.858146   data required time
                                             -1.527562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669416   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000769    0.554619 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024141    0.184139    0.497704    1.052323 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.184141    0.000399    1.052722 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005386    0.121236    0.349166    1.401888 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.121236    0.000059    1.401947 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002999    0.130539    0.108574    1.510521 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.130539    0.000029    1.510550 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.510550   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000769    0.554619 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804619   clock uncertainty
                                  0.000000    0.804619   clock reconvergence pessimism
                                  0.035170    0.839789   library hold time
                                              0.839789   data required time
---------------------------------------------------------------------------------------------
                                              0.839789   data required time
                                             -1.510550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.670762   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114478    0.001395    0.563592 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010730    0.106847    0.443105    1.006697 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.106847    0.000141    1.006838 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.020896    0.277711    0.199436    1.206274 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.277712    0.000314    1.206588 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010097    0.132297    0.111943    1.318532 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.132298    0.000220    1.318752 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005933    0.194171    0.145998    1.464750 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.194171    0.000117    1.464867 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003037    0.108344    0.085793    1.550659 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.108344    0.000030    1.550689 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.550689   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114478    0.001395    0.563592 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.813592   clock uncertainty
                                  0.000000    0.813592   clock reconvergence pessimism
                                  0.061482    0.875074   library hold time
                                              0.875074   data required time
---------------------------------------------------------------------------------------------
                                              0.875074   data required time
                                             -1.550689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675615   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104589    0.001098    0.557887 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012460    0.116515    0.448670    1.006557 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.116515    0.000218    1.006776 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029962    0.219588    0.278351    1.285127 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.219591    0.000423    1.285550 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007191    0.143364    0.139209    1.424759 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.143364    0.000154    1.424913 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003675    0.133469    0.111820    1.536733 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.133469    0.000070    1.536803 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.536803   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104589    0.001098    0.557887 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807887   clock uncertainty
                                  0.000000    0.807887   clock reconvergence pessimism
                                  0.051750    0.859637   library hold time
                                              0.859637   data required time
---------------------------------------------------------------------------------------------
                                              0.859637   data required time
                                             -1.536803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.677165   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102525    0.001084    0.554388 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013390    0.121822    0.452382    1.006770 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.121822    0.000164    1.006934 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033734    0.242359    0.295302    1.302237 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.242361    0.000386    1.302623 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005522    0.133025    0.131257    1.433880 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.133025    0.000106    1.433986 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003060    0.125147    0.106638    1.540624 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.125147    0.000030    1.540654 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.540654   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102525    0.001084    0.554388 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804388   clock uncertainty
                                  0.000000    0.804388   clock reconvergence pessimism
                                  0.053904    0.858292   library hold time
                                              0.858292   data required time
---------------------------------------------------------------------------------------------
                                              0.858292   data required time
                                             -1.540654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.682362   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102522    0.000508    0.553812 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027422    0.322965    0.592002    1.145814 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.322966    0.000368    1.146182 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011209    0.155668    0.138589    1.284771 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.155668    0.000166    1.284938 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011733    0.248658    0.188948    1.473886 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.248658    0.000095    1.473980 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003773    0.097139    0.075360    1.549340 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.097139    0.000072    1.549412 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.549412   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102522    0.000508    0.553812 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.803812   clock uncertainty
                                  0.000000    0.803812   clock reconvergence pessimism
                                  0.062366    0.866178   library hold time
                                              0.866178   data required time
---------------------------------------------------------------------------------------------
                                              0.866178   data required time
                                             -1.549412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.683234   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102529    0.001467    0.554771 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016228    0.137825    0.464915    1.019686 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.137826    0.000235    1.019921 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.018511    0.251453    0.192041    1.211962 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.251453    0.000412    1.212373 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008887    0.140872    0.103686    1.316060 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.140872    0.000177    1.316237 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006174    0.199052    0.151098    1.467335 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.199052    0.000131    1.467466 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002980    0.109256    0.085955    1.553420 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.109256    0.000030    1.553450 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.553450   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102529    0.001467    0.554771 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804771   clock uncertainty
                                  0.000000    0.804771   clock reconvergence pessimism
                                  0.058795    0.863566   library hold time
                                              0.863566   data required time
---------------------------------------------------------------------------------------------
                                              0.863566   data required time
                                             -1.553450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.689884   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000688    0.554106 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009371    0.136717    0.481398    1.035504 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.136717    0.000081    1.035585 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016219    0.186865    0.142347    1.177932 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.186865    0.000289    1.178220 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007543    0.137849    0.146405    1.324626 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.137849    0.000141    1.324767 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004716    0.101145    0.080861    1.405627 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.101145    0.000096    1.405723 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002845    0.063658    0.164888    1.570611 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.063658    0.000027    1.570638 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.570638   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000688    0.554106 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804106   clock uncertainty
                                  0.000000    0.804106   clock reconvergence pessimism
                                  0.070906    0.875012   library hold time
                                              0.875012   data required time
---------------------------------------------------------------------------------------------
                                              0.875012   data required time
                                             -1.570638   data arrival time
---------------------------------------------------------------------------------------------
                                              0.695626   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104588    0.000925    0.557714 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012373    0.116105    0.448334    1.006047 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.116105    0.000177    1.006225 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029453    0.216525    0.276166    1.282391 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.216526    0.000242    1.282633 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008300    0.188666    0.184319    1.466952 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.188666    0.000190    1.467142 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004884    0.116009    0.093991    1.561133 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.116009    0.000101    1.561234 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.561234   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104588    0.000925    0.557714 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.807714   clock uncertainty
                                  0.000000    0.807714   clock reconvergence pessimism
                                  0.057129    0.864843   library hold time
                                              0.864843   data required time
---------------------------------------------------------------------------------------------
                                              0.864843   data required time
                                             -1.561234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.696391   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000877    0.560048 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020206    0.160864    0.483377    1.043425 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.160864    0.000269    1.043694 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024941    0.271437    0.278478    1.322172 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.271437    0.000158    1.322330 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005019    0.134735    0.133612    1.455942 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.134735    0.000094    1.456036 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003333    0.128394    0.108611    1.564646 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.128394    0.000036    1.564682 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.564682   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000877    0.560048 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810048   clock uncertainty
                                  0.000000    0.810048   clock reconvergence pessimism
                                  0.054443    0.864491   library hold time
                                              0.864491   data required time
---------------------------------------------------------------------------------------------
                                              0.864491   data required time
                                             -1.564682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.700190   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102528    0.001410    0.554713 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015965    0.136318    0.463705    1.018418 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.136320    0.000293    1.018711 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011957    0.179799    0.147541    1.166252 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.179799    0.000094    1.166347 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009551    0.126572    0.110174    1.276521 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.126572    0.000201    1.276722 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009034    0.222198    0.210405    1.487127 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.222198    0.000214    1.487341 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003059    0.077596    0.089123    1.576465 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.077596    0.000029    1.576494 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.576494   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104582    0.000263    0.555072 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805072   clock uncertainty
                                  0.000000    0.805072   clock reconvergence pessimism
                                  0.067833    0.872905   library hold time
                                              0.872905   data required time
---------------------------------------------------------------------------------------------
                                              0.872905   data required time
                                             -1.576494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703589   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115881    0.001457    0.564991 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013689    0.123505    0.456408    1.021399 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.123505    0.000164    1.021563 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029677    0.318081    0.298745    1.320308 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.318082    0.000411    1.320719 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005994    0.153087    0.152430    1.473149 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.153087    0.000122    1.473271 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005599    0.135157    0.106221    1.579492 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.135157    0.000120    1.579612 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.579612   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115881    0.001457    0.564991 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.814991   clock uncertainty
                                  0.000000    0.814991   clock reconvergence pessimism
                                  0.053453    0.868444   library hold time
                                              0.868444   data required time
---------------------------------------------------------------------------------------------
                                              0.868444   data required time
                                             -1.579612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711168   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104584    0.000822    0.555630 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016179    0.137529    0.465056    1.020687 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.137530    0.000203    1.020890 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036493    0.258977    0.311547    1.332437 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.258979    0.000477    1.332914 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007336    0.197883    0.185882    1.518796 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.197883    0.000162    1.518957 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003000    0.092015    0.078267    1.597225 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.092015    0.000031    1.597255 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.597255   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104584    0.000822    0.555630 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.805630   clock uncertainty
                                  0.000000    0.805630   clock reconvergence pessimism
                                  0.064108    0.869739   library hold time
                                              0.869739   data required time
---------------------------------------------------------------------------------------------
                                              0.869739   data required time
                                             -1.597255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727516   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102528    0.001410    0.554713 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015965    0.136318    0.463705    1.018418 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.136320    0.000305    1.018723 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014531    0.348720    0.236131    1.254854 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.348720    0.000267    1.255121 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022920    0.272960    0.289043    1.544165 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.272963    0.000450    1.544614 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006578    0.125501    0.099472    1.644087 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.125501    0.000162    1.644249 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.644249   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102528    0.001410    0.554713 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.804713   clock uncertainty
                                  0.000000    0.804713   clock reconvergence pessimism
                                  0.053796    0.858509   library hold time
                                              0.858509   data required time
---------------------------------------------------------------------------------------------
                                              0.858509   data required time
                                             -1.644249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785739   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005119    0.049776    0.021071    4.821071 v ref_clk (in)
                                                         ref_clk (net)
                      0.049776    0.000000    4.821071 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003215    0.065438    0.115467    4.936538 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.065438    0.000031    4.936569 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002919    0.066687    0.155378    5.091947 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.066687    0.000028    5.091975 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.091975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103127    0.001072    0.556447 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.806447   clock uncertainty
                                  0.000000    0.806447   clock reconvergence pessimism
                                  0.070348    0.876795   library hold time
                                              0.876795   data required time
---------------------------------------------------------------------------------------------
                                              0.876795   data required time
                                             -5.091975   data arrival time
---------------------------------------------------------------------------------------------
                                              4.215180   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242425    0.001009    5.977856 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.287692    0.305323    6.283179 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.287702    0.000920    6.284098 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.284098   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000810    0.560569 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.810569   clock uncertainty
                                  0.000000    0.810569   clock reconvergence pessimism
                                  0.006545    0.817114   library hold time
                                              0.817114   data required time
---------------------------------------------------------------------------------------------
                                              0.817114   data required time
                                             -6.284098   data arrival time
---------------------------------------------------------------------------------------------
                                              5.466984   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000966    0.556763 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011000    0.108354    0.442174    0.998937 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.108354    0.000201    0.999138 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073905    0.220037    0.275172    1.274310 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.220048    0.000883    1.275193 v debug_dco_word[13] (out)
                                              1.275193   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.275193   data arrival time
---------------------------------------------------------------------------------------------
                                              5.825193   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000504    0.555542 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011576    0.111565    0.444644    1.000186 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.111565    0.000319    1.000505 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074031    0.220367    0.276201    1.276706 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.220379    0.000911    1.277617 v debug_dco_word[22] (out)
                                              1.277617   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.277617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.827617   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000349    0.555387 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011842    0.113077    0.445857    1.001244 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.113077    0.000224    1.001468 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073544    0.219172    0.275836    1.277304 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.219182    0.000847    1.278151 v debug_dco_word[21] (out)
                                              1.278151   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.278151   data arrival time
---------------------------------------------------------------------------------------------
                                              5.828151   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104588    0.001364    0.556173 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011893    0.113411    0.446246    1.002419 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.113411    0.000200    1.002619 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073625    0.219373    0.276060    1.278679 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.219383    0.000848    1.279527 v debug_dco_word[14] (out)
                                              1.279527   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.279527   data arrival time
---------------------------------------------------------------------------------------------
                                              5.829527   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000575    0.564109 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010414    0.105061    0.441956    1.006066 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.105061    0.000192    1.006257 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073601    0.219278    0.273824    1.280082 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.219288    0.000847    1.280929 v debug_dco_word[11] (out)
                                              1.280929   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.280929   data arrival time
---------------------------------------------------------------------------------------------
                                              5.830929   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104588    0.000925    0.557714 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012373    0.116105    0.448334    1.006047 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.116105    0.000250    1.006297 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074303    0.221087    0.277838    1.284135 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.221099    0.000914    1.285050 v debug_dco_word[8] (out)
                                              1.285050   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.285050   data arrival time
---------------------------------------------------------------------------------------------
                                              5.835050   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102525    0.001084    0.554388 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013390    0.121822    0.452382    1.006770 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.121822    0.000299    1.007069 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073669    0.219520    0.278361    1.285431 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.219530    0.000829    1.286259 v debug_dco_word[17] (out)
                                              1.286259   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.286259   data arrival time
---------------------------------------------------------------------------------------------
                                              5.836259   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104589    0.001098    0.557887 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012460    0.116515    0.448670    1.006557 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.116515    0.000356    1.006913 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074821    0.222402    0.278731    1.285645 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.222416    0.000994    1.286639 v debug_dco_word[9] (out)
                                              1.286639   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.286639   data arrival time
---------------------------------------------------------------------------------------------
                                              5.836639   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104586    0.001141    0.555950 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013936    0.124900    0.455220    1.011170 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.124900    0.000256    1.011425 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073968    0.220260    0.279605    1.291030 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.220272    0.000910    1.291940 v debug_dco_word[15] (out)
                                              1.291940   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.291940   data arrival time
---------------------------------------------------------------------------------------------
                                              5.841940   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000658    0.562855 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013082    0.120096    0.453461    1.016316 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.120096    0.000154    1.016470 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075301    0.222946    0.280057    1.296527 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.222982    0.001588    1.298116 v debug_dco_word[26] (out)
                                              1.298116   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.298116   data arrival time
---------------------------------------------------------------------------------------------
                                              5.848116   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104584    0.000822    0.555630 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016179    0.137529    0.465056    1.020687 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.137531    0.000353    1.021039 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073511    0.219202    0.282229    1.303269 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.219212    0.000827    1.304096 v debug_dco_word[19] (out)
                                              1.304096   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.304096   data arrival time
---------------------------------------------------------------------------------------------
                                              5.854096   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000877    0.560048 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020206    0.160864    0.483377    1.043425 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.160868    0.000740    1.044166 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075670    0.224795    0.291816    1.335982 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.224808    0.000952    1.336934 v debug_dco_word[29] (out)
                                              1.336934   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.336934   data arrival time
---------------------------------------------------------------------------------------------
                                              5.886935   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000634    0.550943 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024866    0.188410    0.500007    1.050950 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.188413    0.000449    1.051399 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074560    0.222103    0.297376    1.348776 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.222112    0.000786    1.349562 v debug_dco_word[25] (out)
                                              1.349562   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.349562   data arrival time
---------------------------------------------------------------------------------------------
                                              5.899562   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000636    0.558871 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025143    0.190059    0.502823    1.061694 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.190062    0.000464    1.062158 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074501    0.221760    0.297231    1.359389 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.221789    0.001410    1.360799 v debug_dco_word[4] (out)
                                              1.360799   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.360799   data arrival time
---------------------------------------------------------------------------------------------
                                              5.910799   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000651    0.555689 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026075    0.195611    0.506085    1.061774 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.195614    0.000501    1.062276 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075167    0.222914    0.299682    1.361958 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.222952    0.001608    1.363566 v debug_dco_word[23] (out)
                                              1.363566   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.363566   data arrival time
---------------------------------------------------------------------------------------------
                                              5.913566   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000695    0.551005 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027886    0.206405    0.512344    1.063349 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.206408    0.000472    1.063820 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074583    0.222235    0.302133    1.365953 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.222244    0.000800    1.366753 v debug_dco_word[24] (out)
                                              1.366753   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.366753   data arrival time
---------------------------------------------------------------------------------------------
                                              5.916753   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000935    0.556731 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026855    0.200280    0.509362    1.066093 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.200281    0.000380    1.066473 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.222001    0.300305    1.366778 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.222013    0.000944    1.367722 v debug_dco_word[12] (out)
                                              1.367722   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.367722   data arrival time
---------------------------------------------------------------------------------------------
                                              5.917723   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000869    0.560628 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026283    0.196802    0.507960    1.068589 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.196810    0.000758    1.069347 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073716    0.219954    0.298134    1.367481 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.219965    0.000868    1.368349 v lock_detect (out)
                                              1.368349   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.368349   data arrival time
---------------------------------------------------------------------------------------------
                                              5.918349   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102526    0.001206    0.554510 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027836    0.206102    0.512969    1.067479 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.206104    0.000458    1.067937 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073495    0.219466    0.300241    1.368178 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.219476    0.000827    1.369004 v debug_dco_word[16] (out)
                                              1.369004   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.369004   data arrival time
---------------------------------------------------------------------------------------------
                                              5.919004   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000364    0.553782 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028416    0.209571    0.515243    1.069025 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.209574    0.000474    1.069499 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074024    0.220782    0.301987    1.371486 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.220793    0.000885    1.372371 v debug_dco_word[20] (out)
                                              1.372371   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.372371   data arrival time
---------------------------------------------------------------------------------------------
                                              5.922371   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242412    0.000242    5.977089 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.266127    0.292196    6.269285 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.266129    0.000476    6.269761 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.244039    0.341591    6.611351 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.244048    0.000858    6.612210 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003397    0.069151    0.197156    6.809366 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.069151    0.000036    6.809402 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.809402   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109785    0.001764    0.561523 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.811523   clock uncertainty
                                  0.000000    0.811523   clock reconvergence pessimism
                                  0.071095    0.882618   library hold time
                                              0.882618   data required time
---------------------------------------------------------------------------------------------
                                              0.882618   data required time
                                             -6.809402   data arrival time
---------------------------------------------------------------------------------------------
                                              5.926784   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103933    0.000323    0.556119 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029194    0.214221    0.518773    1.074892 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.214224    0.000544    1.075436 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074343    0.221615    0.303706    1.379141 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.221627    0.000915    1.380057 v debug_dco_word[10] (out)
                                              1.380057   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.380057   data arrival time
---------------------------------------------------------------------------------------------
                                              5.930057   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000786    0.562983 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029059    0.213385    0.520220    1.083202 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.213391    0.000733    1.083935 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074383    0.221770    0.303694    1.387629 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.221777    0.000733    1.388362 v debug_dco_word[27] (out)
                                              1.388362   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.388362   data arrival time
---------------------------------------------------------------------------------------------
                                              5.938363   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103123    0.000332    0.555707 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031074    0.225470    0.526209    1.081917 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.225476    0.000765    1.082681 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074806    0.222959    0.307360    1.390041 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.222966    0.000700    1.390741 v debug_dco_word[1] (out)
                                              1.390741   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.390741   data arrival time
---------------------------------------------------------------------------------------------
                                              5.940742   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000510    0.558745 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030595    0.222561    0.524794    1.083540 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.222570    0.000895    1.084435 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074657    0.221813    0.305934    1.390369 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.221844    0.001464    1.391832 v debug_dco_word[3] (out)
                                              1.391832   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.391832   data arrival time
---------------------------------------------------------------------------------------------
                                              5.941833   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000382    0.558617 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031141    0.225837    0.527017    1.085634 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.225845    0.000852    1.086486 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074210    0.221432    0.306481    1.392967 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.221439    0.000692    1.393659 v debug_dco_word[2] (out)
                                              1.393659   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.393659   data arrival time
---------------------------------------------------------------------------------------------
                                              5.943659   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000797    0.557586 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.035713    0.253118    0.545584    1.103171 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.253174    0.000442    1.103613 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074251    0.221832    0.312670    1.416283 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.221839    0.000698    1.416981 v debug_dco_word[7] (out)
                                              1.416981   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.416981   data arrival time
---------------------------------------------------------------------------------------------
                                              5.966981   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.001054    0.560225 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036204    0.256052    0.548166    1.108391 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.256130    0.001414    1.109804 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.220017    0.312055    1.421860 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.220026    0.000814    1.422674 v debug_dco_word[31] (out)
                                              1.422674   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.422674   data arrival time
---------------------------------------------------------------------------------------------
                                              5.972673   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000998    0.560169 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.041787    0.291311    0.570546    1.130715 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.291329    0.001322    1.132038 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073698    0.220811    0.320218    1.452256 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.220821    0.000829    1.453085 v debug_dco_word[30] (out)
                                              1.453085   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.453085   data arrival time
---------------------------------------------------------------------------------------------
                                              6.003085   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000825    0.559996 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044143    0.306052    0.579463    1.139459 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.306090    0.001933    1.141392 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075318    0.224370    0.325674    1.467066 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.224404    0.001538    1.468604 v debug_dco_word[28] (out)
                                              1.468604   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.468604   data arrival time
---------------------------------------------------------------------------------------------
                                              6.018604   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000660    0.554510 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012068    0.114403    0.446340    1.000851 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.114403    0.000094    1.000945 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024981    0.189708    0.257477    1.258421 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.189710    0.000336    1.258758 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074370    0.221642    0.297470    1.556227 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.221649    0.000701    1.556929 v debug_dco_word[6] (out)
                                              1.556929   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.556929   data arrival time
---------------------------------------------------------------------------------------------
                                              6.106928   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000787    0.554637 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012163    0.114930    0.446732    1.001368 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.114930    0.000179    1.001548 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029881    0.219095    0.277536    1.279084 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.219098    0.000495    1.279579 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074749    0.222029    0.305299    1.584878 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.222059    0.001440    1.586318 v debug_dco_word[5] (out)
                                              1.586318   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.586318   data arrival time
---------------------------------------------------------------------------------------------
                                              6.136318   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000939    0.556314 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011041    0.108602    0.442232    0.998546 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.108602    0.000089    0.998635 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021607    0.238350    0.246202    1.244837 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.238352    0.000331    1.245167 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006401    0.097620    0.180623    1.425790 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.097620    0.000120    1.425910 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076607    0.226172    0.276230    1.702140 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.226213    0.001706    1.703845 v debug_dco_word[0] (out)
                                              1.703845   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.703845   data arrival time
---------------------------------------------------------------------------------------------
                                              6.253845   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000787    0.554090 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004731    0.072785    0.411453    0.965544 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.072785    0.000053    0.965596 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015800    0.182014    0.201409    1.167006 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.182015    0.000216    1.167221 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026737    0.200632    0.286502    1.453724 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.200635    0.000406    1.454129 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074326    0.221509    0.300102    1.754231 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.221521    0.000916    1.755147 v debug_dco_word[18] (out)
                                              1.755147   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.755147   data arrival time
---------------------------------------------------------------------------------------------
                                              6.305147   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000974    0.560144 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005761    0.078498    0.418344    0.978489 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.078498    0.000116    0.978605 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019048    0.212942    0.222813    1.201418 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.212944    0.000320    1.201738 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020906    0.231872    0.265474    1.467212 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.231876    0.000518    1.467730 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025543    0.277595    0.297494    1.765224 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.277598    0.000577    1.765801 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010250    0.133594    0.212069    1.977870 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.133595    0.000236    1.978106 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020045    0.223048    0.242262    2.220368 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.223049    0.000330    2.220698 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073395    0.219336    0.304428    2.525126 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.219345    0.000793    2.525919 v pll_out (out)
                                              2.525919   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.525919   data arrival time
---------------------------------------------------------------------------------------------
                                              7.075919   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361579    0.000174    7.527277 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.265549    0.312362    7.839639 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.265558    0.000884    7.840522 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.248667    0.285185    8.125708 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.248668    0.000252    8.125959 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.169202    0.231234    8.357193 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.169202    0.000099    8.357292 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028163    0.303198    0.299888    8.657180 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.303202    0.000627    8.657807 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.006998    0.444873    0.329020    8.986828 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.444873    0.000151    8.986979 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003068    0.224345    0.150340    9.137319 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.224345    0.000031    9.137350 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.137350   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102526    0.001206   24.554508 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304510   clock uncertainty
                                  0.000000   24.304510   clock reconvergence pessimism
                                 -0.168966   24.135544   library setup time
                                             24.135544   data required time
---------------------------------------------------------------------------------------------
                                             24.135544   data required time
                                             -9.137350   data arrival time
---------------------------------------------------------------------------------------------
                                             14.998194   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370554    0.000578    8.541552 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027835    0.324991    0.322357    8.863909 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.324991    0.000318    8.864227 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007336    0.254069    0.143644    9.007871 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.254069    0.000162    9.008033 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003000    0.193852    0.167857    9.175890 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.193852    0.000030    9.175920 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.175920   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003944   24.350063 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204745   24.554810 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104584    0.000821   24.555630 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305630   clock uncertainty
                                  0.000000   24.305630   clock reconvergence pessimism
                                 -0.130995   24.174637   library setup time
                                             24.174637   data required time
---------------------------------------------------------------------------------------------
                                             24.174637   data required time
                                             -9.175920   data arrival time
---------------------------------------------------------------------------------------------
                                             14.998715   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359881    0.000634    8.546569 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031362    0.365913    0.329368    8.875937 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.365913    0.000290    8.876227 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005880    0.141762    0.085489    8.961716 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.141762    0.000118    8.961834 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003289    0.259234    0.165761    9.127595 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.259234    0.000035    9.127629 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.127629   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003824   24.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773   24.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000476   24.555195 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305195   clock uncertainty
                                  0.000000   24.305195   clock reconvergence pessimism
                                 -0.134392   24.170803   library setup time
                                             24.170803   data required time
---------------------------------------------------------------------------------------------
                                             24.170803   data required time
                                             -9.127629   data arrival time
---------------------------------------------------------------------------------------------
                                             15.043174   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359877    0.000171    8.546105 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026572    0.315227    0.299688    8.845794 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.315228    0.000318    8.846111 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007050    0.188949    0.093658    8.939769 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.188949    0.000149    8.939919 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004511    0.274233    0.189035    9.128954 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.274233    0.000089    9.129043 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.129043   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000826   24.559996 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.309996   clock uncertainty
                                  0.000000   24.309996   clock reconvergence pessimism
                                 -0.133289   24.176708   library setup time
                                             24.176708   data required time
---------------------------------------------------------------------------------------------
                                             24.176708   data required time
                                             -9.129043   data arrival time
---------------------------------------------------------------------------------------------
                                             15.047665   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359881    0.000634    8.546569 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031362    0.365913    0.329368    8.875937 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.365917    0.000694    8.876631 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004842    0.134367    0.077232    8.953862 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.134367    0.000090    8.953952 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003228    0.255297    0.163102    9.117053 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.255297    0.000033    9.117086 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.117086   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004569   24.350689 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620   24.550308 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000632   24.550941 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300941   clock uncertainty
                                  0.000000   24.300941   clock reconvergence pessimism
                                 -0.135954   24.164989   library setup time
                                             24.164989   data required time
---------------------------------------------------------------------------------------------
                                             24.164989   data required time
                                             -9.117086   data arrival time
---------------------------------------------------------------------------------------------
                                             15.047903   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370554    0.000578    8.541552 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027835    0.324991    0.322357    8.863909 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.324995    0.000618    8.864527 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005987    0.144492    0.085774    8.950301 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.144492    0.000121    8.950422 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002865    0.250111    0.163239    9.113661 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.250111    0.000028    9.113688 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.113688   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000362   24.553780 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.303782   clock uncertainty
                                  0.000000   24.303782   clock reconvergence pessimism
                                 -0.134792   24.168989   library setup time
                                             24.168989   data required time
---------------------------------------------------------------------------------------------
                                             24.168989   data required time
                                             -9.113688   data arrival time
---------------------------------------------------------------------------------------------
                                             15.055300   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370560    0.001025    8.541999 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026769    0.317325    0.301502    8.843500 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.317329    0.000642    8.844143 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007155    0.159733    0.094500    8.938643 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.159733    0.000155    8.938798 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003372    0.255766    0.171691    9.110489 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.255766    0.000063    9.110552 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.110552   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004544   24.350664 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373   24.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000503   24.555540 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305542   clock uncertainty
                                  0.000000   24.305542   clock reconvergence pessimism
                                 -0.134468   24.171072   library setup time
                                             24.171072   data required time
---------------------------------------------------------------------------------------------
                                             24.171072   data required time
                                             -9.110552   data arrival time
---------------------------------------------------------------------------------------------
                                             15.060522   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370554    0.000578    8.541552 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027835    0.324991    0.322357    8.863909 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.324994    0.000490    8.864399 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005744    0.300238    0.093408    8.957808 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.300238    0.000109    8.957916 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003924    0.149123    0.151730    9.109647 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.149123    0.000044    9.109690 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.109690   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000375   24.553793 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.303793   clock uncertainty
                                  0.000000   24.303793   clock reconvergence pessimism
                                 -0.126966   24.176826   library setup time
                                             24.176826   data required time
---------------------------------------------------------------------------------------------
                                             24.176826   data required time
                                             -9.109690   data arrival time
---------------------------------------------------------------------------------------------
                                             15.067138   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370560    0.001025    8.541999 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026769    0.317325    0.301502    8.843500 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.317330    0.000717    8.844217 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005181    0.135488    0.079568    8.923785 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.135488    0.000100    8.923886 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002905    0.251188    0.160893    9.084779 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.251188    0.000028    9.084807 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.084807   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004544   24.350664 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373   24.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000348   24.555386 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305387   clock uncertainty
                                  0.000000   24.305387   clock reconvergence pessimism
                                 -0.134389   24.170998   library setup time
                                             24.170998   data required time
---------------------------------------------------------------------------------------------
                                             24.170998   data required time
                                             -9.084807   data arrival time
---------------------------------------------------------------------------------------------
                                             15.086190   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359877    0.000171    8.546105 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026572    0.315227    0.299688    8.845794 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.315230    0.000580    8.846374 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004883    0.136527    0.077320    8.923694 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.136527    0.000049    8.923743 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003095    0.252529    0.162693    9.086436 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.252529    0.000030    9.086466 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.086466   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004366   24.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710   24.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000785   24.562983 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.312983   clock uncertainty
                                  0.000000   24.312983   clock reconvergence pessimism
                                 -0.131897   24.181086   library setup time
                                             24.181086   data required time
---------------------------------------------------------------------------------------------
                                             24.181086   data required time
                                             -9.086466   data arrival time
---------------------------------------------------------------------------------------------
                                             15.094621   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359881    0.000634    8.546569 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031362    0.365913    0.329368    8.875937 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.365918    0.000791    8.876728 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004855    0.134460    0.077335    8.954062 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.134460    0.000091    8.954154 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003194    0.165937    0.117300    9.071454 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.165937    0.000058    9.071512 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.071512   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004569   24.350689 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620   24.550308 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000741   24.551050 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301050   clock uncertainty
                                  0.000000   24.301050   clock reconvergence pessimism
                                 -0.129746   24.171305   library setup time
                                             24.171305   data required time
---------------------------------------------------------------------------------------------
                                             24.171305   data required time
                                             -9.071512   data arrival time
---------------------------------------------------------------------------------------------
                                             15.099793   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359877    0.000171    8.546105 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026572    0.315227    0.299688    8.845794 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.315229    0.000494    8.846288 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007094    0.243276    0.102638    8.948925 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.243276    0.000155    8.949080 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003989    0.137751    0.137561    9.086642 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.137751    0.000073    9.086715 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.086715   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004366   24.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710   24.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000556   24.562752 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.312754   clock uncertainty
                                  0.000000   24.312754   clock reconvergence pessimism
                                 -0.122951   24.189802   library setup time
                                             24.189802   data required time
---------------------------------------------------------------------------------------------
                                             24.189802   data required time
                                             -9.086715   data arrival time
---------------------------------------------------------------------------------------------
                                             15.103087   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370554    0.000578    8.541552 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027835    0.324991    0.322357    8.863909 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.324995    0.000621    8.864530 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004624    0.124623    0.075391    8.939921 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.124623    0.000047    8.939968 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005037    0.186056    0.128685    9.068653 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.186056    0.000105    9.068758 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.068758   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000341   24.553759 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.303761   clock uncertainty
                                  0.000000   24.303761   clock reconvergence pessimism
                                 -0.130790   24.172970   library setup time
                                             24.172970   data required time
---------------------------------------------------------------------------------------------
                                             24.172970   data required time
                                             -9.068758   data arrival time
---------------------------------------------------------------------------------------------
                                             15.104214   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370560    0.001025    8.541999 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026769    0.317325    0.301502    8.843500 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.317326    0.000327    8.843827 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005405    0.200361    0.090858    8.934686 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.200361    0.000059    8.934744 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003059    0.120641    0.119194    9.053937 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.120641    0.000031    9.053968 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.053968   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004544   24.350664 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373   24.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000650   24.555689 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305689   clock uncertainty
                                  0.000000   24.305689   clock reconvergence pessimism
                                 -0.123615   24.182074   library setup time
                                             24.182074   data required time
---------------------------------------------------------------------------------------------
                                             24.182074   data required time
                                             -9.053968   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128105   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370560    0.001025    8.541999 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026769    0.317325    0.301502    8.843500 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.317327    0.000487    8.843987 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005303    0.127700    0.080513    8.924500 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.127700    0.000060    8.924560 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003366    0.163424    0.116653    9.041213 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.163424    0.000062    9.041276 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.041276   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000677   24.554094 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304096   clock uncertainty
                                  0.000000   24.304096   clock reconvergence pessimism
                                 -0.128447   24.175650   library setup time
                                             24.175650   data required time
---------------------------------------------------------------------------------------------
                                             24.175650   data required time
                                             -9.041276   data arrival time
---------------------------------------------------------------------------------------------
                                             15.134373   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359877    0.000171    8.546105 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026572    0.315227    0.299688    8.845794 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.315231    0.000646    8.846439 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005129    0.126037    0.079178    8.925618 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.126037    0.000057    8.925674 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004247    0.175419    0.122988    9.048662 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.175419    0.000083    9.048745 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.048745   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004366   24.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710   24.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114475    0.001133   24.563330 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.313332   clock uncertainty
                                  0.000000   24.313332   clock reconvergence pessimism
                                 -0.126768   24.186563   library setup time
                                             24.186563   data required time
---------------------------------------------------------------------------------------------
                                             24.186563   data required time
                                             -9.048745   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137818   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268825    0.000252    8.213511 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.182108    0.224841    8.438352 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.182108    0.000099    8.438450 ^ fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028163    0.328011    0.298860    8.737310 ^ fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.328012    0.000384    8.737695 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005881    0.133983    0.085024    8.822719 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.133983    0.000066    8.822784 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003704    0.258249    0.179886    9.002671 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.258249    0.000071    9.002742 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.002742   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003944   24.350063 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204745   24.554810 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104587    0.001181   24.555990 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305990   clock uncertainty
                                  0.000000   24.305990   clock reconvergence pessimism
                                 -0.134334   24.171658   library setup time
                                             24.171658   data required time
---------------------------------------------------------------------------------------------
                                             24.171658   data required time
                                             -9.002742   data arrival time
---------------------------------------------------------------------------------------------
                                             15.168916   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361579    0.000174    7.527277 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.265549    0.312362    7.839639 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.265549    0.000149    7.839787 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.265877    0.295917    8.135705 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.265884    0.000768    8.136473 v fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.225864    0.328995    8.465467 v fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.225870    0.000634    8.466102 v fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031362    0.228606    0.319226    8.785327 v fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.228610    0.000564    8.785892 v _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003488    0.302061    0.207961    8.993853 ^ _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.302061    0.000065    8.993917 ^ _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.993917   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004544   24.350664 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373   24.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000488   24.555527 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305527   clock uncertainty
                                  0.000000   24.305527   clock reconvergence pessimism
                                 -0.135272   24.170256   library setup time
                                             24.170256   data required time
---------------------------------------------------------------------------------------------
                                             24.170256   data required time
                                             -8.993917   data arrival time
---------------------------------------------------------------------------------------------
                                             15.176339   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340812    0.000338    7.966723 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042787    0.487238    0.399318    8.366041 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.487244    0.001003    8.367044 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029652    0.348484    0.322927    8.689971 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.348488    0.000653    8.690623 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005074    0.208069    0.130052    8.820675 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.208069    0.000095    8.820770 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002933    0.277459    0.168787    8.989557 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.277459    0.000029    8.989586 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.989586   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005278   24.351398 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397   24.555794 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000936   24.556730 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306732   clock uncertainty
                                  0.000000   24.306732   clock reconvergence pessimism
                                 -0.134821   24.171909   library setup time
                                             24.171909   data required time
---------------------------------------------------------------------------------------------
                                             24.171909   data required time
                                             -8.989586   data arrival time
---------------------------------------------------------------------------------------------
                                             15.182323   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340812    0.000338    7.966723 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042787    0.487238    0.399318    8.366041 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.487244    0.001003    8.367044 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029652    0.348484    0.322927    8.689971 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.348486    0.000509    8.690479 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007648    0.158776    0.098809    8.789289 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.158776    0.000171    8.789460 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002806    0.247674    0.167010    8.956470 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.247674    0.000028    8.956497 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.956497   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003944   24.350063 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204745   24.554810 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104588    0.001364   24.556173 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306173   clock uncertainty
                                  0.000000   24.306173   clock reconvergence pessimism
                                 -0.134148   24.172026   library setup time
                                             24.172026   data required time
---------------------------------------------------------------------------------------------
                                             24.172026   data required time
                                             -8.956497   data arrival time
---------------------------------------------------------------------------------------------
                                             15.215527   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268825    0.000252    8.213511 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.182108    0.224841    8.438352 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.182108    0.000266    8.438618 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021598    0.258386    0.257806    8.696424 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.258387    0.000322    8.696747 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006684    0.125483    0.089782    8.786529 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.125483    0.000143    8.786672 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003756    0.261700    0.164648    8.951319 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.261700    0.000041    8.951360 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.951360   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000787   24.554089 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304090   clock uncertainty
                                  0.000000   24.304090   clock reconvergence pessimism
                                 -0.134879   24.169210   library setup time
                                             24.169210   data required time
---------------------------------------------------------------------------------------------
                                             24.169210   data required time
                                             -8.951360   data arrival time
---------------------------------------------------------------------------------------------
                                             15.217851   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361579    0.000174    7.527277 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.265549    0.312362    7.839639 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.265558    0.000884    7.840522 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.248667    0.285185    8.125708 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.248668    0.000252    8.125959 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.169202    0.231234    8.357193 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.169202    0.000099    8.357292 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028163    0.303198    0.299888    8.657180 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.303201    0.000557    8.657737 v _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005013    0.265508    0.229922    8.887659 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.265508    0.000050    8.887709 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002985    0.102645    0.063500    8.951209 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.102645    0.000029    8.951239 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.951239   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003944   24.350063 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204745   24.554810 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104586    0.001140   24.555948 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305950   clock uncertainty
                                  0.000000   24.305950   clock reconvergence pessimism
                                 -0.130848   24.175102   library setup time
                                             24.175102   data required time
---------------------------------------------------------------------------------------------
                                             24.175102   data required time
                                             -8.951239   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223864   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268825    0.000252    8.213511 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.182108    0.224841    8.438352 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.182108    0.000266    8.438618 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021598    0.258386    0.257806    8.696424 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.258386    0.000211    8.696635 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005522    0.152772    0.081553    8.778189 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.152772    0.000107    8.778296 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003060    0.252594    0.167211    8.945507 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.252594    0.000030    8.945537 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.945537   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102525    0.001085   24.554388 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304388   clock uncertainty
                                  0.000000   24.304388   clock reconvergence pessimism
                                 -0.134722   24.169666   library setup time
                                             24.169666   data required time
---------------------------------------------------------------------------------------------
                                             24.169666   data required time
                                             -8.945537   data arrival time
---------------------------------------------------------------------------------------------
                                             15.224128   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340812    0.000338    7.966723 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042787    0.487238    0.399318    8.366041 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.487244    0.001003    8.367044 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029652    0.348484    0.322927    8.689971 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.348490    0.000819    8.690789 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005372    0.303133    0.090520    8.781309 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.303133    0.000106    8.781415 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003567    0.146471    0.149716    8.931130 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.146471    0.000067    8.931197 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              8.931197   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004896   24.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518   24.563534 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000583   24.564117 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 -0.250000   24.314117   clock uncertainty
                                  0.000000   24.314117   clock reconvergence pessimism
                                 -0.131547   24.182571   library setup time
                                             24.182571   data required time
---------------------------------------------------------------------------------------------
                                             24.182571   data required time
                                             -8.931197   data arrival time
---------------------------------------------------------------------------------------------
                                             15.251374   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268825    0.000252    8.213511 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.182108    0.224841    8.438352 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.182108    0.000266    8.438618 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021598    0.258386    0.257806    8.696424 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.258386    0.000199    8.696623 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006151    0.147352    0.086003    8.782626 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.147352    0.000127    8.782753 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003965    0.173758    0.127076    8.909829 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.173758    0.000076    8.909906 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.909906   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000753   24.554056 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304056   clock uncertainty
                                  0.000000   24.304056   clock reconvergence pessimism
                                 -0.129407   24.174648   library setup time
                                             24.174648   data required time
---------------------------------------------------------------------------------------------
                                             24.174648   data required time
                                             -8.909906   data arrival time
---------------------------------------------------------------------------------------------
                                             15.264743   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340812    0.000338    7.966723 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042787    0.487238    0.399318    8.366041 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.487244    0.001003    8.367044 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029652    0.348484    0.322927    8.689971 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.348484    0.000331    8.690302 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005737    0.141023    0.084167    8.774469 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.141023    0.000064    8.774533 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003538    0.163171    0.121894    8.896427 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.163171    0.000068    8.896495 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.896495   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102529    0.001474   24.554777 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304777   clock uncertainty
                                  0.000000   24.304777   clock reconvergence pessimism
                                 -0.128310   24.176468   library setup time
                                             24.176468   data required time
---------------------------------------------------------------------------------------------
                                             24.176468   data required time
                                             -8.896495   data arrival time
---------------------------------------------------------------------------------------------
                                             15.279973   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370551    0.000206    8.541180 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005571    0.227275    0.155163    8.696342 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.227275    0.000060    8.696402 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004560    0.201923    0.170679    8.867081 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.201923    0.000092    8.867173 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.867173   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003824   24.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773   24.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000444   24.555162 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305162   clock uncertainty
                                  0.000000   24.305162   clock reconvergence pessimism
                                 -0.131867   24.173296   library setup time
                                             24.173296   data required time
---------------------------------------------------------------------------------------------
                                             24.173296   data required time
                                             -8.867173   data arrival time
---------------------------------------------------------------------------------------------
                                             15.306121   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340829    0.001303    7.967688 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011118    0.151284    0.215283    8.182971 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.151284    0.000126    8.183097 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030706    0.358750    0.308556    8.491652 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.358767    0.001353    8.493006 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008300    0.239415    0.151606    8.644611 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.239415    0.000190    8.644801 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004884    0.332108    0.191331    8.836132 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.332108    0.000100    8.836232 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.836232   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104588    0.000925   24.557713 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307714   clock uncertainty
                                  0.000000   24.307714   clock reconvergence pessimism
                                 -0.135628   24.172085   library setup time
                                             24.172085   data required time
---------------------------------------------------------------------------------------------
                                             24.172085   data required time
                                             -8.836232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.335854   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287425    0.000451    8.223968 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029303    0.340272    0.321057    8.545025 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.340274    0.000493    8.545517 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005719    0.170654    0.083906    8.629424 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.170654    0.000115    8.629539 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003769    0.261694    0.177977    8.807515 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.261694    0.000070    8.807585 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.807585   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000998   24.560167 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310169   clock uncertainty
                                  0.000000   24.310169   clock reconvergence pessimism
                                 -0.133055   24.177114   library setup time
                                             24.177114   data required time
---------------------------------------------------------------------------------------------
                                             24.177114   data required time
                                             -8.807585   data arrival time
---------------------------------------------------------------------------------------------
                                             15.369530   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287427    0.000605    8.224121 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028820    0.338810    0.309430    8.533551 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.338813    0.000582    8.534133 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005773    0.135431    0.084325    8.618458 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.135431    0.000063    8.618522 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003677    0.257935    0.180110    8.798632 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.257935    0.000068    8.798699 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.798699   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003824   24.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773   24.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000650   24.555368 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305368   clock uncertainty
                                  0.000000   24.305368   clock reconvergence pessimism
                                 -0.134369   24.171000   library setup time
                                             24.171000   data required time
---------------------------------------------------------------------------------------------
                                             24.171000   data required time
                                             -8.798699   data arrival time
---------------------------------------------------------------------------------------------
                                             15.372301   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286514    0.000884    7.934548 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.268825    0.278710    8.213258 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.268832    0.000768    8.214026 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031824    0.370551    0.326947    8.540974 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.370559    0.000988    8.541961 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004737    0.134567    0.076430    8.618392 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.134567    0.000044    8.618436 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003714    0.258404    0.180144    8.798580 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.258404    0.000068    8.798648 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.798648   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004544   24.350664 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373   24.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000625   24.555662 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305664   clock uncertainty
                                  0.000000   24.305664   clock reconvergence pessimism
                                 -0.134514   24.171150   library setup time
                                             24.171150   data required time
---------------------------------------------------------------------------------------------
                                             24.171150   data required time
                                             -8.798648   data arrival time
---------------------------------------------------------------------------------------------
                                             15.372500   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287425    0.000451    8.223968 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029303    0.340272    0.321057    8.545025 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.340274    0.000526    8.545550 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005195    0.131635    0.079853    8.625403 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.131635    0.000098    8.625502 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003193    0.251335    0.175144    8.800646 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.251335    0.000033    8.800678 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.800678   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001283   24.560452 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310453   clock uncertainty
                                  0.000000   24.310453   clock reconvergence pessimism
                                 -0.132861   24.177591   library setup time
                                             24.177591   data required time
---------------------------------------------------------------------------------------------
                                             24.177591   data required time
                                             -8.800678   data arrival time
---------------------------------------------------------------------------------------------
                                             15.376913   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287425    0.000451    8.223968 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029303    0.340272    0.321057    8.545025 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.340274    0.000451    8.545476 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005478    0.157257    0.082044    8.627520 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.157257    0.000103    8.627623 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003368    0.256912    0.170935    8.798557 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.256912    0.000035    8.798593 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.798593   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.001053   24.560223 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310225   clock uncertainty
                                  0.000000   24.310225   clock reconvergence pessimism
                                 -0.132966   24.177258   library setup time
                                             24.177258   data required time
---------------------------------------------------------------------------------------------
                                             24.177258   data required time
                                             -8.798593   data arrival time
---------------------------------------------------------------------------------------------
                                             15.378666   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361579    0.000174    7.527277 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.265549    0.312362    7.839639 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.265549    0.000149    7.839787 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.265877    0.295917    8.135705 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.265880    0.000451    8.136156 v fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029303    0.314781    0.326477    8.462632 v fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.314784    0.000543    8.463175 v _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005019    0.162119    0.163991    8.627166 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.162119    0.000094    8.627260 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003333    0.170960    0.142028    8.769288 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.170960    0.000036    8.769323 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.769323   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000878   24.560047 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310047   clock uncertainty
                                  0.000000   24.310047   clock reconvergence pessimism
                                 -0.150724   24.159325   library setup time
                                             24.159325   data required time
---------------------------------------------------------------------------------------------
                                             24.159325   data required time
                                             -8.769323   data arrival time
---------------------------------------------------------------------------------------------
                                             15.390001   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287427    0.000605    8.224121 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028820    0.338810    0.309430    8.533551 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.338811    0.000405    8.533956 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005458    0.133193    0.081887    8.615844 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.133193    0.000059    8.615902 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003192    0.259096    0.162470    8.778372 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.259096    0.000033    8.778405 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.778405   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003824   24.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773   24.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104414    0.000577   24.555296 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305296   clock uncertainty
                                  0.000000   24.305296   clock reconvergence pessimism
                                 -0.134389   24.170906   library setup time
                                             24.170906   data required time
---------------------------------------------------------------------------------------------
                                             24.170906   data required time
                                             -8.778405   data arrival time
---------------------------------------------------------------------------------------------
                                             15.392502   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287429    0.000768    8.224284 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.359877    0.321650    8.545935 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.359890    0.001202    8.547136 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004990    0.134191    0.078378    8.625515 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.134191    0.000092    8.625607 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003090    0.252769    0.161961    8.787568 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.252769    0.000031    8.787600 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.787600   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004366   24.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710   24.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000657   24.562853 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.312855   clock uncertainty
                                  0.000000   24.312855   clock reconvergence pessimism
                                 -0.131902   24.180954   library setup time
                                             24.180954   data required time
---------------------------------------------------------------------------------------------
                                             24.180954   data required time
                                             -8.787600   data arrival time
---------------------------------------------------------------------------------------------
                                             15.393354   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340829    0.001303    7.967688 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011118    0.151284    0.215283    8.182971 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.151284    0.000126    8.183097 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030706    0.358750    0.308556    8.491652 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.358765    0.001304    8.492957 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007191    0.159483    0.095754    8.588711 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.159483    0.000154    8.588864 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003675    0.262201    0.173976    8.762839 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.262201    0.000069    8.762909 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.762909   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104589    0.001100   24.557888 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307888   clock uncertainty
                                  0.000000   24.307888   clock reconvergence pessimism
                                 -0.134403   24.173485   library setup time
                                             24.173485   data required time
---------------------------------------------------------------------------------------------
                                             24.173485   data required time
                                             -8.762909   data arrival time
---------------------------------------------------------------------------------------------
                                             15.410577   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287427    0.000605    8.224121 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028820    0.338810    0.309430    8.533551 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.338811    0.000387    8.533938 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006336    0.139444    0.088665    8.622603 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.139444    0.000133    8.622737 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003065    0.163070    0.117760    8.740497 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.163070    0.000029    8.740526 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.740526   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001315   24.560484 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310486   clock uncertainty
                                  0.000000   24.310486   clock reconvergence pessimism
                                 -0.126489   24.183996   library setup time
                                             24.183996   data required time
---------------------------------------------------------------------------------------------
                                             24.183996   data required time
                                             -8.740526   data arrival time
---------------------------------------------------------------------------------------------
                                             15.443469   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340829    0.001303    7.967688 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011118    0.151284    0.215283    8.182971 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.151284    0.000126    8.183097 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030706    0.358750    0.308556    8.491652 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.358764    0.001219    8.492872 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006707    0.202209    0.100409    8.593281 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.202209    0.000139    8.593420 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003872    0.128541    0.125453    8.718873 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.128541    0.000075    8.718947 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.718947   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000798   24.557585 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307587   clock uncertainty
                                  0.000000   24.307587   clock reconvergence pessimism
                                 -0.124260   24.183327   library setup time
                                             24.183327   data required time
---------------------------------------------------------------------------------------------
                                             24.183327   data required time
                                             -8.718947   data arrival time
---------------------------------------------------------------------------------------------
                                             15.464378   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361590    0.001153    7.528255 v fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.315641    0.343429    7.871685 v fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.315642    0.000338    7.872023 v fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042787    0.299442    0.392022    8.264045 v fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.299462    0.001386    8.265431 v _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008504    0.459148    0.339905    8.605336 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.459148    0.000268    8.605604 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003002    0.136689    0.091651    8.697255 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.136689    0.000029    8.697285 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.697285   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000473   24.556704 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306705   clock uncertainty
                                  0.000000   24.306705   clock reconvergence pessimism
                                 -0.141286   24.165419   library setup time
                                             24.165419   data required time
---------------------------------------------------------------------------------------------
                                             24.165419   data required time
                                             -8.697285   data arrival time
---------------------------------------------------------------------------------------------
                                             15.468134   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361579    0.000174    7.527277 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.265549    0.312362    7.839639 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.265549    0.000149    7.839787 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.265877    0.295917    8.135705 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.265884    0.000768    8.136473 v fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030829    0.225864    0.328995    8.465467 v fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.225883    0.001175    8.466642 v _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002924    0.338408    0.224635    8.691278 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.338408    0.000029    8.691307 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.691307   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004569   24.350689 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620   24.550308 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000695   24.551004 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301004   clock uncertainty
                                  0.000000   24.301004   clock reconvergence pessimism
                                 -0.137351   24.163652   library setup time
                                             24.163652   data required time
---------------------------------------------------------------------------------------------
                                             24.163652   data required time
                                             -8.691307   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472345   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390690    0.000174    7.631511 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.286506    0.302154    7.933665 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.286506    0.000149    7.933814 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024324    0.287423    0.289703    8.223516 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.287427    0.000605    8.224121 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028820    0.338810    0.309430    8.533551 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.338813    0.000621    8.534172 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005307    0.132822    0.080719    8.614891 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.132822    0.000055    8.614946 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003313    0.142799    0.087026    8.701972 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.142799    0.000060    8.702032 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.702032   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003824   24.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773   24.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104415    0.000707   24.555426 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305426   clock uncertainty
                                  0.000000   24.305426   clock reconvergence pessimism
                                 -0.125770   24.179657   library setup time
                                             24.179657   data required time
---------------------------------------------------------------------------------------------
                                             24.179657   data required time
                                             -8.702032   data arrival time
---------------------------------------------------------------------------------------------
                                             15.477625   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340829    0.001303    7.967688 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011118    0.151284    0.215283    8.182971 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.151284    0.000126    8.183097 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030706    0.358750    0.308556    8.491652 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.358752    0.000512    8.492165 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006650    0.197206    0.100027    8.592191 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.197206    0.000137    8.592328 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002957    0.119065    0.117553    8.709881 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.119065    0.000029    8.709910 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.709910   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004896   24.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518   24.563534 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000574   24.564108 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.314108   clock uncertainty
                                  0.000000   24.314108   clock reconvergence pessimism
                                 -0.120741   24.193369   library setup time
                                             24.193369   data required time
---------------------------------------------------------------------------------------------
                                             24.193369   data required time
                                             -8.709910   data arrival time
---------------------------------------------------------------------------------------------
                                             15.483459   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340812    0.000338    7.966723 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042787    0.487238    0.399318    8.366041 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.487248    0.001246    8.367288 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006198    0.167670    0.087261    8.454549 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.167670    0.000075    8.454624 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002991    0.260483    0.171071    8.625695 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.260483    0.000029    8.625725 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.625725   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005278   24.351398 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397   24.555794 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000968   24.556763 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306763   clock uncertainty
                                  0.000000   24.306763   clock reconvergence pessimism
                                 -0.134526   24.172237   library setup time
                                             24.172237   data required time
---------------------------------------------------------------------------------------------
                                             24.172237   data required time
                                             -8.625725   data arrival time
---------------------------------------------------------------------------------------------
                                             15.546512   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340812    0.000338    7.966723 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042787    0.487238    0.399318    8.366041 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.487238    0.000368    8.366409 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005119    0.270121    0.084436    8.450846 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.270121    0.000051    8.450896 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004758    0.150315    0.150214    8.601110 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.150315    0.000100    8.601211 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.601211   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004896   24.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518   24.563534 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115884    0.001751   24.565285 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.315287   clock uncertainty
                                  0.000000   24.315287   clock reconvergence pessimism
                                 -0.123899   24.191387   library setup time
                                             24.191387   data required time
---------------------------------------------------------------------------------------------
                                             24.191387   data required time
                                             -8.601211   data arrival time
---------------------------------------------------------------------------------------------
                                             15.590177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340825    0.001132    7.967517 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031614    0.368412    0.329669    8.297186 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.368420    0.000994    8.298181 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005474    0.139384    0.082286    8.380466 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.139384    0.000106    8.380572 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004414    0.270056    0.173880    8.554452 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.270056    0.000089    8.554541 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.554541   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005549   24.351669 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180   24.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000661   24.554510 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304512   clock uncertainty
                                  0.000000   24.304512   clock reconvergence pessimism
                                 -0.135355   24.169157   library setup time
                                             24.169157   data required time
---------------------------------------------------------------------------------------------
                                             24.169157   data required time
                                             -8.554541   data arrival time
---------------------------------------------------------------------------------------------
                                             15.614615   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340825    0.001132    7.967517 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031614    0.368412    0.329669    8.297186 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.368414    0.000501    8.297688 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005994    0.146818    0.086430    8.384118 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.146818    0.000123    8.384240 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005599    0.191873    0.139640    8.523881 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.191873    0.000120    8.524000 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.524000   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004896   24.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518   24.563534 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115881    0.001457   24.564991 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.314991   clock uncertainty
                                  0.000000   24.314991   clock reconvergence pessimism
                                 -0.128102   24.186890   library setup time
                                             24.186890   data required time
---------------------------------------------------------------------------------------------
                                             24.186890   data required time
                                             -8.524000   data arrival time
---------------------------------------------------------------------------------------------
                                             15.662889   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340825    0.001132    7.967517 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031614    0.368412    0.329669    8.297186 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.368420    0.000951    8.298138 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005517    0.207412    0.091628    8.389766 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.207412    0.000106    8.389872 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003162    0.122981    0.121996    8.511867 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.122981    0.000032    8.511899 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.511899   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005549   24.351669 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180   24.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000787   24.554636 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304638   clock uncertainty
                                  0.000000   24.304638   clock reconvergence pessimism
                                 -0.124476   24.180161   library setup time
                                             24.180161   data required time
---------------------------------------------------------------------------------------------
                                             24.180161   data required time
                                             -8.511899   data arrival time
---------------------------------------------------------------------------------------------
                                             15.668262   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390701    0.001153    7.632490 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029345    0.340812    0.333896    7.966385 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.340825    0.001132    7.967517 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031614    0.368412    0.329669    8.297186 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.368415    0.000576    8.297762 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005941    0.142711    0.086032    8.383794 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.142711    0.000068    8.383861 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002819    0.163444    0.116795    8.500656 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.163444    0.000028    8.500684 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.500684   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004896   24.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518   24.563534 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115878    0.001108   24.564642 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.314644   clock uncertainty
                                  0.000000   24.314644   clock reconvergence pessimism
                                 -0.125228   24.189415   library setup time
                                             24.189415   data required time
---------------------------------------------------------------------------------------------
                                             24.189415   data required time
                                             -8.500684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.688731   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389105    0.000845    6.009335 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034301    0.397148    0.349153    6.358488 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.397153    0.000812    6.359300 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025461    0.299940    0.310876    6.670175 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.299945    0.000670    6.670845 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.012014    0.170058    0.254793    6.925638 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.170058    0.000356    6.925994 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019497    0.236019    0.242354    7.168347 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.236019    0.000117    7.168465 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.033680    0.390127    0.336579    7.505044 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.390129    0.000460    7.505504 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037851    0.434836    0.371241    7.876745 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.434842    0.000957    7.877702 ^ fanout222/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023596    0.280628    0.303442    8.181144 ^ fanout222/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net222 (net)
                      0.280629    0.000297    8.181440 ^ _2095_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008013    0.150266    0.111060    8.292500 v _2095_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0424_ (net)
                      0.150266    0.000179    8.292679 v _2097_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004261    0.268066    0.152905    8.445584 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.268066    0.000087    8.445671 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.445671   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005278   24.351398 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397   24.555794 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103933    0.000323   24.556118 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306118   clock uncertainty
                                  0.000000   24.306118   clock reconvergence pessimism
                                 -0.134659   24.171461   library setup time
                                             24.171461   data required time
---------------------------------------------------------------------------------------------
                                             24.171461   data required time
                                             -8.445671   data arrival time
---------------------------------------------------------------------------------------------
                                             15.725789   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390705    0.001351    7.632688 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033747    0.391263    0.345783    7.978470 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.391268    0.000750    7.979220 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007073    0.159467    0.095560    8.074780 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.159467    0.000153    8.074933 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004506    0.270318    0.180436    8.255369 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.270318    0.000091    8.255461 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.255461   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000512   24.558744 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308746   clock uncertainty
                                  0.000000   24.308746   clock reconvergence pessimism
                                 -0.134070   24.174675   library setup time
                                             24.174675   data required time
---------------------------------------------------------------------------------------------
                                             24.174675   data required time
                                             -8.255461   data arrival time
---------------------------------------------------------------------------------------------
                                             15.919215   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390705    0.001351    7.632688 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033747    0.391263    0.345783    7.978470 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.391266    0.000586    7.979057 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005056    0.142561    0.079099    8.058155 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.142561    0.000094    8.058249 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004617    0.271319    0.176398    8.234648 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.271319    0.000091    8.234738 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.234738   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000382   24.558615 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308617   clock uncertainty
                                  0.000000   24.308617   clock reconvergence pessimism
                                 -0.134088   24.174528   library setup time
                                             24.174528   data required time
---------------------------------------------------------------------------------------------
                                             24.174528   data required time
                                             -8.234738   data arrival time
---------------------------------------------------------------------------------------------
                                             15.939791   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390705    0.001351    7.632688 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033747    0.391263    0.345783    7.978470 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.391266    0.000660    7.979130 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003968    0.077138    0.253758    8.232888 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.077138    0.000075    8.232963 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.232963   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103123    0.000332   24.555706 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305706   clock uncertainty
                                  0.000000   24.305706   clock reconvergence pessimism
                                 -0.123398   24.182308   library setup time
                                             24.182308   data required time
---------------------------------------------------------------------------------------------
                                             24.182308   data required time
                                             -8.232963   data arrival time
---------------------------------------------------------------------------------------------
                                             15.949346   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000084    7.093686 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.274812    0.188357    7.282043 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.274812    0.000315    7.282358 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.390690    0.348979    7.631337 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.390705    0.001351    7.632688 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033747    0.391263    0.345783    7.978470 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.391270    0.000933    7.979403 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.137900    0.075467    8.054870 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.137900    0.000084    8.054955 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003148    0.154736    0.130420    8.185374 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.154736    0.000032    8.185407 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.185407   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000636   24.558870 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308870   clock uncertainty
                                  0.000000   24.308870   clock reconvergence pessimism
                                 -0.126489   24.182381   library setup time
                                             24.182381   data required time
---------------------------------------------------------------------------------------------
                                             24.182381   data required time
                                             -8.185407   data arrival time
---------------------------------------------------------------------------------------------
                                             15.996975   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000974    0.560144 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005761    0.101860    0.460540    1.020685 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.101861    0.000116    1.020801 ^ fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019048    0.231138    0.227507    1.248308 ^ fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.231140    0.000320    1.248628 ^ fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020906    0.251070    0.261400    1.510028 ^ fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.251073    0.000518    1.510546 ^ fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025543    0.300291    0.292995    1.803541 ^ fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.300294    0.000577    1.804118 ^ fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010250    0.141815    0.204544    2.008662 ^ fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.141816    0.000236    2.008898 ^ fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020045    0.241857    0.240948    2.249846 ^ fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.241859    0.000330    2.250175 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073395    0.220849    0.300035    2.550210 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.220859    0.000793    2.551003 ^ pll_out (out)
                                              2.551003   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.551003   data arrival time
---------------------------------------------------------------------------------------------
                                             16.398996   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210575    0.000529    6.248490 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027447    0.296190    0.304802    6.553292 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.296194    0.000627    6.553920 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035590    0.254404    0.357656    6.911575 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.254413    0.000888    6.912464 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031575    0.337034    0.338253    7.250717 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.337035    0.000346    7.251062 v fanout328/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026099    0.199127    0.331897    7.582959 v fanout328/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net328 (net)
                      0.199131    0.000508    7.583467 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002980    0.138724    0.125741    7.709208 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.138724    0.000030    7.709239 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.709239   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102529    0.001467   24.554770 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304770   clock uncertainty
                                  0.000000   24.304770   clock reconvergence pessimism
                                 -0.125781   24.178989   library setup time
                                             24.178989   data required time
---------------------------------------------------------------------------------------------
                                             24.178989   data required time
                                             -7.709239   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469751   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311820    0.001195    6.313500 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030097    0.322705    0.339104    6.652604 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.322711    0.000829    6.653433 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030856    0.226831    0.346663    7.000096 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.226833    0.000403    7.000499 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034104    0.244994    0.330167    7.330666 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.245016    0.001312    7.331978 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013302    0.215115    0.187491    7.519469 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.215115    0.000149    7.519618 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004059    0.104064    0.077205    7.596823 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.104064    0.000079    7.596902 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.596902   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005549   24.351669 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180   24.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000719   24.554569 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304569   clock uncertainty
                                  0.000000   24.304569   clock reconvergence pessimism
                                 -0.131993   24.172577   library setup time
                                             24.172577   data required time
---------------------------------------------------------------------------------------------
                                             24.172577   data required time
                                             -7.596902   data arrival time
---------------------------------------------------------------------------------------------
                                             16.575676   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210575    0.000529    6.248490 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027447    0.296190    0.304802    6.553292 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.296194    0.000627    6.553920 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035590    0.254404    0.357656    6.911575 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.254413    0.000888    6.912464 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031575    0.337034    0.338253    7.250717 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.337039    0.000770    7.251486 v fanout329/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011469    0.146399    0.230253    7.481739 v fanout329/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net329 (net)
                      0.146399    0.000157    7.481896 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003059    0.145623    0.110921    7.592817 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.145623    0.000029    7.592846 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.592846   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003944   24.350063 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204745   24.554810 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104582    0.000263   24.555071 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305073   clock uncertainty
                                  0.000000   24.305073   clock reconvergence pessimism
                                 -0.126022   24.179050   library setup time
                                             24.179050   data required time
---------------------------------------------------------------------------------------------
                                             24.179050   data required time
                                             -7.592846   data arrival time
---------------------------------------------------------------------------------------------
                                             16.586203   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311820    0.001195    6.313500 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030097    0.322705    0.339104    6.652604 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.322711    0.000829    6.653433 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030856    0.226831    0.346663    7.000096 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.226833    0.000403    7.000499 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034104    0.244994    0.330167    7.330666 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.245022    0.001489    7.332155 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012499    0.206642    0.182006    7.514161 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.206642    0.000195    7.514356 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003563    0.098404    0.072792    7.587147 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.098404    0.000068    7.587215 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.587215   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005549   24.351669 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180   24.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000789   24.554638 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304640   clock uncertainty
                                  0.000000   24.304640   clock reconvergence pessimism
                                 -0.130260   24.174379   library setup time
                                             24.174379   data required time
---------------------------------------------------------------------------------------------
                                             24.174379   data required time
                                             -7.587215   data arrival time
---------------------------------------------------------------------------------------------
                                             16.587162   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201314    0.000513    6.576070 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029680    0.318176    0.316316    6.892386 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.318182    0.000810    6.893197 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027630    0.207767    0.332308    7.225505 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.207774    0.000657    7.226161 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010913    0.187980    0.161102    7.387264 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.187980    0.000105    7.387369 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003330    0.135228    0.102682    7.490051 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.135228    0.000035    7.490086 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.490086   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000613   24.558846 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308847   clock uncertainty
                                  0.000000   24.308847   clock reconvergence pessimism
                                 -0.140450   24.168398   library setup time
                                             24.168398   data required time
---------------------------------------------------------------------------------------------
                                             24.168398   data required time
                                             -7.490086   data arrival time
---------------------------------------------------------------------------------------------
                                             16.678310   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201314    0.000513    6.576070 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029680    0.318176    0.316316    6.892386 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.318181    0.000729    6.893115 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016570    0.192305    0.258172    7.151288 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.192306    0.000224    7.151512 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004811    0.213257    0.179803    7.331315 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.213257    0.000046    7.331361 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002915    0.171589    0.142586    7.473947 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.171589    0.000028    7.473976 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.473976   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103124    0.000629   24.556002 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306004   clock uncertainty
                                  0.000000   24.306004   clock reconvergence pessimism
                                 -0.152306   24.153696   library setup time
                                             24.153696   data required time
---------------------------------------------------------------------------------------------
                                             24.153696   data required time
                                             -7.473976   data arrival time
---------------------------------------------------------------------------------------------
                                             16.679722   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229946    0.001324    6.889134 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028368    0.210767    0.308447    7.197581 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.210770    0.000451    7.198032 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005795    0.140794    0.125866    7.323898 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.140794    0.000065    7.323963 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009221    0.199226    0.134802    7.458766 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.199226    0.000127    7.458892 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.458892   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000448   24.556679 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306681   clock uncertainty
                                  0.000000   24.306681   clock reconvergence pessimism
                                 -0.160494   24.146187   library setup time
                                             24.146187   data required time
---------------------------------------------------------------------------------------------
                                             24.146187   data required time
                                             -7.458892   data arrival time
---------------------------------------------------------------------------------------------
                                             16.687294   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311820    0.001195    6.313500 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030097    0.322705    0.339104    6.652604 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.322711    0.000829    6.653433 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030856    0.226831    0.346663    7.000096 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.226833    0.000403    7.000499 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034104    0.244994    0.330167    7.330666 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.245019    0.001397    7.332062 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002999    0.146275    0.138718    7.470781 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.146275    0.000029    7.470810 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.470810   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005549   24.351669 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180   24.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000767   24.554617 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304617   clock uncertainty
                                  0.000000   24.304617   clock reconvergence pessimism
                                 -0.126892   24.177725   library setup time
                                             24.177725   data required time
---------------------------------------------------------------------------------------------
                                             24.177725   data required time
                                             -7.470810   data arrival time
---------------------------------------------------------------------------------------------
                                             16.706915   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201314    0.000513    6.576070 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029680    0.318176    0.316316    6.892386 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.318182    0.000810    6.893197 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027630    0.207767    0.332308    7.225505 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.207769    0.000349    7.225854 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011212    0.193108    0.163042    7.388896 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.193109    0.000248    7.389144 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002941    0.090704    0.067172    7.456316 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.090704    0.000029    7.456346 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.456346   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000306   24.558538 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308540   clock uncertainty
                                  0.000000   24.308540   clock reconvergence pessimism
                                 -0.126827   24.181713   library setup time
                                             24.181713   data required time
---------------------------------------------------------------------------------------------
                                             24.181713   data required time
                                             -7.456346   data arrival time
---------------------------------------------------------------------------------------------
                                             16.725367   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201314    0.000513    6.576070 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029680    0.318176    0.316316    6.892386 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.318181    0.000729    6.893115 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016570    0.192305    0.258172    7.151288 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.192308    0.000378    7.151666 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012735    0.210774    0.168840    7.320505 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.210774    0.000211    7.320716 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003887    0.131852    0.107636    7.428352 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.131852    0.000073    7.428425 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.428425   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000373   24.558607 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308607   clock uncertainty
                                  0.000000   24.308607   clock reconvergence pessimism
                                 -0.139412   24.169195   library setup time
                                             24.169195   data required time
---------------------------------------------------------------------------------------------
                                             24.169195   data required time
                                             -7.428425   data arrival time
---------------------------------------------------------------------------------------------
                                             16.740770   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000093    7.093695 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010636    0.312854    0.231669    7.325364 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.312854    0.000193    7.325557 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003450    0.113758    0.086698    7.412255 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.113758    0.000036    7.412291 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.412291   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000433   24.556665 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306665   clock uncertainty
                                  0.000000   24.306665   clock reconvergence pessimism
                                 -0.134242   24.172422   library setup time
                                             24.172422   data required time
---------------------------------------------------------------------------------------------
                                             24.172422   data required time
                                             -7.412291   data arrival time
---------------------------------------------------------------------------------------------
                                             16.760132   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229946    0.001324    6.889134 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028368    0.210767    0.308447    7.197581 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.210769    0.000357    7.197938 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004297    0.249650    0.178301    7.376239 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.249650    0.000084    7.376323 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.376323   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000769   24.557001 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307001   clock uncertainty
                                  0.000000   24.307001   clock reconvergence pessimism
                                 -0.134162   24.172840   library setup time
                                             24.172840   data required time
---------------------------------------------------------------------------------------------
                                             24.172840   data required time
                                             -7.376323   data arrival time
---------------------------------------------------------------------------------------------
                                             16.796516   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229941    0.001178    6.888988 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.133740    0.204613    7.093602 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.133740    0.000093    7.093695 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010636    0.312854    0.231669    7.325364 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.312854    0.000183    7.325548 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.325548   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000325   24.556557 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306557   clock uncertainty
                                  0.000000   24.306557   clock reconvergence pessimism
                                 -0.135270   24.171288   library setup time
                                             24.171288   data required time
---------------------------------------------------------------------------------------------
                                             24.171288   data required time
                                             -7.325548   data arrival time
---------------------------------------------------------------------------------------------
                                             16.845739   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229946    0.001324    6.889134 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028368    0.210767    0.308447    7.197581 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.210768    0.000337    7.197918 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003063    0.147988    0.130087    7.328005 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.147988    0.000031    7.328035 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.328035   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000625   24.556856 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306858   clock uncertainty
                                  0.000000   24.306858   clock reconvergence pessimism
                                 -0.126244   24.180614   library setup time
                                             24.180614   data required time
---------------------------------------------------------------------------------------------
                                             24.180614   data required time
                                             -7.328035   data arrival time
---------------------------------------------------------------------------------------------
                                             16.852579   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210571    0.000103    6.248065 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042690    0.298158    0.359273    6.607337 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.298175    0.001292    6.608629 v fanout324/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036139    0.257792    0.360721    6.969350 v fanout324/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net324 (net)
                      0.257793    0.000353    6.969704 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003333    0.157548    0.145819    7.115522 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.157548    0.000033    7.115555 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004329    0.093406    0.179296    7.294852 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.093406    0.000080    7.294931 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.294931   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000975   24.560144 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310146   clock uncertainty
                                  0.000000   24.310146   clock reconvergence pessimism
                                 -0.118918   24.191227   library setup time
                                             24.191227   data required time
---------------------------------------------------------------------------------------------
                                             24.191227   data required time
                                             -7.294931   data arrival time
---------------------------------------------------------------------------------------------
                                             16.896296   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389099    0.000242    6.008732 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.288426    0.303198    6.311930 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.288428    0.000476    6.312406 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.392251    0.340786    6.653191 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.392251    0.000241    6.653432 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023169    0.275874    0.296283    6.949714 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.275874    0.000167    6.949881 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005443    0.230928    0.120080    7.069961 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.230928    0.000061    7.070022 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003271    0.200471    0.170135    7.240156 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.200471    0.000034    7.240191 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.240191   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103125    0.000849   24.556223 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306223   clock uncertainty
                                  0.000000   24.306223   clock reconvergence pessimism
                                 -0.132026   24.174198   library setup time
                                             24.174198   data required time
---------------------------------------------------------------------------------------------
                                             24.174198   data required time
                                             -7.240191   data arrival time
---------------------------------------------------------------------------------------------
                                             16.934006   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389099    0.000242    6.008732 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.288426    0.303198    6.311930 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.288428    0.000476    6.312406 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.392251    0.340786    6.653191 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.392251    0.000241    6.653432 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023169    0.275874    0.296283    6.949714 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.275874    0.000166    6.949880 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005350    0.153017    0.119502    7.069382 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.153017    0.000059    7.069441 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003647    0.190805    0.160807    7.230248 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.190805    0.000038    7.230286 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.230286   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000918   24.556292 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306293   clock uncertainty
                                  0.000000   24.306293   clock reconvergence pessimism
                                 -0.131027   24.175264   library setup time
                                             24.175264   data required time
---------------------------------------------------------------------------------------------
                                             24.175264   data required time
                                             -7.230286   data arrival time
---------------------------------------------------------------------------------------------
                                             16.944979   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210571    0.000103    6.248065 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042690    0.298158    0.359273    6.607337 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.298162    0.000686    6.608023 v fanout326/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034808    0.250010    0.355246    6.963268 v fanout326/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net326 (net)
                      0.250012    0.000412    6.963680 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006080    0.195536    0.173269    7.136950 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.195536    0.000136    7.137085 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.137085   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004569   24.350689 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620   24.550308 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000851   24.551161 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301161   clock uncertainty
                                  0.000000   24.301161   clock reconvergence pessimism
                                 -0.132834   24.168327   library setup time
                                             24.168327   data required time
---------------------------------------------------------------------------------------------
                                             24.168327   data required time
                                             -7.137085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.031240   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389099    0.000242    6.008732 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.288426    0.303198    6.311930 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.288428    0.000476    6.312406 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.392251    0.340786    6.653191 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.392251    0.000241    6.653432 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023169    0.275874    0.296283    6.949714 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.275875    0.000303    6.950017 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002919    0.081087    0.193184    7.143201 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.081087    0.000028    7.143230 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.143230   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103127    0.001073   24.556446 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306448   clock uncertainty
                                  0.000000   24.306448   clock reconvergence pessimism
                                 -0.118463   24.187984   library setup time
                                             24.187984   data required time
---------------------------------------------------------------------------------------------
                                             24.187984   data required time
                                             -7.143230   data arrival time
---------------------------------------------------------------------------------------------
                                             17.044754   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389099    0.000242    6.008732 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.288426    0.303198    6.311930 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.288428    0.000476    6.312406 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.392251    0.340786    6.653191 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.392251    0.000241    6.653432 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023169    0.275874    0.296283    6.949714 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.275874    0.000271    6.949986 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002825    0.080183    0.192560    7.142545 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.080183    0.000027    7.142572 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.142572   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.001013   24.556387 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306387   clock uncertainty
                                  0.000000   24.306387   clock reconvergence pessimism
                                 -0.118312   24.188074   library setup time
                                             24.188074   data required time
---------------------------------------------------------------------------------------------
                                             24.188074   data required time
                                             -7.142572   data arrival time
---------------------------------------------------------------------------------------------
                                             17.045502   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311820    0.001195    6.313500 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030097    0.322705    0.339104    6.652604 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.322711    0.000829    6.653433 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030856    0.226831    0.346663    7.000096 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.226840    0.000825    7.000920 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002819    0.140442    0.131975    7.132895 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.140442    0.000027    7.132923 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.132923   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005278   24.351398 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397   24.555794 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103934    0.000686   24.556480 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306480   clock uncertainty
                                  0.000000   24.306480   clock reconvergence pessimism
                                 -0.125637   24.180845   library setup time
                                             24.180845   data required time
---------------------------------------------------------------------------------------------
                                             24.180845   data required time
                                             -7.132923   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047922   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210575    0.000529    6.248490 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027447    0.296190    0.304802    6.553292 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.296191    0.000381    6.553674 v fanout332/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036670    0.261003    0.361930    6.915604 v fanout332/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net332 (net)
                      0.261003    0.000197    6.915801 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003496    0.156537    0.148508    7.064309 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.156537    0.000037    7.064346 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.064346   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004569   24.350689 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620   24.550308 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097878    0.000830   24.551138 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301140   clock uncertainty
                                  0.000000   24.301140   clock reconvergence pessimism
                                 -0.128765   24.172375   library setup time
                                             24.172375   data required time
---------------------------------------------------------------------------------------------
                                             24.172375   data required time
                                             -7.064346   data arrival time
---------------------------------------------------------------------------------------------
                                             17.108028   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210571    0.000103    6.248065 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042690    0.298158    0.359273    6.607337 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.298158    0.000219    6.607556 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030675    0.225461    0.338570    6.946126 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.225465    0.000520    6.946646 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002985    0.142756    0.133416    7.080062 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.142756    0.000029    7.080091 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.080091   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004366   24.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710   24.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000634   24.562830 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.312832   clock uncertainty
                                  0.000000   24.312832   clock reconvergence pessimism
                                 -0.123458   24.189373   library setup time
                                             24.189373   data required time
---------------------------------------------------------------------------------------------
                                             24.189373   data required time
                                             -7.080091   data arrival time
---------------------------------------------------------------------------------------------
                                             17.109282   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210571    0.000103    6.248065 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042690    0.298158    0.359273    6.607337 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.298158    0.000219    6.607556 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030675    0.225461    0.338570    6.946126 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.225464    0.000382    6.946508 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003037    0.143559    0.133983    7.080492 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.143559    0.000030    7.080521 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.080521   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004366   24.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710   24.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114478    0.001394   24.563591 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.313591   clock uncertainty
                                  0.000000   24.313591   clock reconvergence pessimism
                                 -0.123538   24.190054   library setup time
                                             24.190054   data required time
---------------------------------------------------------------------------------------------
                                             24.190054   data required time
                                             -7.080521   data arrival time
---------------------------------------------------------------------------------------------
                                             17.109531   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210571    0.000103    6.248065 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042690    0.298158    0.359273    6.607337 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.298158    0.000219    6.607556 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030675    0.225461    0.338570    6.946126 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.225463    0.000377    6.946503 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002840    0.140525    0.131838    7.078341 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.140525    0.000028    7.078369 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.078369   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004366   24.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710   24.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114478    0.001485   24.563681 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.313683   clock uncertainty
                                  0.000000   24.313683   clock reconvergence pessimism
                                 -0.123231   24.190451   library setup time
                                             24.190451   data required time
---------------------------------------------------------------------------------------------
                                             24.190451   data required time
                                             -7.078369   data arrival time
---------------------------------------------------------------------------------------------
                                             17.112083   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210575    0.000529    6.248490 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027447    0.296190    0.304802    6.553292 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.296194    0.000627    6.553920 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035590    0.254404    0.357656    6.911575 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.254415    0.000955    6.912530 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003132    0.149890    0.142677    7.055207 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.149890    0.000031    7.055238 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.055238   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102522    0.000627   24.553930 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.303930   clock uncertainty
                                  0.000000   24.303930   clock reconvergence pessimism
                                 -0.126937   24.176994   library setup time
                                             24.176994   data required time
---------------------------------------------------------------------------------------------
                                             24.176994   data required time
                                             -7.055238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.121756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201314    0.000513    6.576070 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029680    0.318176    0.316316    6.892386 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.318178    0.000481    6.892868 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003154    0.160941    0.159798    7.052665 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.160941    0.000056    7.052721 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.052721   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103124    0.000670   24.556044 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306044   clock uncertainty
                                  0.000000   24.306044   clock reconvergence pessimism
                                 -0.127941   24.178104   library setup time
                                             24.178104   data required time
---------------------------------------------------------------------------------------------
                                             24.178104   data required time
                                             -7.052721   data arrival time
---------------------------------------------------------------------------------------------
                                             17.125383   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311806    0.000166    6.312471 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.201310    0.263086    6.575556 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.201311    0.000235    6.575792 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.229922    0.312019    6.887811 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.229951    0.001462    6.889273 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002876    0.216489    0.164500    7.053773 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.216489    0.000028    7.053801 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.053801   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109789    0.002009   24.561768 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.311768   clock uncertainty
                                  0.000000   24.311768   clock reconvergence pessimism
                                 -0.132067   24.179701   library setup time
                                             24.179701   data required time
---------------------------------------------------------------------------------------------
                                             24.179701   data required time
                                             -7.053801   data arrival time
---------------------------------------------------------------------------------------------
                                             17.125900   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102523    0.000787    0.554090 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004731    0.092230    0.452532    1.006622 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.092230    0.000053    1.006675 ^ fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015800    0.197469    0.205509    1.212184 ^ fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.197469    0.000216    1.212400 ^ fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026737    0.316647    0.289861    1.502261 ^ fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.316649    0.000406    1.502667 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074326    0.223858    0.315867    1.818534 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.223870    0.000916    1.819450 ^ debug_dco_word[18] (out)
                                              1.819450   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.819450   data arrival time
---------------------------------------------------------------------------------------------
                                             17.130550   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000939    0.556314 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011041    0.153741    0.491760    1.048075 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.153741    0.000089    1.048163 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021607    0.258448    0.252868    1.301031 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.258450    0.000331    1.301362 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006401    0.103171    0.175024    1.476386 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.103171    0.000120    1.476506 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076607    0.227645    0.274274    1.750779 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.227687    0.001706    1.752485 ^ debug_dco_word[0] (out)
                                              1.752485   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.752485   data arrival time
---------------------------------------------------------------------------------------------
                                             17.197515   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389105    0.000845    6.009335 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034301    0.397148    0.349153    6.358488 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.397153    0.000812    6.359300 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025461    0.299940    0.310876    6.670175 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.299945    0.000661    6.670836 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009497    0.165587    0.122486    6.793323 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.165587    0.000160    6.793483 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005238    0.218882    0.179829    6.973312 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.218882    0.000107    6.973420 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.973420   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000870   24.560629 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310629   clock uncertainty
                                  0.000000   24.310629   clock reconvergence pessimism
                                 -0.132315   24.178314   library setup time
                                             24.178314   data required time
---------------------------------------------------------------------------------------------
                                             24.178314   data required time
                                             -6.973420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.204895   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511722    0.000344    5.660767 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.342813    0.347235    6.008001 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.342816    0.000549    6.008551 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038592    0.442290    0.372548    6.381098 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.442294    0.000745    6.381844 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019884    0.241657    0.281179    6.663023 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.241657    0.000154    6.663177 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004676    0.195244    0.113996    6.777173 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.195244    0.000087    6.777260 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005232    0.228213    0.184708    6.961968 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.228213    0.000110    6.962078 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.962078   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000329   24.557116 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307117   clock uncertainty
                                  0.000000   24.307117   clock reconvergence pessimism
                                 -0.133808   24.173309   library setup time
                                             24.173309   data required time
---------------------------------------------------------------------------------------------
                                             24.173309   data required time
                                             -6.962078   data arrival time
---------------------------------------------------------------------------------------------
                                             17.211231   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389105    0.000845    6.009335 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034301    0.397148    0.349153    6.358488 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.397153    0.000812    6.359300 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025461    0.299940    0.310876    6.670175 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.299945    0.000661    6.670836 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009497    0.165587    0.122486    6.793323 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.165588    0.000170    6.793493 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004306    0.207807    0.169940    6.963432 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.207807    0.000086    6.963519 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.963519   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000828   24.560585 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310587   clock uncertainty
                                  0.000000   24.310587   clock reconvergence pessimism
                                 -0.131183   24.179403   library setup time
                                             24.179403   data required time
---------------------------------------------------------------------------------------------
                                             24.179403   data required time
                                             -6.963519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.215885   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389105    0.000845    6.009335 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034301    0.397148    0.349153    6.358488 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.397153    0.000812    6.359300 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025461    0.299940    0.310876    6.670175 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.299942    0.000412    6.670587 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004671    0.196351    0.115843    6.786430 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.196351    0.000089    6.786519 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002993    0.183485    0.161211    6.947730 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.183485    0.000029    6.947760 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.947760   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104678    0.000369   24.556601 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306602   clock uncertainty
                                  0.000000   24.306602   clock reconvergence pessimism
                                 -0.129904   24.176699   library setup time
                                             24.176699   data required time
---------------------------------------------------------------------------------------------
                                             24.176699   data required time
                                             -6.947760   data arrival time
---------------------------------------------------------------------------------------------
                                             17.228939   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329509    0.001293    5.976752 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.311806    0.335553    6.312305 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.311820    0.001195    6.313500 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030097    0.322705    0.339104    6.652604 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.322725    0.001429    6.654033 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011467    0.205235    0.195548    6.849581 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.205235    0.000097    6.849679 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004534    0.105617    0.079756    6.929434 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.105617    0.000087    6.929522 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.929522   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000371   24.557159 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307159   clock uncertainty
                                  0.000000   24.307159   clock reconvergence pessimism
                                 -0.131761   24.175398   library setup time
                                             24.175398   data required time
---------------------------------------------------------------------------------------------
                                             24.175398   data required time
                                             -6.929522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245876   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000787    0.554637 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012163    0.165153    0.498146    1.052783 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.165153    0.000179    1.052962 ^ fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029881    0.350157    0.305552    1.358515 ^ fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.350159    0.000495    1.359010 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074749    0.224589    0.322672    1.681682 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.224620    0.001440    1.683121 ^ debug_dco_word[5] (out)
                                              1.683121   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.683121   data arrival time
---------------------------------------------------------------------------------------------
                                             17.266878   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511722    0.000344    5.660767 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.342813    0.347235    6.008001 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.342816    0.000549    6.008551 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038592    0.442290    0.372548    6.381098 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.442294    0.000745    6.381844 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019884    0.241657    0.281179    6.663023 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.241657    0.000423    6.663446 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003447    0.074580    0.244482    6.907928 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.074580    0.000065    6.907993 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.907993   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005278   24.351398 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397   24.555794 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103934    0.000707   24.556501 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306503   clock uncertainty
                                  0.000000   24.306503   clock reconvergence pessimism
                                 -0.122473   24.184031   library setup time
                                             24.184031   data required time
---------------------------------------------------------------------------------------------
                                             24.184031   data required time
                                             -6.907993   data arrival time
---------------------------------------------------------------------------------------------
                                             17.276037   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389099    0.000242    6.008732 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.288426    0.303198    6.311930 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.288428    0.000476    6.312406 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.392251    0.340786    6.653191 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.392255    0.000652    6.653843 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003512    0.075082    0.251721    6.905564 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.075082    0.000064    6.905628 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.905628   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103126    0.000940   24.556313 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306314   clock uncertainty
                                  0.000000   24.306314   clock reconvergence pessimism
                                 -0.122773   24.183540   library setup time
                                             24.183540   data required time
---------------------------------------------------------------------------------------------
                                             24.183540   data required time
                                             -6.905628   data arrival time
---------------------------------------------------------------------------------------------
                                             17.277912   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389108    0.001009    6.009499 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.311558    0.316606    6.326105 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.311568    0.001009    6.327113 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010798    0.167131    0.117662    6.444775 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.167131    0.000181    6.444956 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023369    0.255958    0.270267    6.715223 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.255959    0.000343    6.715566 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003504    0.224897    0.181494    6.897060 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.224897    0.000066    6.897126 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.897126   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109784    0.001611   24.561369 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.311369   clock uncertainty
                                  0.000000   24.311369   clock reconvergence pessimism
                                 -0.132493   24.178877   library setup time
                                             24.178877   data required time
---------------------------------------------------------------------------------------------
                                             24.178877   data required time
                                             -6.897126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281750   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389108    0.001009    6.009499 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.311558    0.316606    6.326105 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.311568    0.001009    6.327113 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010798    0.167131    0.117662    6.444775 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.167131    0.000181    6.444956 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023369    0.255958    0.270267    6.715223 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.255959    0.000326    6.715549 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002969    0.212359    0.173815    6.889364 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.212359    0.000029    6.889394 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.889394   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109788    0.001968   24.561726 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.311728   clock uncertainty
                                  0.000000   24.311728   clock reconvergence pessimism
                                 -0.131645   24.180080   library setup time
                                             24.180080   data required time
---------------------------------------------------------------------------------------------
                                             24.180080   data required time
                                             -6.889394   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290688   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005548    0.351670 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180    0.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000660    0.554510 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012068    0.164208    0.497594    1.052104 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.164208    0.000094    1.052198 ^ fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024981    0.298105    0.274804    1.327001 ^ fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.298106    0.000336    1.327338 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074370    0.223905    0.312501    1.639839 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.223913    0.000701    1.640540 ^ debug_dco_word[6] (out)
                                              1.640540   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.640540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309460   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.309002    0.004032    5.543329 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.147358    0.120894    5.664223 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.147358    0.000168    5.664391 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.329493    0.311069    5.975459 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.329493    0.000203    5.975661 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018541    0.210571    0.272300    6.247961 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.210571    0.000103    6.248065 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042690    0.298158    0.359273    6.607337 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.298203    0.002088    6.609425 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003358    0.304379    0.246892    6.856317 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.304379    0.000063    6.856379 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.856379   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199420    0.003824   24.349945 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052599    0.104414    0.204773   24.554718 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.104415    0.000703   24.555422 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305422   clock uncertainty
                                  0.000000   24.305422   clock reconvergence pessimism
                                 -0.135181   24.170242   library setup time
                                             24.170242   data required time
---------------------------------------------------------------------------------------------
                                             24.170242   data required time
                                             -6.856379   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313864   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389108    0.001009    6.009499 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.311558    0.316606    6.326105 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.311568    0.001009    6.327113 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010798    0.167131    0.117662    6.444775 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.167131    0.000181    6.444956 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023369    0.255958    0.270267    6.715223 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.255958    0.000236    6.715459 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003737    0.159359    0.149839    6.865298 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.159359    0.000074    6.865372 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.865372   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109782    0.001471   24.561228 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.311230   clock uncertainty
                                  0.000000   24.311230   clock reconvergence pessimism
                                 -0.126231   24.184998   library setup time
                                             24.184998   data required time
---------------------------------------------------------------------------------------------
                                             24.184998   data required time
                                             -6.865372   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319626   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389108    0.001009    6.009499 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.311558    0.316606    6.326105 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.311568    0.001009    6.327113 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010798    0.167131    0.117662    6.444775 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.167131    0.000181    6.444956 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023369    0.255958    0.270267    6.715223 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.255958    0.000206    6.715429 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003511    0.155921    0.147320    6.862749 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.155921    0.000038    6.862787 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.862787   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109779    0.001151   24.560909 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310909   clock uncertainty
                                  0.000000   24.310909   clock reconvergence pessimism
                                 -0.125880   24.185030   library setup time
                                             24.185030   data required time
---------------------------------------------------------------------------------------------
                                             24.185030   data required time
                                             -6.862787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322243   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389099    0.000242    6.008732 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.288426    0.303198    6.311930 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.288428    0.000476    6.312406 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.392251    0.340786    6.653191 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.392255    0.000653    6.653844 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003130    0.085455    0.208859    6.862703 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.085455    0.000031    6.862734 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.862734   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005523   24.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203730   24.555374 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103124    0.000643   24.556017 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306017   clock uncertainty
                                  0.000000   24.306017   clock reconvergence pessimism
                                 -0.119193   24.186825   library setup time
                                             24.186825   data required time
---------------------------------------------------------------------------------------------
                                             24.186825   data required time
                                             -6.862734   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389099    0.000242    6.008732 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.288426    0.303198    6.311930 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.288428    0.000476    6.312406 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033862    0.392251    0.340786    6.653191 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.392257    0.000858    6.654049 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003397    0.087976    0.210624    6.864673 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.087976    0.000036    6.864709 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.864709   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109785    0.001764   24.561522 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.311522   clock uncertainty
                                  0.000000   24.311522   clock reconvergence pessimism
                                 -0.118117   24.193405   library setup time
                                             24.193405   data required time
---------------------------------------------------------------------------------------------
                                             24.193405   data required time
                                             -6.864709   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328695   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000825    0.559996 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044143    0.499176    0.696812    1.256808 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.499200    0.001934    1.258741 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075318    0.227620    0.348523    1.607264 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.227626    0.001538    1.608802 ^ debug_dco_word[28] (out)
                                              1.608802   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.608802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341198   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000998    0.560169 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.041787    0.474376    0.682546    1.242715 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.474388    0.001323    1.244037 ^ output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073698    0.223972    0.342707    1.586745 ^ output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.223973    0.000829    1.587574 ^ debug_dco_word[30] (out)
                                              1.587574   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.587574   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362425   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242425    0.001009    5.977856 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.287692    0.305323    6.283179 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.287703    0.001009    6.284187 v _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010798    0.210913    0.197849    6.482036 ^ _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.210913    0.000077    6.482113 ^ fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010895    0.147334    0.196355    6.678468 ^ fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.147334    0.000094    6.678561 ^ _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003183    0.140291    0.112807    6.791368 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.140291    0.000033    6.791401 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.791401   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109776    0.000652   24.560410 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310410   clock uncertainty
                                  0.000000   24.310410   clock reconvergence pessimism
                                 -0.141383   24.169027   library setup time
                                             24.169027   data required time
---------------------------------------------------------------------------------------------
                                             24.169027   data required time
                                             -6.791401   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377625   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389108    0.001009    6.009499 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.311558    0.316606    6.326105 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.311568    0.001009    6.327113 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010798    0.167131    0.117662    6.444775 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.167131    0.000077    6.444852 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010895    0.136935    0.193612    6.638464 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.136935    0.000123    6.638587 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003432    0.219340    0.142552    6.781139 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.219340    0.000065    6.781204 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.781204   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000716   24.556948 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306948   clock uncertainty
                                  0.000000   24.306948   clock reconvergence pessimism
                                 -0.133599   24.173349   library setup time
                                             24.173349   data required time
---------------------------------------------------------------------------------------------
                                             24.173349   data required time
                                             -6.781204   data arrival time
---------------------------------------------------------------------------------------------
                                             17.392143   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.001054    0.560225 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036204    0.415098    0.647564    1.207789 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.415113    0.001414    1.209203 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.222888    0.333391    1.542594 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.222890    0.000814    1.543408 ^ debug_dco_word[31] (out)
                                              1.543408   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.543408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.406591   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000797    0.557586 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.035713    0.410134    0.643854    1.201440 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.410135    0.000442    1.201883 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074251    0.224692    0.333821    1.535704 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.224693    0.000699    1.536403 ^ debug_dco_word[7] (out)
                                              1.536403   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.536403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.413597   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000382    0.558617 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031141    0.361879    0.615638    1.174255 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.361885    0.000852    1.175107 ^ output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074210    0.224114    0.324605    1.499712 ^ output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.224114    0.000692    1.500404 ^ debug_dco_word[2] (out)
                                              1.500404   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.500404   data arrival time
---------------------------------------------------------------------------------------------
                                             17.449594   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199599    0.005521    0.351643 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051444    0.103123    0.203732    0.555375 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.103123    0.000332    0.555707 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031074    0.361262    0.614677    1.170384 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.361268    0.000765    1.171149 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074806    0.225643    0.325395    1.496544 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.225644    0.000700    1.497244 ^ debug_dco_word[1] (out)
                                              1.497244   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.497244   data arrival time
---------------------------------------------------------------------------------------------
                                             17.452757   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106627    0.000510    0.558745 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030595    0.356145    0.612259    1.171004 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.356152    0.000896    1.171900 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074657    0.224391    0.323674    1.495574 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.224423    0.001464    1.497037 ^ debug_dco_word[3] (out)
                                              1.497037   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.497037   data arrival time
---------------------------------------------------------------------------------------------
                                             17.452963   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000786    0.562983 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029059    0.340096    0.604430    1.167413 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.340101    0.000733    1.168146 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074383    0.224329    0.320626    1.488772 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.224331    0.000733    1.489505 ^ debug_dco_word[27] (out)
                                              1.489505   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.489505   data arrival time
---------------------------------------------------------------------------------------------
                                             17.460493   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103933    0.000323    0.556119 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029194    0.341561    0.603256    1.159375 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.341563    0.000544    1.159919 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074343    0.223845    0.320744    1.480663 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.223853    0.000915    1.481578 ^ debug_dco_word[10] (out)
                                              1.481578   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.481578   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468422   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345    0.350467 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202951    0.553418 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000364    0.553782 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028416    0.333401    0.598076    1.151858 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.333404    0.000474    1.152332 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074024    0.223259    0.318668    1.471000 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.223265    0.000885    1.471885 ^ debug_dco_word[20] (out)
                                              1.471885   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.471885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.478113   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102526    0.001206    0.554510 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027836    0.327310    0.594573    1.149083 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.327312    0.000458    1.149541 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073495    0.221915    0.316711    1.466252 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.221919    0.000827    1.467079 ^ debug_dco_word[16] (out)
                                              1.467079   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.467079   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482920   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000695    0.551005 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027886    0.327876    0.594052    1.145057 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.327879    0.000472    1.145529 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074583    0.224694    0.318523    1.464052 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.224703    0.000800    1.464852 ^ debug_dco_word[24] (out)
                                              1.464852   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.464852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.485147   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000935    0.556731 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026855    0.317092    0.588885    1.145617 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.317093    0.000380    1.145997 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.224041    0.316261    1.462258 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.224055    0.000944    1.463202 ^ debug_dco_word[12] (out)
                                              1.463202   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.463202   data arrival time
---------------------------------------------------------------------------------------------
                                             17.486797   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005195    0.351317 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208442    0.559759 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000869    0.560628 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026283    0.310963    0.586290    1.146918 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.310969    0.000758    1.147676 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073716    0.222267    0.313861    1.461537 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.222278    0.000868    1.462405 ^ lock_detect (out)
                                              1.462405   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.462405   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487595   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000651    0.555689 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026075    0.308867    0.583961    1.139650 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.308870    0.000501    1.140151 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075167    0.225165    0.315212    1.455363 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.225203    0.001608    1.456971 ^ debug_dco_word[23] (out)
                                              1.456971   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.456971   data arrival time
---------------------------------------------------------------------------------------------
                                             17.493029   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005532    0.351655 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206581    0.558235 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000636    0.558871 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025143    0.299092    0.578729    1.137600 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.299094    0.000464    1.138064 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074501    0.223483    0.312426    1.450490 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.223512    0.001410    1.451900 ^ debug_dco_word[4] (out)
                                              1.451900   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.451900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.498100   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313769    0.000344    5.621616 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.316544    0.335805    5.957421 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.316546    0.000549    5.957970 v fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038592    0.272963    0.375048    6.333019 v fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.273008    0.001981    6.335000 v _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005884    0.225683    0.193410    6.528409 ^ _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.225683    0.000070    6.528479 ^ _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003012    0.160564    0.125878    6.654358 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.160564    0.000029    6.654387 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.654387   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199602    0.005549   24.351669 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049546    0.101092    0.202180   24.553850 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.101093    0.000670   24.554520 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304520   clock uncertainty
                                  0.000000   24.304520   clock reconvergence pessimism
                                 -0.149318   24.155201   library setup time
                                             24.155201   data required time
---------------------------------------------------------------------------------------------
                                             24.155201   data required time
                                             -6.654387   data arrival time
---------------------------------------------------------------------------------------------
                                             17.500814   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199494    0.004567    0.350690 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046589    0.097876    0.199620    0.550309 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.097877    0.000634    0.550943 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024866    0.296205    0.575324    1.126267 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.296207    0.000449    1.126716 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074560    0.224342    0.312370    1.439086 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.224351    0.000786    1.439872 ^ debug_dco_word[25] (out)
                                              1.439872   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.439872   data arrival time
---------------------------------------------------------------------------------------------
                                             17.510128   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096    0.350218 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208952    0.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110296    0.000877    0.560048 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020206    0.247367    0.548835    1.108883 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.247367    0.000741    1.109623 ^ output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075670    0.226699    0.304521    1.414144 ^ output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.226712    0.000952    1.415096 ^ debug_dco_word[29] (out)
                                              1.415096   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.415096   data arrival time
---------------------------------------------------------------------------------------------
                                             17.534904   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308841    0.000803    5.540100 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039269    0.449701    0.375393    5.915493 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.449715    0.001367    5.916860 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041043    0.468770    0.392696    6.309556 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.468770    0.000264    6.309820 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005142    0.187014    0.122663    6.432483 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.187014    0.000098    6.432581 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005306    0.223765    0.184106    6.616687 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.223765    0.000115    6.616802 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.616802   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000496   24.553913 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.303915   clock uncertainty
                                  0.000000   24.303915   clock reconvergence pessimism
                                 -0.134343   24.169571   library setup time
                                             24.169571   data required time
---------------------------------------------------------------------------------------------
                                             24.169571   data required time
                                             -6.616802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.552769   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511722    0.000344    5.660767 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.342813    0.347235    6.008001 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.342813    0.000304    6.008305 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027791    0.328117    0.306321    6.314626 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.328117    0.000197    6.314823 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006011    0.226983    0.125643    6.440466 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.226983    0.000074    6.440540 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002939    0.187744    0.165909    6.606449 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.187744    0.000029    6.606477 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.606477   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104586    0.000625   24.557413 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307413   clock uncertainty
                                  0.000000   24.307413   clock reconvergence pessimism
                                 -0.130364   24.177048   library setup time
                                             24.177048   data required time
---------------------------------------------------------------------------------------------
                                             24.177048   data required time
                                             -6.606477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570572   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242412    0.000242    5.977089 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.266127    0.292196    6.269285 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.266129    0.000420    6.269705 v _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004729    0.212864    0.183515    6.453219 ^ _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.212864    0.000047    6.453267 ^ _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004229    0.172000    0.132368    6.585634 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.172000    0.000080    6.585714 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.585714   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000712   24.558947 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308947   clock uncertainty
                                  0.000000   24.308947   clock reconvergence pessimism
                                 -0.151754   24.157192   library setup time
                                             24.157192   data required time
---------------------------------------------------------------------------------------------
                                             24.157192   data required time
                                             -6.585714   data arrival time
---------------------------------------------------------------------------------------------
                                             17.571478   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242412    0.000242    5.977089 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.266127    0.292196    6.269285 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.266130    0.000559    6.269845 v _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004693    0.212537    0.183267    6.453111 ^ _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.212537    0.000048    6.453159 ^ _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004214    0.169405    0.132203    6.585362 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.169405    0.000048    6.585410 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.585410   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000643   24.558876 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308878   clock uncertainty
                                  0.000000   24.308878   clock reconvergence pessimism
                                 -0.150957   24.157921   library setup time
                                             24.157921   data required time
---------------------------------------------------------------------------------------------
                                             24.157921   data required time
                                             -6.585410   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572512   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242412    0.000242    5.977089 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024366    0.266127    0.292196    6.269285 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.266127    0.000151    6.269436 v _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004732    0.212896    0.183539    6.452975 ^ _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.212896    0.000048    6.453022 ^ _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002974    0.185977    0.123646    6.576668 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.185977    0.000029    6.576697 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.576697   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199600    0.005533   24.351654 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054618    0.106627    0.206580   24.558233 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.106628    0.000664   24.558897 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.308899   clock uncertainty
                                  0.000000   24.308899   clock reconvergence pessimism
                                 -0.156051   24.152847   library setup time
                                             24.152847   data required time
---------------------------------------------------------------------------------------------
                                             24.152847   data required time
                                             -6.576697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.576151   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104584    0.000822    0.555630 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016179    0.206192    0.523223    1.078854 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.206192    0.000353    1.079207 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073511    0.220859    0.292901    1.372108 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.220869    0.000827    1.372935 ^ debug_dco_word[19] (out)
                                              1.372935   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.372935   data arrival time
---------------------------------------------------------------------------------------------
                                             17.577065   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313769    0.000344    5.621616 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.316544    0.335805    5.957421 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.316544    0.000304    5.957725 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027791    0.208694    0.332488    6.290213 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.208697    0.000451    6.290664 v _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004424    0.197475    0.163994    6.454658 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.197475    0.000043    6.454701 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003587    0.156876    0.124976    6.579677 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.156876    0.000067    6.579743 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.579743   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104585    0.000364   24.557152 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307152   clock uncertainty
                                  0.000000   24.307152   clock reconvergence pessimism
                                 -0.147504   24.159649   library setup time
                                             24.159649   data required time
---------------------------------------------------------------------------------------------
                                             24.159649   data required time
                                             -6.579743   data arrival time
---------------------------------------------------------------------------------------------
                                             17.579906   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308841    0.000803    5.540100 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039269    0.449701    0.375393    5.915493 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.449715    0.001367    5.916860 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041043    0.468770    0.392696    6.309556 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.468770    0.000467    6.310023 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004984    0.186180    0.121542    6.431565 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.186180    0.000052    6.431616 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003077    0.185432    0.160376    6.591992 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.185432    0.000031    6.592023 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.592023   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102053    0.000384   24.553801 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.303802   clock uncertainty
                                  0.000000   24.303802   clock reconvergence pessimism
                                 -0.130726   24.173077   library setup time
                                             24.173077   data required time
---------------------------------------------------------------------------------------------
                                             24.173077   data required time
                                             -6.592023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581053   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389105    0.000845    6.009335 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034301    0.397148    0.349153    6.358488 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.397153    0.000827    6.359314 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005211    0.170378    0.122917    6.482232 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.170378    0.000056    6.482287 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003688    0.158241    0.124999    6.607285 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.158241    0.000070    6.607356 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.607356   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004896   24.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518   24.563534 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115884    0.001757   24.565290 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.315292   clock uncertainty
                                  0.000000   24.315292   clock reconvergence pessimism
                                 -0.124700   24.190592   library setup time
                                             24.190592   data required time
---------------------------------------------------------------------------------------------
                                             24.190592   data required time
                                             -6.607356   data arrival time
---------------------------------------------------------------------------------------------
                                             17.583237   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199473    0.004365    0.350487 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061086    0.114472    0.211710    0.562197 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.114473    0.000658    0.562855 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013082    0.174584    0.506440    1.069295 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.174584    0.000154    1.069449 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075301    0.224545    0.288164    1.357613 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.224583    0.001589    1.359201 ^ debug_dco_word[26] (out)
                                              1.359201   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.359201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.590799   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104586    0.001141    0.555950 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013936    0.183243    0.509622    1.065571 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.183243    0.000256    1.065827 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073968    0.221885    0.288459    1.354286 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.221897    0.000910    1.355196 ^ debug_dco_word[15] (out)
                                              1.355196   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.355196   data arrival time
---------------------------------------------------------------------------------------------
                                             17.594803   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242421    0.000844    5.977691 v fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034301    0.246417    0.336101    6.313793 v fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.246423    0.000691    6.314484 v _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006917    0.229822    0.192116    6.506599 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.229822    0.000147    6.506746 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002860    0.092568    0.075563    6.582310 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.092568    0.000027    6.582336 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.582336   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199550    0.005093   24.351213 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052835    0.104678    0.205018   24.556232 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.104679    0.000730   24.556961 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306963   clock uncertainty
                                  0.000000   24.306963   clock reconvergence pessimism
                                 -0.127772   24.179192   library setup time
                                             24.179192   data required time
---------------------------------------------------------------------------------------------
                                             24.179192   data required time
                                             -6.582336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.596855   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308841    0.000803    5.540100 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039269    0.449701    0.375393    5.915493 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.449715    0.001367    5.916860 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041043    0.468770    0.392696    6.309556 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.468781    0.001287    6.310842 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005356    0.166202    0.098073    6.408916 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.166202    0.000060    6.408975 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003798    0.194419    0.164640    6.573615 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.194419    0.000069    6.573684 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.573684   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004544   24.350664 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373   24.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103835    0.000671   24.555710 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.305710   clock uncertainty
                                  0.000000   24.305710   clock reconvergence pessimism
                                 -0.131232   24.174479   library setup time
                                             24.174479   data required time
---------------------------------------------------------------------------------------------
                                             24.174479   data required time
                                             -6.573684   data arrival time
---------------------------------------------------------------------------------------------
                                             17.600794   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004063    0.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118    0.553304 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102525    0.001084    0.554388 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013390    0.177644    0.505864    1.060252 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.177644    0.000299    1.060552 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073669    0.221145    0.286809    1.347360 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.221155    0.000829    1.348189 ^ debug_dco_word[17] (out)
                                              1.348189   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.348189   data arrival time
---------------------------------------------------------------------------------------------
                                             17.601810   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104589    0.001098    0.557887 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012460    0.168132    0.500589    1.058477 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.168132    0.000356    1.058833 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074821    0.224026    0.286374    1.345206 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.224040    0.000994    1.346201 ^ debug_dco_word[9] (out)
                                              1.346201   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.346201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.603798   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005776    0.351898 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204891    0.556789 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104588    0.000925    0.557714 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012373    0.167291    0.500109    1.057823 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.167291    0.000250    1.058073 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074303    0.222705    0.285438    1.343511 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.222718    0.000914    1.344425 ^ debug_dco_word[8] (out)
                                              1.344425   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.344425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.605574   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003943    0.350065 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204744    0.554809 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104588    0.001364    0.556173 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011893    0.162414    0.497212    1.053385 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.162414    0.000200    1.053585 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073625    0.220976    0.283346    1.336931 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.220987    0.000848    1.337779 ^ debug_dco_word[14] (out)
                                              1.337779   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.337779   data arrival time
---------------------------------------------------------------------------------------------
                                             17.612219   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000349    0.555387 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011842    0.161878    0.496734    1.052121 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.161878    0.000224    1.052345 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073544    0.220774    0.283101    1.335446 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.220784    0.000847    1.336293 ^ debug_dco_word[21] (out)
                                              1.336293   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.336293   data arrival time
---------------------------------------------------------------------------------------------
                                             17.613707   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199528    0.004895    0.351017 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062331    0.115875    0.212518    0.563535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.115876    0.000575    0.564109 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010414    0.147344    0.490456    1.054566 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.147344    0.000192    1.054757 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073601    0.220864    0.279964    1.334721 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.220874    0.000847    1.335569 ^ debug_dco_word[11] (out)
                                              1.335569   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.335569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.614431   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199491    0.004543    0.350666 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052040    0.103834    0.204373    0.555038 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.103834    0.000504    0.555542 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011576    0.159129    0.495077    1.050619 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.159129    0.000319    1.050938 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074031    0.221966    0.283205    1.334143 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.221979    0.000911    1.335054 ^ debug_dco_word[22] (out)
                                              1.335054   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.335054   data arrival time
---------------------------------------------------------------------------------------------
                                             17.614944   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051488    0.158603    0.087466    0.087466 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000    0.087466 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258656    0.346122 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005277    0.351399 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397    0.555796 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000966    0.556763 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011000    0.153292    0.491637    1.048400 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.153292    0.000201    1.048601 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073905    0.221629    0.281733    1.330334 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.221641    0.000883    1.331217 ^ debug_dco_word[13] (out)
                                              1.331217   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.331217   data arrival time
---------------------------------------------------------------------------------------------
                                             17.618782   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511722    0.000344    5.660767 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.342813    0.347235    6.008001 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.342813    0.000304    6.008305 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027791    0.328117    0.306321    6.314626 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.328120    0.000507    6.315133 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005304    0.137589    0.092531    6.407664 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.137589    0.000057    6.407721 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003324    0.154977    0.115044    6.522764 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.154977    0.000034    6.522799 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.522799   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199629    0.005777   24.351896 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052790    0.104585    0.204890   24.556787 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.104587    0.000826   24.557613 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.307615   clock uncertainty
                                  0.000000   24.307615   clock reconvergence pessimism
                                 -0.126986   24.180628   library setup time
                                             24.180628   data required time
---------------------------------------------------------------------------------------------
                                             24.180628   data required time
                                             -6.522799   data arrival time
---------------------------------------------------------------------------------------------
                                             17.657829   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511728    0.000958    5.661381 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.389099    0.347109    6.008490 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.389108    0.001009    6.009499 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.311558    0.316606    6.326105 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.311560    0.000420    6.326525 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002811    0.080779    0.196845    6.523370 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.080779    0.000027    6.523396 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.523396   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109788    0.001927   24.561686 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.311686   clock uncertainty
                                  0.000000   24.311686   clock reconvergence pessimism
                                 -0.116903   24.194782   library setup time
                                             24.194782   data required time
---------------------------------------------------------------------------------------------
                                             24.194782   data required time
                                             -6.523396   data arrival time
---------------------------------------------------------------------------------------------
                                             17.671385   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308841    0.000803    5.540100 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039269    0.449701    0.375393    5.915493 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.449717    0.001483    5.916976 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013512    0.177181    0.242879    6.159855 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.177181    0.000103    6.159959 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004246    0.180462    0.107776    6.267735 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.180462    0.000041    6.267776 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004735    0.213875    0.177000    6.444776 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.213875    0.000092    6.444869 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.444869   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102055    0.000741   24.554159 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304159   clock uncertainty
                                  0.000000   24.304159   clock reconvergence pessimism
                                 -0.133671   24.170488   library setup time
                                             24.170488   data required time
---------------------------------------------------------------------------------------------
                                             24.170488   data required time
                                             -6.444869   data arrival time
---------------------------------------------------------------------------------------------
                                             17.725620   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313769    0.000344    5.621616 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.316544    0.335805    5.957421 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.316553    0.000976    5.958397 v _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007077    0.246904    0.214818    6.173214 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.246904    0.000153    6.173368 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005426    0.183850    0.145470    6.318837 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.183850    0.000108    6.318945 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.318945   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005278   24.351398 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397   24.555794 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103936    0.001029   24.556824 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306824   clock uncertainty
                                  0.000000   24.306824   clock reconvergence pessimism
                                 -0.155914   24.150911   library setup time
                                             24.150911   data required time
---------------------------------------------------------------------------------------------
                                             24.150911   data required time
                                             -6.318945   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831966   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313777    0.000958    5.622230 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033505    0.242412    0.354617    5.976847 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.242425    0.001009    5.977856 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026572    0.287692    0.305323    6.283179 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.287702    0.000920    6.284098 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.284098   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199562    0.005196   24.351316 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057323    0.109776    0.208441   24.559757 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.109777    0.000810   24.560568 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310568   clock uncertainty
                                  0.000000   24.310568   clock reconvergence pessimism
                                 -0.191838   24.118731   library setup time
                                             24.118731   data required time
---------------------------------------------------------------------------------------------
                                             24.118731   data required time
                                             -6.284098   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834633   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308841    0.000803    5.540100 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039269    0.449701    0.375393    5.915493 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.449717    0.001483    5.916976 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013512    0.177181    0.242879    6.159855 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.177181    0.000250    6.160105 ^ _1364_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002845    0.078717    0.178335    6.338440 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.078717    0.000027    6.338467 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.338467   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199471    0.004345   24.350466 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050411    0.102053    0.202952   24.553417 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.102054    0.000687   24.554106 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304106   clock uncertainty
                                  0.000000   24.304106   clock reconvergence pessimism
                                 -0.118310   24.185795   library setup time
                                             24.185795   data required time
---------------------------------------------------------------------------------------------
                                             24.185795   data required time
                                             -6.338467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847328   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324594    0.000217    5.247462 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.511722    0.412961    5.660423 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511722    0.000344    5.660767 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029459    0.342813    0.347235    6.008001 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.342824    0.001075    6.009076 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004163    0.130960    0.083400    6.092476 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.130960    0.000039    6.092515 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004582    0.208656    0.167054    6.259569 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.208656    0.000096    6.259665 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.259665   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199571    0.005278   24.351398 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052171    0.103933    0.204397   24.555794 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.103935    0.000876   24.556671 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306671   clock uncertainty
                                  0.000000   24.306671   clock reconvergence pessimism
                                 -0.132677   24.173994   library setup time
                                             24.173994   data required time
---------------------------------------------------------------------------------------------
                                             24.173994   data required time
                                             -6.259665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914328   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308841    0.000803    5.540100 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039269    0.449701    0.375393    5.915493 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.449705    0.000751    5.916244 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004842    0.180950    0.120446    6.036690 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.180950    0.000050    6.036740 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006578    0.243161    0.196398    6.233138 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.243161    0.000162    6.233300 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.233300   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102528    0.001410   24.554712 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304714   clock uncertainty
                                  0.000000   24.304714   clock reconvergence pessimism
                                 -0.134560   24.170153   library setup time
                                             24.170153   data required time
---------------------------------------------------------------------------------------------
                                             24.170153   data required time
                                             -6.233300   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936853   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308841    0.000803    5.540100 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039269    0.449701    0.375393    5.915493 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.449709    0.001016    5.916509 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004750    0.157048    0.091940    6.008449 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.157048    0.000049    6.008498 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003773    0.159506    0.123397    6.131895 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.159506    0.000071    6.131967 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.131967   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102522    0.000508   24.553810 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.303812   clock uncertainty
                                  0.000000   24.303812   clock reconvergence pessimism
                                 -0.127932   24.175879   library setup time
                                             24.175879   data required time
---------------------------------------------------------------------------------------------
                                             24.175879   data required time
                                             -6.131967   data arrival time
---------------------------------------------------------------------------------------------
                                             18.043911   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299780    0.000217    5.224825 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045078    0.313768    0.396446    5.621272 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.313780    0.001123    5.622395 v _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005393    0.230506    0.202484    5.824879 ^ _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.230506    0.000145    5.825024 ^ _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004866    0.174890    0.139572    5.964596 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.174890    0.000098    5.964694 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.964694   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199431    0.003944   24.350063 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052850    0.104582    0.204745   24.554810 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.104589    0.001435   24.556244 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.306244   clock uncertainty
                                  0.000000   24.306244   clock reconvergence pessimism
                                 -0.153036   24.153208   library setup time
                                             24.153208   data required time
---------------------------------------------------------------------------------------------
                                             24.153208   data required time
                                             -5.964694   data arrival time
---------------------------------------------------------------------------------------------
                                             18.188515   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195096    0.003463    5.531265 v _1422_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005029    0.343339    0.178469    5.709734 ^ _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.343339    0.000053    5.709787 ^ _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004631    0.207326    0.152577    5.862364 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.207326    0.000095    5.862460 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.862460   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110297    0.000973   24.560143 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310144   clock uncertainty
                                  0.000000   24.310144   clock reconvergence pessimism
                                 -0.161923   24.148222   library setup time
                                             24.148222   data required time
---------------------------------------------------------------------------------------------
                                             24.148222   data required time
                                             -5.862460   data arrival time
---------------------------------------------------------------------------------------------
                                             18.285763   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004407    0.077864    0.029655    4.829655 ^ rst_n (in)
                                                         rst_n (net)
                      0.077864    0.000000    4.829655 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.090280    0.136958    4.966613 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.090280    0.000064    4.966677 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.324594    0.280568    5.247244 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324607    0.001121    5.248366 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.308835    0.290931    5.539297 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.308916    0.002780    5.542077 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004801    0.160466    0.113404    5.655481 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.160466    0.000047    5.655528 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004008    0.152300    0.126523    5.782052 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.152300    0.000076    5.782128 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.782128   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199446    0.004096   24.350216 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057685    0.110294    0.208953   24.559170 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.110299    0.001259   24.560429 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.310431   clock uncertainty
                                  0.000000   24.310431   clock reconvergence pessimism
                                 -0.125390   24.185040   library setup time
                                             24.185040   data required time
---------------------------------------------------------------------------------------------
                                             24.185040   data required time
                                             -5.782128   data arrival time
---------------------------------------------------------------------------------------------
                                             18.402912   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361579    0.000174    7.527277 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.265549    0.312362    7.839639 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.265558    0.000884    7.840522 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.248667    0.285185    8.125708 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.248668    0.000252    8.125959 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.169202    0.231234    8.357193 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.169202    0.000099    8.357292 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028163    0.303198    0.299888    8.657180 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.303202    0.000627    8.657807 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.006998    0.444873    0.329020    8.986828 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.444873    0.000151    8.986979 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003068    0.224345    0.150340    9.137319 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.224345    0.000031    9.137350 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.137350   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102526    0.001206   24.554508 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304510   clock uncertainty
                                  0.000000   24.304510   clock reconvergence pessimism
                                 -0.168966   24.135544   library setup time
                                             24.135544   data required time
---------------------------------------------------------------------------------------------
                                             24.135544   data required time
                                             -9.137350   data arrival time
---------------------------------------------------------------------------------------------
                                             14.998194   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.260557   -0.060557 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ff_n40C_5v50 0
max fanout violation count 17
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ff_n40C_5v50 17
max cap violation count 1
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ff_n40C_5v50 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.273836e-03 5.026719e-04 7.400275e-08 4.776582e-03  33.9%
Combinational        2.858173e-03 3.046700e-03 2.270726e-07 5.905101e-03  41.9%
Clock                2.013162e-03 1.408924e-03 1.712192e-07 3.422257e-03  24.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.145172e-03 4.958294e-03 4.722953e-07 1.410394e-02 100.0%
                            64.8%        35.2%         0.0%
%OL_METRIC_F power__internal__total 0.00914517231285572
%OL_METRIC_F power__switching__total 0.004958293866366148
%OL_METRIC_F power__leakage__total 4.72295340614437e-7
%OL_METRIC_F power__total 0.014103938825428486

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ff_n40C_5v50 1.111602841238436
======================= nom_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.923126 source latency _2319_/CLK ^
-0.561523 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
1.111603 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ff_n40C_5v50 1.6116028967495888
======================= nom_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.923126 source latency _2319_/CLK ^
-0.561523 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
1.611603 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ff_n40C_5v50 0.24062957862927198
nom_ff_n40C_5v50: 0.24062957862927198
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ff_n40C_5v50 14.998193334020932
nom_ff_n40C_5v50: 14.998193334020932
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ff_n40C_5v50 0
nom_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ff_n40C_5v50 0.240630
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.550943         network latency _2400_/CLK
        2.250199 network latency _2408_/CLK
---------------
0.550943 2.250199 latency
        1.699256 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.467600         network latency _2415_/CLK
        2.220722 network latency _2408_/CLK
---------------
1.467600 2.220722 latency
        0.753122 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.522101         network latency _2400_/CLK
        0.538111 network latency _2372_/CLK
---------------
0.522101 0.538111 latency
        0.016009 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 8.32 fmax = 120.13
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_ff_n40C_5v50 corner to /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/54-openroad-stapostpnr/nom_ff_n40C_5v50/pll_top__nom_ff_n40C_5v50.lib…
