{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701456242196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701456242197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:44:02 2023 " "Processing started: Fri Dec 01 15:44:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701456242197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456242197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456242197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701456242727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_sons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_sons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_sons-behavioral " "Found design unit 1: gerador_sons-behavioral" {  } { { "gerador_sons.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252243 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_sons " "Found entity 1: gerador_sons" {  } { { "gerador_sons.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1-comportamental " "Found design unit 1: circuito_semana_1-comportamental" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252245 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1 " "Found entity 1: circuito_semana_1" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252247 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252249 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-comportamental " "Found design unit 1: dataflow-comportamental" {  } { { "dataflow.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252251 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "dataflow.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busca_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busca_buracos-estrutural " "Found design unit 1: busca_buracos-estrutural" {  } { { "busca_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252252 ""} { "Info" "ISGN_ENTITY_NAME" "1 busca_buracos " "Found entity 1: busca_buracos" {  } { { "busca_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_custom-comportamental " "Found design unit 1: contador_custom-comportamental" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252254 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_custom " "Found entity 1: contador_custom" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-comportamental " "Found design unit 1: unidade_controle-comportamental" {  } { { "unidade_controle.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252256 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos-comportamental " "Found design unit 1: gera_buracos-comportamental" {  } { { "gera_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252258 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos " "Found entity 1: gera_buracos" {  } { { "gera_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_df-comportamental " "Found design unit 1: gera_buracos_df-comportamental" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252260 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_df " "Found entity 1: gera_buracos_df" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_uc-comportamental " "Found design unit 1: gera_buracos_uc-comportamental" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252262 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_uc " "Found entity 1: gera_buracos_uc" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252264 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_buraco-comportamental " "Found design unit 1: move_buraco-comportamental" {  } { { "move_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252266 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_buraco " "Found entity 1: move_buraco" {  } { { "move_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_wrapper-comportamental " "Found design unit 1: circuito_wrapper-comportamental" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252268 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_wrapper " "Found entity 1: circuito_wrapper" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_df-comportamental " "Found design unit 1: wrapper_df-comportamental" {  } { { "wrapper_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252270 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_df " "Found entity 1: wrapper_df" {  } { { "wrapper_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_inicializacao-comportamental " "Found design unit 1: contador_inicializacao-comportamental" {  } { { "contador_3000.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252272 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_inicializacao " "Found entity 1: contador_inicializacao" {  } { { "contador_3000.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_uc-comportamental " "Found design unit 1: wrapper_uc-comportamental" {  } { { "wrapper_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252274 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_uc " "Found entity 1: wrapper_uc" {  } { { "wrapper_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_dificuldade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_dificuldade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_dificuldade-comportamental " "Found design unit 1: contador_dificuldade-comportamental" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252276 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_dificuldade " "Found entity 1: contador_dificuldade" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-comportamental " "Found design unit 1: clock_div-comportamental" {  } { { "clock_div.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/clock_div.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252278 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/clock_div.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_pwm_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_pwm_generic-rtl " "Found design unit 1: circuito_pwm_generic-rtl" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252279 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm_generic " "Found entity 1: circuito_pwm_generic" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco-behavioral " "Found design unit 1: controle_buraco-behavioral" {  } { { "controle_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252281 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco " "Found entity 1: controle_buraco" {  } { { "controle_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_trapaca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_trapaca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_trapaca-behavioral " "Found design unit 1: detector_trapaca-behavioral" {  } { { "detector_trapaca.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/detector_trapaca.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252283 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_trapaca " "Found entity 1: detector_trapaca" {  } { { "detector_trapaca.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/detector_trapaca.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_1-tb " "Found design unit 1: circuito_semana_1_tb_1-tb" {  } { { "circuito_semana_1_tb_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252285 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_1 " "Found entity 1: circuito_semana_1_tb_1" {  } { { "circuito_semana_1_tb_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_2-tb " "Found design unit 1: circuito_semana_1_tb_2-tb" {  } { { "circuito_semana_1_tb_2.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_2.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252287 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_2 " "Found entity 1: circuito_semana_1_tb_2" {  } { { "circuito_semana_1_tb_2.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_3-tb " "Found design unit 1: circuito_semana_1_tb_3-tb" {  } { { "circuito_semana_1_tb_3.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_3.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252289 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_3 " "Found entity 1: circuito_semana_1_tb_3" {  } { { "circuito_semana_1_tb_3.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_n-comportamental " "Found design unit 1: contador_m_n-comportamental" {  } { { "contador_m_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252291 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_n " "Found entity 1: contador_m_n" {  } { { "contador_m_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco_tb-tb " "Found design unit 1: controle_buraco_tb-tb" {  } { { "controle_buraco_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco_tb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252293 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco_tb " "Found entity 1: controle_buraco_tb" {  } { { "controle_buraco_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco_tb.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252295 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/edge_detector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_sons_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_sons_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_sons_tb-behavioral " "Found design unit 1: gerador_sons_tb-behavioral" {  } { { "gerador_sons_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252296 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_sons_tb " "Found entity 1: gerador_sons_tb" {  } { { "gerador_sons_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_ascii_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_ascii_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_ascii_decoder-behavioral " "Found design unit 1: hex_ascii_decoder-behavioral" {  } { { "hex_ascii_decoder.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hex_ascii_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252298 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_ascii_decoder " "Found entity 1: hex_ascii_decoder" {  } { { "hex_ascii_decoder.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hex_ascii_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmissor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor-behavioral " "Found design unit 1: transmissor-behavioral" {  } { { "transmissor.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252300 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/deslocador_n.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252302 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/deslocador_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_7o1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1-tx_serial_7O1_arch " "Found design unit 1: tx_serial_7O1-tx_serial_7O1_arch" {  } { { "tx_serial_7O1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252304 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "tx_serial_7O1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_7o1_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1_fd-tx_serial_7O1_fd_arch " "Found design unit 1: tx_serial_7O1_fd-tx_serial_7O1_fd_arch" {  } { { "tx_serial_7O1_fd.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252306 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "tx_serial_7O1_fd.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_uc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252308 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_uc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmissor_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor_uc-behave " "Found design unit 1: transmissor_uc-behave" {  } { { "transmissor_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_uc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252309 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor_uc " "Found entity 1: transmissor_uc" {  } { { "transmissor_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmissor_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor_df-behavioral " "Found design unit 1: transmissor_df-behavioral" {  } { { "transmissor_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252311 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor_df " "Found entity 1: transmissor_df" {  } { { "transmissor_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456252311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_wrapper " "Elaborating entity \"circuito_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701456252361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_df wrapper_df:df " "Elaborating entity \"wrapper_df\" for hierarchy \"wrapper_df:df\"" {  } { { "circuito_wrapper.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_inicializacao wrapper_df:df\|contador_inicializacao:contagem_regressiva " "Elaborating entity \"contador_inicializacao\" for hierarchy \"wrapper_df:df\|contador_inicializacao:contagem_regressiva\"" {  } { { "wrapper_df.vhd" "contagem_regressiva" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_semana_1 wrapper_df:df\|circuito_semana_1:circuito_principal " "Elaborating entity \"circuito_semana_1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\"" {  } { { "wrapper_df.vhd" "circuito_principal" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado " "Elaborating entity \"hexa7seg\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado\"" {  } { { "circuito_semana_1.vhd" "HEX_Estado" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF " "Elaborating entity \"dataflow\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\"" {  } { { "circuito_semana_1.vhd" "DF" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO\"" {  } { { "dataflow.vhd" "CONTA_TEMPO" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\"" {  } { { "dataflow.vhd" "TICK_GENERATOR" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\"" {  } { { "dataflow.vhd" "CONTA_AGUA" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252374 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(41) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(41) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(41) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(41) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(41) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] contador_custom.vhd(41) " "Inferred latch for \"M\[5\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[6\] contador_custom.vhd(41) " "Inferred latch for \"M\[6\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[7\] contador_custom.vhd(41) " "Inferred latch for \"M\[7\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[8\] contador_custom.vhd(41) " "Inferred latch for \"M\[8\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252375 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busca_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS " "Elaborating entity \"busca_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS\"" {  } { { "dataflow.vhd" "BUSCA_FUROS" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador " "Elaborating entity \"gera_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\"" {  } { { "dataflow.vhd" "gerador" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_df wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df " "Elaborating entity \"gera_buracos_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\"" {  } { { "gera_buracos.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador " "Elaborating entity \"registrador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador\"" {  } { { "gera_buracos_df.vhd" "registrador" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_dificuldade wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco " "Elaborating entity \"contador_dificuldade\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco\"" {  } { { "gera_buracos_df.vhd" "conta_buraco" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1\"" {  } { { "gera_buracos_df.vhd" "contador_1" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2\"" {  } { { "gera_buracos_df.vhd" "contador_2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_buraco wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor " "Elaborating entity \"move_buraco\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor\"" {  } { { "gera_buracos_df.vhd" "movedor" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc " "Elaborating entity \"gera_buracos_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc\"" {  } { { "gera_buracos.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\"" {  } { { "dataflow.vhd" "tick_generator_2s" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|edge_detector:edge_detector_buzzer_en " "Elaborating entity \"edge_detector\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|edge_detector:edge_detector_buzzer_en\"" {  } { { "dataflow.vhd" "edge_detector_buzzer_en" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_sons wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gerador_sons:gerador_som " "Elaborating entity \"gerador_sons\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gerador_sons:gerador_som\"" {  } { { "dataflow.vhd" "gerador_som" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC\"" {  } { { "circuito_semana_1.vhd" "UC" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX " "Elaborating entity \"transmissor\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\"" {  } { { "circuito_semana_1.vhd" "TX" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_uc:uc " "Elaborating entity \"transmissor_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_uc:uc\"" {  } { { "transmissor.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor_df wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df " "Elaborating entity \"transmissor_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\"" {  } { { "transmissor.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|contador_m:seletor " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|contador_m:seletor\"" {  } { { "transmissor_df.vhd" "seletor" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1 wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx " "Elaborating entity \"tx_serial_7O1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\"" {  } { { "transmissor_df.vhd" "tx" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_uc:U1_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_uc:U1_UC\"" {  } { { "tx_serial_7O1.vhd" "U1_UC" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1_fd wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD " "Elaborating entity \"tx_serial_7O1_fd\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\"" {  } { { "tx_serial_7O1.vhd" "U2_FD" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|deslocador_n:U1\"" {  } { { "tx_serial_7O1_fd.vhd" "U1" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|contador_m_n:U2 " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|contador_m_n:U2\"" {  } { { "tx_serial_7O1_fd.vhd" "U2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|contador_m_n:U3_TICK " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|contador_m_n:U3_TICK\"" {  } { { "tx_serial_7O1.vhd" "U3_TICK" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ascii_decoder wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|hex_ascii_decoder:decoder_tempo2 " "Elaborating entity \"hex_ascii_decoder\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|hex_ascii_decoder:decoder_tempo2\"" {  } { { "transmissor_df.vhd" "decoder_tempo2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_buraco wrapper_df:df\|controle_buraco:controle_buraco_pwm " "Elaborating entity \"controle_buraco\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\"" {  } { { "wrapper_df.vhd" "controle_buraco_pwm" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator\"" {  } { { "controle_buraco.vhd" "tick_generator" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0 " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\"" {  } { { "controle_buraco.vhd" "contador_0" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252435 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(41) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252436 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(41) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252436 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(41) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252436 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(41) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456252436 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_pwm_generic wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0 " "Elaborating entity \"circuito_pwm_generic\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\"" {  } { { "controle_buraco.vhd" "pwm_0" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_uc wrapper_uc:uc " "Elaborating entity \"wrapper_uc\" for hierarchy \"wrapper_uc:uc\"" {  } { { "circuito_wrapper.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456252441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456252585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456252585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456252585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456252585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\] " "LATCH primitive \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456252585 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701456253370 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701456253370 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456253373 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701456253373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[2\] GND " "Pin \"db_estado\[2\]\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701456253749 "|circuito_wrapper|db_estado[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701456253749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701456253866 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] High " "Register wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] will power up to High" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701456254042 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701456254042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701456254865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456254865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "840 " "Implemented 840 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701456254969 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701456254969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "796 " "Implemented 796 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701456254969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701456254969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701456255007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 15:44:15 2023 " "Processing ended: Fri Dec 01 15:44:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701456255007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701456255007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701456255007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456255007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701456256356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701456256356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:44:15 2023 " "Processing started: Fri Dec 01 15:44:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701456256356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701456256356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701456256357 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701456256480 ""}
{ "Info" "0" "" "Project  = semana1" {  } {  } 0 0 "Project  = semana1" 0 0 "Fitter" 0 0 1701456256481 ""}
{ "Info" "0" "" "Revision = semana1" {  } {  } 0 0 "Revision = semana1" 0 0 "Fitter" 0 0 1701456256481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701456256653 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semana1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"semana1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701456256668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701456256720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701456256720 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701456257055 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701456257078 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701456257237 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701456261690 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 343 global CLKCTRL_G6 " "clock~inputCLKENA0 with 343 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701456261797 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701456261797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701456261797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701456261808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701456261809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701456261812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701456261814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701456261814 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701456261815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "The Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701456262513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701456262514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701456262515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701456262528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701456262529 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701456262529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701456262613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701456262614 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701456262614 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701456262688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701456265189 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701456265513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701456268958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701456271012 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701456272474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701456272474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701456273762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701456277737 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701456277737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701456287729 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701456287729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701456287732 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.44 " "Total time spent on timing analysis during the Fitter is 2.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701456290638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701456290657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701456291398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701456291399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701456292114 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701456296877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/output_files/semana1.fit.smsg " "Generated suppressed messages file C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/output_files/semana1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701456297249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6284 " "Peak virtual memory: 6284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701456297944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 15:44:57 2023 " "Processing ended: Fri Dec 01 15:44:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701456297944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701456297944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701456297944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701456297944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701456299138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701456299138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:44:59 2023 " "Processing started: Fri Dec 01 15:44:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701456299138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701456299138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701456299138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701456303377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701456303605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 15:45:03 2023 " "Processing ended: Fri Dec 01 15:45:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701456303605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701456303605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701456303605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701456303605 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701456304272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701456304943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701456304944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:45:04 2023 " "Processing started: Fri Dec 01 15:45:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701456304944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701456304944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semana1 -c semana1 " "Command: quartus_sta semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701456304944 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701456305070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701456305880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456305929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456305929 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "The Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701456306344 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701456306396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456306396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701456306402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701456306402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701456306402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701456306402 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701456306402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701456306409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701456306412 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701456306414 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701456306425 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701456306488 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701456306488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.165 " "Worst-case setup slack is -7.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.165           -1391.936 clock  " "   -7.165           -1391.936 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.571             -84.281 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -4.571             -84.281 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.971            -150.522 reset  " "   -3.971            -150.522 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836              -2.900 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -1.836              -2.900 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456306491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.136 " "Worst-case hold slack is -0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.136 clock  " "   -0.136              -0.136 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.473               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 reset  " "    0.499               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.794               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456306499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.137 " "Worst-case recovery slack is -4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137              -8.273 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -4.137              -8.273 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098            -784.666 clock  " "   -3.098            -784.666 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043             -53.864 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.043             -53.864 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456306507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.961 " "Worst-case removal slack is 0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 clock  " "    0.961               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    1.069               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.532               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    2.532               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456306554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -326.310 clock  " "   -0.538            -326.310 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.183 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.538             -21.183 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.767 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.538              -1.767 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 reset  " "    0.023               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456306557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456306557 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701456306578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701456306621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701456307931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701456308046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701456308061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701456308061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.969 " "Worst-case setup slack is -6.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.969           -1370.584 clock  " "   -6.969           -1370.584 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.618             -85.048 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -4.618             -85.048 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.005            -156.283 reset  " "   -4.005            -156.283 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071              -3.149 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -2.071              -3.149 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456308064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.356 " "Worst-case hold slack is -0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356              -0.484 clock  " "   -0.356              -0.484 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 reset  " "    0.443               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.470               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.911               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456308074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.134 " "Worst-case recovery slack is -4.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134              -8.267 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -4.134              -8.267 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.891            -729.104 clock  " "   -2.891            -729.104 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.156             -56.757 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.156             -56.757 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456308081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 clock  " "    0.898               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    1.161               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.386               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    2.386               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456308089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -335.409 clock  " "   -0.538            -335.409 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.716 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.538             -21.716 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.814 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.538              -1.814 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 reset  " "    0.014               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456308096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456308096 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701456308116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701456308286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701456309414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701456309525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701456309531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701456309531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.643 " "Worst-case setup slack is -3.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643            -529.424 clock  " "   -3.643            -529.424 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.073             -32.948 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.073             -32.948 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660             -55.284 reset  " "   -1.660             -55.284 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650              -0.890 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.650              -0.890 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.030 " "Worst-case hold slack is -0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.030 clock  " "   -0.030              -0.030 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.160               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 reset  " "    0.303               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.404               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.411 " "Worst-case recovery slack is -2.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.411              -4.822 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -2.411              -4.822 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.731            -396.280 clock  " "   -1.731            -396.280 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957             -24.863 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.957             -24.863 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.446 " "Worst-case removal slack is 0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clock  " "    0.446               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.687               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    1.144               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.206 " "Worst-case minimum pulse width slack is -0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206             -15.344 reset  " "   -0.206             -15.344 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -38.388 clock  " "   -0.099             -38.388 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.377 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.079              -0.377 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.007 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.004              -0.007 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309562 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701456309581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701456309779 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701456309785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701456309785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.110 " "Worst-case setup slack is -3.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.110            -439.638 clock  " "   -3.110            -439.638 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946             -29.383 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -1.946             -29.383 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437             -48.488 reset  " "   -1.437             -48.488 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677              -0.840 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.677              -0.840 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.348 clock  " "   -0.201              -0.348 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.141               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 reset  " "    0.294               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.365               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.267 " "Worst-case recovery slack is -2.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.267              -4.534 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -2.267              -4.534 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502            -339.783 clock  " "   -1.502            -339.783 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915             -23.832 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.915             -23.832 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.348 " "Worst-case removal slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clock  " "    0.348               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.721               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    1.061               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.178 " "Worst-case minimum pulse width slack is -0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178             -12.788 reset  " "   -0.178             -12.788 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -39.365 clock  " "   -0.099             -39.365 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.032              -0.032 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.026               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701456309818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701456309818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701456311542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701456311543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5082 " "Peak virtual memory: 5082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701456311635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 15:45:11 2023 " "Processing ended: Fri Dec 01 15:45:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701456311635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701456311635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701456311635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701456311635 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701456312350 ""}
