Synthesis Analysis & Elaboration Stage Report for ed_synth
Mon Jun  2 16:13:17 2025
Quartus Prime Version 24.3.1 Build 102 01/14/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Additional Pragma Usages
  3. Source Assignments for User Entity altera_reset_controller Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller
  4. Source Assignments for User Entity altera_reset_controller_1 Instance: rst_controller_002
  5. Source Assignments for User Entity ed_synth_user_pll_altera_iopll_2000_q2hxwiy Instance: user_pll|altera_iopll_inst
  6. Source Assignments for User Entity altera_reset_synchronizer_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1
  7. Source Assignments for User Entity altera_reset_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_req_sync_uq1
  8. Source Assignments for User Entity altera_reset_synchronizer Instance: rst_controller_002|alt_rst_sync_uq1
  9. Source Assignments for User Entity ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top Instance: axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst
 10. Source Assignments for User Entity mem_reset_handler Instance: reset_handler|mem_reset_handler_inst|mem_reset_handler_inst
 11. Source Assignments for User Entity altera_std_synchronizer_nocut Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst
 12. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_bufs_mem Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem
 13. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane
 14. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane
 15. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane
 16. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_wide Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_wide
 17. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_slim Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_slim
 18. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_hmc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide
 19. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_wide
 20. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_slim
 21. Source Assignments for User Entity altera_std_synchronizer_nocut_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer
 22. Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i Instance: traffic_generator|hydra_inst|mm_interconnect_0|cmd_demux_001
 23. Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti Instance: traffic_generator|hydra_inst|mm_interconnect_0|rsp_demux
 24. Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq Instance: traffic_generator|hydra_inst|mm_interconnect_1|cmd_demux
 25. Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq Instance: traffic_generator|hydra_inst|mm_interconnect_1|rsp_demux_003
 26. Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0
 27. Source Assignments for User Entity altera_emif_cal_gearbox_bidir Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox
 28. Source Assignments for User Entity altera_reset_synchronizer_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync
 29. Source Assignments for User Entity altera_std_synchronizer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer
 30. Source Assignments for User Entity altera_jtag_streaming Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming
 31. Source Assignments for User Entity altera_avalon_st_clock_crosser_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser
 32. Source Assignments for User Entity altera_jtag_src_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser
 33. Source Assignments for User Entity ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|cmd_demux
 34. Source Assignments for User Entity ed_synth_dut_altera_merlin_demultiplexer_1921_rcor4va Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_demux
 35. Source Assignments for User Entity ed_synth_dut_altera_merlin_demultiplexer_1921_c2mlp5i Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|rsp_demux_001
 36. Source Assignments for User Entity altera_std_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer
 37. Source Assignments for User Entity altera_reset_synchronizer_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst
 38. Source Assignments for User Entity altera_std_synchronizer_nocut_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer
 39. Source Assignments for User Entity altera_avalon_st_clock_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer
 40. Source Assignments for User Entity altera_avalon_st_clock_crosser_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer
 41. Source Assignments for User Entity altera_reset_synchronizer_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
 42. Source Assignments for User Entity altera_std_synchronizer_nocut_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer
 43. Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst
 44. Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst
 45. Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst
 46. Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst
 47. Source Assignments for User Entity intel_axi4lite_injector_util_synchronizer_ff_r2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd
 48. Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst
 49. Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst
 50. Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst
 51. Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst
 52. Parameter Settings for User Entity altera_reset_controller Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller
 53. Parameter Settings for User Entity altera_reset_controller_1 Instance: rst_controller_002
 54. Parameter Settings for User Entity ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty Instance: axil_driver_0|emif_ph2_axil_driver_inst
 55. Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst
 56. Parameter Settings for User Entity ed_synth_reset_handler_mem_reset_handler_100_tz6himy Instance: reset_handler|mem_reset_handler_inst
 57. Parameter Settings for User Entity ed_synth_altera_merlin_axi_translator_1972_npbsrda Instance: mm_interconnect_1|traffic_generator_driver0_axi4_translator
 58. Parameter Settings for User Entity ed_synth_altera_merlin_axi_translator_1972_npbsrda_1 Instance: mm_interconnect_1|emif_io96b_lpddr4_0_s0_axi4_translator
 59. Parameter Settings for User Entity altera_reset_synchronizer_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1
 60. Parameter Settings for User Entity altera_reset_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_req_sync_uq1
 61. Parameter Settings for User Entity altera_reset_synchronizer Instance: rst_controller_002|alt_rst_sync_uq1
 62. Parameter Settings for User Entity ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top Instance: axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst
 63. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0
 64. Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0
 65. Parameter Settings for User Entity mem_reset_handler Instance: reset_handler|mem_reset_handler_inst|mem_reset_handler_inst
 66. Parameter Settings for User Entity ed_synth_traffic_generator_altera_jtag_avalon_master_191_unfwqdy Instance: traffic_generator|hydra_inst|remote_access_jamb
 67. Parameter Settings for User Entity ed_synth_traffic_generator_hydra_global_csr_100_jz3tbky Instance: traffic_generator|hydra_inst|global_csr
 68. Parameter Settings for User Entity ed_synth_traffic_generator_altera_axi_bridge_1992_kxv226q Instance: traffic_generator|hydra_inst|global_csr_axi_bridge
 69. Parameter Settings for User Entity altera_std_synchronizer_nocut Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst
 70. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_bufs_mem Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem
 71. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte
 72. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte_ctrl
 73. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa
 74. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_falane
 75. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte
 76. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte_ctrl
 77. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_pa
 78. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane
 79. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte
 80. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte_ctrl
 81. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_pa
 82. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane
 83. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte
 84. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte_ctrl
 85. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_pa
 86. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane
 87. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_byte
 88. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_byte_ctrl
 89. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_pa
 90. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_falane
 91. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_byte
 92. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_byte_ctrl
 93. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_pa
 94. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_falane
 95. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte
 96. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte_ctrl
 97. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa
 98. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_falane
 99. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte
100. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte_ctrl
101. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa
102. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_falane
103. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_wide Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_wide
104. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_slim Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_slim
105. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_hmc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide
106. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_wide
107. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_hmc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_slim
108. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_slim
109. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_fbr_axi_adapter_wide Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide
110. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_fbr_axi_adapter_slim Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_slim
111. Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0
112. Parameter Settings for User Entity altera_std_synchronizer_nocut_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer
113. Parameter Settings for User Entity altera_avalon_st_jtag_interface Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master
114. Parameter Settings for User Entity ed_synth_traffic_generator_timing_adapter_1950_obb3kfy Instance: traffic_generator|hydra_inst|remote_access_jamb|timing_adt
115. Parameter Settings for User Entity ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq Instance: traffic_generator|hydra_inst|remote_access_jamb|fifo
116. Parameter Settings for User Entity altera_avalon_st_bytes_to_packets Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|b2p
117. Parameter Settings for User Entity altera_avalon_st_packets_to_bytes Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|p2b
118. Parameter Settings for User Entity altera_avalon_packets_to_master Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|transacto
119. Parameter Settings for User Entity altera_avalon_st_pipeline_base Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|ar_channel_pipeline
120. Parameter Settings for User Entity altera_avalon_st_pipeline_base_1 Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|w_channel_pipeline
121. Parameter Settings for User Entity altera_avalon_st_pipeline_base_2 Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|b_channel_pipeline
122. Parameter Settings for User Entity altera_avalon_st_pipeline_base_3 Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|r_channel_pipeline
123. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_apb_translator_1920_6aahr2a Instance: traffic_generator|hydra_inst|mm_interconnect_0|global_csr_apb3_translator
124. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_master_ni_19100_y3ctica Instance: traffic_generator|hydra_inst|mm_interconnect_0|global_csr_axi_bridge_m0_agent
125. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_apb_slave_agent_1940_4j3b5gq Instance: traffic_generator|hydra_inst|mm_interconnect_0|global_csr_apb3_agent
126. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_master_translator_192_54w642y Instance: traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_translator
127. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_master_agent_1930_l64uqry Instance: traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_agent
128. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_19112_ykxseta Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent
129. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_19112_5emdibi Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent
130. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_traffic_limiter_1921_6hyjguq Instance: traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_limiter
131. Parameter Settings for User Entity scfifo Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide|gen_skid_buffers.inst_rdfifo
132. Parameter Settings for User Entity scfifo_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide|gen_skid_buffers.inst_wrespfifo
133. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0
134. Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy
135. Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect
136. Parameter Settings for User Entity altera_jtag_sld_node Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node
137. Parameter Settings for User Entity altera_jtag_dc_streaming Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming
138. Parameter Settings for User Entity altera_syncram Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|fifo|gen_blk9.gen_blk10_else.altera_syncram_component
139. Parameter Settings for User Entity packets_to_master Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|transacto|p2m
140. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_iegcfmq_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_0|router_001|the_default_decode
141. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_ah5veci_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_0|router_002|the_default_decode
142. Parameter Settings for User Entity altera_merlin_arbitrator Instance: traffic_generator|hydra_inst|mm_interconnect_0|cmd_mux|arb
143. Parameter Settings for User Entity altera_merlin_address_alignment Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|check_and_align_address_to_size
144. Parameter Settings for User Entity altera_merlin_burst_uncompressor Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_burst_uncompressor
145. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_qo57tlq Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_rsp_fifo
146. Parameter Settings for User Entity altera_merlin_address_alignment_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|check_and_align_address_to_size
147. Parameter Settings for User Entity altera_merlin_burst_uncompressor_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_burst_uncompressor
148. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_3oiloga Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_rsp_fifo
149. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_lras3ty_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_1|router|the_default_decode
150. Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_cq4uqsy_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_1|router_004|the_default_decode
151. Parameter Settings for User Entity altera_merlin_arbitrator_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|rsp_mux|arb
152. Parameter Settings for User Entity altera_emif_cal_gearbox_bidir Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox
153. Parameter Settings for User Entity stdfn_inst_fa_c2p_ssm Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|u_ssm_fa
154. Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb
155. Parameter Settings for User Entity altera_reset_synchronizer_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync
156. Parameter Settings for User Entity ed_synth_dut_intel_axi4lite_injector_100_2yowc3a Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit
157. Parameter Settings for User Entity sld_virtual_jtag_basic Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component
158. Parameter Settings for User Entity altera_std_synchronizer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer
159. Parameter Settings for User Entity altera_jtag_streaming Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming
160. Parameter Settings for User Entity altera_avalon_st_clock_crosser_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser
161. Parameter Settings for User Entity altera_jtag_src_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser
162. Parameter Settings for User Entity altera_merlin_arb_adder Instance: traffic_generator|hydra_inst|mm_interconnect_0|cmd_mux|arb|adder
163. Parameter Settings for User Entity ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr
164. Parameter Settings for User Entity ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq_2 Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr
165. Parameter Settings for User Entity altera_merlin_arb_adder_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|rsp_mux|arb|adder
166. Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|timing_adt
167. Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|fifo
168. Parameter Settings for User Entity ed_synth_dut_altera_merlin_master_translator_192_lykd4la Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_translator
169. Parameter Settings for User Entity ed_synth_dut_altera_merlin_master_agent_1921_2inlndi Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_agent
170. Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_1971_kt2puei Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent
171. Parameter Settings for User Entity ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_limiter
172. Parameter Settings for User Entity ed_synth_dut_hs_clk_xer_1940_4s7hdhy Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser
173. Parameter Settings for User Entity intel_axi4lite_injector_ph2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst
174. Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_translator
175. Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_master_ni_1962_2kryw2a Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_agent
176. Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent
177. Parameter Settings for User Entity ed_synth_dut_altera_merlin_burst_adapter_1931_hbsisni Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter
178. Parameter Settings for User Entity ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter
179. Parameter Settings for User Entity ed_synth_dut_altera_merlin_width_adapter_1933_sqfzewq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter
180. Parameter Settings for User Entity ed_synth_dut_hs_clk_xer_1940_hvja46q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003
181. Parameter Settings for User Entity altera_std_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer
182. Parameter Settings for User Entity altera_reset_synchronizer_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst
183. Parameter Settings for User Entity altera_std_synchronizer_nocut_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer
184. Parameter Settings for User Entity altera_avalon_st_pipeline_base_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage
185. Parameter Settings for User Entity altera_jtag_control_signal_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser
186. Parameter Settings for User Entity altera_merlin_address_alignment_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|check_and_align_address_to_size
187. Parameter Settings for User Entity altera_merlin_burst_uncompressor_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_burst_uncompressor
188. Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_o34766q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_rsp_fifo
189. Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_wqohhgi_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|router|the_default_decode
190. Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_2jqun3q_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|router_001|the_default_decode
191. Parameter Settings for User Entity altera_merlin_arbitrator_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_mux|arb
192. Parameter Settings for User Entity altera_avalon_st_clock_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer
193. Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_slave Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst
194. Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_slave_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[3].axi4lite_slave_inst
195. Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_channel_arbiter Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_aww_arbiter
196. Parameter Settings for User Entity intel_axi4lite_injector_ph2_ax_channel_merge Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_ar_merge
197. Parameter Settings for User Entity intel_axi4lite_injector_ph2_ax_channel_merge_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_aw_merge
198. Parameter Settings for User Entity intel_axi4lite_injector_ph2_w_channel_merge Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_w_merge
199. Parameter Settings for User Entity intel_axi4lite_injector_ph2_write_response_demultiplexer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.write_response_demultiplexer
200. Parameter Settings for User Entity intel_axi4lite_injector_ph2_read_response_demultiplexer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.read_response_demultiplexer
201. Parameter Settings for User Entity altera_merlin_address_alignment_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_agent|align_address_to_size
202. Parameter Settings for User Entity altera_merlin_address_alignment_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|check_and_align_address_to_size
203. Parameter Settings for User Entity altera_merlin_burst_uncompressor_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor
204. Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_ysgnmwa Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo
205. Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_nxsnrbi_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router|the_default_decode
206. Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_vbaxzva_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_001|the_default_decode
207. Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_irryw4q_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_002|the_default_decode
208. Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_4ytgf2y_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_003|the_default_decode
209. Parameter Settings for User Entity altera_merlin_burst_adapter_13_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter
210. Parameter Settings for User Entity altera_merlin_burst_uncompressor_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter|uncompressor
211. Parameter Settings for User Entity altera_merlin_address_alignment_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter|check_and_align_address_to_size
212. Parameter Settings for User Entity altera_avalon_st_clock_crosser_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer
213. Parameter Settings for User Entity ed_synth_dut_altera_avalon_sc_fifo_1931_fzgstwy Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr
214. Parameter Settings for User Entity altera_merlin_arb_adder_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_mux|arb|adder
215. Parameter Settings for User Entity altera_reset_synchronizer_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
216. Parameter Settings for User Entity altera_std_synchronizer_nocut_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer
217. Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo
218. Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo
219. Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo
220. Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo
221. Parameter Settings for User Entity intel_axi4lite_injector_ph2_fifo Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo
222. Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_channel_arbiter_comparison Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_aww_arbiter|gen_stage1_reduction.gen_stage1_check[0].gen_stage1_check_inst.comparison
223. Parameter Settings for User Entity ed_synth_dut_altera_avalon_sc_fifo_1931_fzgstwy_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr
224. Parameter Settings for User Entity altera_merlin_address_alignment_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size
225. Parameter Settings for User Entity altera_merlin_burst_adapter_burstwrap_increment Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment
226. Parameter Settings for User Entity altera_merlin_burst_adapter_min Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min
227. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo
228. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo
229. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo
230. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo
231. Parameter Settings for User Entity scfifo_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo|fifo
232. Parameter Settings for User Entity altera_merlin_burst_adapter_subtractor Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub
233. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1
234. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1
235. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1
236. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1
237. Parameter Settings for User Entity altera_merlin_burst_adapter_adder Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract
238. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst
239. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst
240. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst
241. Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst
242. Parameter Settings for User Entity intel_axi4lite_injector_util_add_a_b_s0_s1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_adder
243. Parameter Settings for User Entity intel_axi4lite_injector_util_binary_to_gray Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_b2g
244. Parameter Settings for User Entity intel_axi4lite_injector_util_synchronizer_ff_r2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd
245. Parameter Settings for User Entity intel_axi4lite_injector_util_gray_to_binary Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_g2b
246. Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst
247. Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst
248. Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst
249. Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst
250. Verilog Macro Usage
251. System Level Debug Agent Report
252. Top Causes of Logic Optimized Away During Sweep
253. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------------------------------+
; Additional Pragma Usages                                                                                ;
+--------+---------------+--------------------------------------------------------------------------------+
; Entity ; Name          ; Location                                                                       ;
+--------+---------------+--------------------------------------------------------------------------------+
; --     ; translate_off ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:194 ;
; --     ; translate_on  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:200 ;
+--------+---------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_controller Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller ;
+-------------------+-------+------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                  ; Source Location                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_controller.v:140                                                                                                                                            ;
+-------------------+-------+------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
rst_controller
traffic_generator|hydra_inst|rst_controller
traffic_generator|hydra_inst|rst_controller_001
traffic_generator|hydra_inst|remote_access_jamb|rst_controller
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller



+--------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_controller_1 Instance: rst_controller_002              ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
; Assignment        ; Value ; From ; To                                  ; Source Location               ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_controller.v:140 ;
+-------------------+-------+------+-------------------------------------+-------------------------------+
All Instances:
rst_controller_001
rst_controller_002



+---------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_user_pll_altera_iopll_2000_q2hxwiy Instance: user_pll|altera_iopll_inst ;
+-----------------------------------+-------+------+-----+------------------------------------------------------------+
; Assignment                        ; Value ; From ; To  ; Source Location                                            ;
+-----------------------------------+-------+------+-----+------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS              ; OFF   ; -    ; gnd ; ed_synth_user_pll_altera_iopll_2000_q2hxwiy.v:77           ;
; REMOVE_REDUNDANT_LOGIC_CELLS      ; OFF   ; -    ; gnd ; ed_synth_user_pll_altera_iopll_2000_q2hxwiy.v:77           ;
; IMPLEMENT_AS_OUTPUT_OF_LOGIC_CELL ; ON    ; -    ; gnd ; ed_synth_user_pll_altera_iopll_2000_q2hxwiy.v:77           ;
+-----------------------------------+-------+------+-----+------------------------------------------------------------+
All Instances:
user_pll|altera_iopll_inst



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1 ;
+---------------------------+-------+------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                                                                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:29                                                                                                                                                        ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:47                                                                                                                                                        ;
+---------------------------+-------+------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
rst_controller|alt_rst_sync_uq1
traffic_generator|hydra_inst|rst_controller|alt_rst_sync_uq1
traffic_generator|hydra_inst|rst_controller_001|alt_rst_sync_uq1
traffic_generator|hydra_inst|remote_access_jamb|rst_controller|alt_rst_sync_uq1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_req_sync_uq1 ;
+---------------------------+-------+------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                                                                                                                                                                           ;
+---------------------------+-------+------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:29                                                                                                                                                            ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:47                                                                                                                                                            ;
+---------------------------+-------+------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
rst_controller_001|alt_rst_req_sync_uq1
rst_controller_002|alt_rst_req_sync_uq1
rst_controller|alt_rst_req_sync_uq1
traffic_generator|hydra_inst|rst_controller|alt_rst_req_sync_uq1
traffic_generator|hydra_inst|rst_controller_001|alt_rst_req_sync_uq1
traffic_generator|hydra_inst|remote_access_jamb|rst_controller|alt_rst_req_sync_uq1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_req_sync_uq1



+-----------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer Instance: rst_controller_002|alt_rst_sync_uq1      ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:29 ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:47 ;
+---------------------------+-------+------+-------------------------------------+--------------------------------+
All Instances:
rst_controller_001|alt_rst_sync_uq1
rst_controller_002|alt_rst_sync_uq1



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top Instance: axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst ;
+-------------------+-------+------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                    ; Source Location                                                                                                                                                            ;
+-------------------+-------+------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_arvalid ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:60                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_rready  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:61                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_awvalid ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:64                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_wvalid  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:67                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_bready  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:68                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_cal_done_rst_n      ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:69                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_araddr  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:58                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_arprot  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:59                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_awaddr  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:62                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_awprot  ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:63                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_wdata   ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:65                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; r_axil_driver_wstrb   ; ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv:66                                                                                              ;
+-------------------+-------+------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst



+----------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity mem_reset_handler Instance: reset_handler|mem_reset_handler_inst|mem_reset_handler_inst ;
+--------------------------+-----------+------+--------------------------------+---------------------------------------------+
; Assignment               ; Value     ; From ; To                             ; Source Location                             ;
+--------------------------+-----------+------+--------------------------------+---------------------------------------------+
; DESIGN_ASSISTANT_EXCLUDE ; CDC-50012 ; -    ; reset_n_sync.reset_sync_inst|* ; mem_reset_handler.sv:119                    ;
+--------------------------+-----------+------+--------------------------------+---------------------------------------------+
All Instances:
reset_handler|mem_reset_handler_inst|mem_reset_handler_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_std_synchronizer_nocut Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst ;
+-----------------------------+-------------+------+--------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To     ; Source Location                                                                                              ;
+-----------------------------+-------------+------+--------+--------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                           ;
+-----------------------------+-------------+------+--------+--------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_bufs_mem Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To ; Source Location                                                                                                                                                                ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL ; OFF   ; -    ; -  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_bufs_mem.sv:147                                                                                       ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                                       ; Value ; From ; To                                               ; Source Location                                                                                                                        ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[0].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[1].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[2].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[3].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[4].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[5].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[6].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[7].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[8].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[9].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[10].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[11].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[12].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[13].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[14].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[15].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[16].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[17].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[18].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[19].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[20].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[21].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[22].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[23].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[24].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[25].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[26].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[27].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[28].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[29].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[30].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[31].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[32].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[33].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[34].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[35].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[36].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[37].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[38].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[39].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[40].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[41].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[42].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[43].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[44].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[45].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[46].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[47].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[48].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[49].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[50].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[51].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[52].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[53].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[54].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[55].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[56].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[57].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[58].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[59].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[60].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[61].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[62].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[63].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[64].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[65].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[66].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[67].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[68].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[69].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[70].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[71].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[72].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[73].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[74].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[75].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[76].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[77].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[78].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[79].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[80].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[81].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[82].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[83].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[84].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[85].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[86].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[87].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[88].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[89].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[90].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[91].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[92].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[93].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[94].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[95].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[0].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[1].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[2].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[3].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                                       ; Value ; From ; To                                               ; Source Location                                                                                                                        ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[0].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[1].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[2].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[3].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[4].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[5].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[6].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[7].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[8].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[9].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[10].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[11].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[12].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[13].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[14].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[15].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[16].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[17].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[18].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[19].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[20].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[21].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[22].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[23].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[24].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[25].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[26].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[27].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[28].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[29].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[30].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[31].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[32].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[33].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[34].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[35].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[36].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[37].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[38].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[39].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[40].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[41].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[42].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[43].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[44].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[45].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[46].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[47].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[48].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[49].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[50].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[51].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[52].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[53].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[54].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[55].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[56].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[57].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[58].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[59].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[60].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[61].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[62].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[63].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[64].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[65].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[66].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[67].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[68].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[69].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[70].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[71].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[72].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[73].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[74].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[75].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[76].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[77].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[78].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[79].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[80].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[81].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[82].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[83].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[84].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[85].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[86].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[87].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[88].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[89].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[90].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[91].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[92].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[93].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[94].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[95].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[0].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[1].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[2].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[3].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                                       ; Value ; From ; To                                               ; Source Location                                                                                                                        ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[32].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[33].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[34].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[35].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[36].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[37].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[38].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[39].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[41].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[42].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[43].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[44].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[45].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[46].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[47].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[48].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[49].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[50].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[51].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[52].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[53].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[54].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[55].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[56].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[57].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[58].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[59].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[60].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[61].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[62].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[63].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[64].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[66].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[67].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[68].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[69].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[70].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[71].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[72].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[73].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[74].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[75].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[76].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[77].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[78].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[79].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[80].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[83].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[84].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[86].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[87].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[88].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[89].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[90].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[91].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[92].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[93].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[94].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ff[95].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:195                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[0].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[1].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[2].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[3].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[4].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[5].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[6].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[7].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[8].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[9].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[10].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[11].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[12].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[13].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[14].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[15].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[16].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[17].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[18].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_lane_c2p_reg_350.gen_c2p_ctrl_ff[19].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:206                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[0].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[1].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[2].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[3].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[4].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[5].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[6].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[7].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[8].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[9].inst_ff           ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[10].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[11].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[12].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[13].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[14].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[15].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[16].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[17].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[18].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[19].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[20].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[21].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[22].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[23].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[24].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[25].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[26].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[27].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[28].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[29].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[30].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[31].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[32].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[33].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[34].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[35].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[36].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[37].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[38].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[39].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[40].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[41].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[42].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[43].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[44].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[45].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[46].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[47].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[48].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[49].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[50].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[51].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[52].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[53].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[54].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[55].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[56].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[57].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[58].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[59].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[60].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[61].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[62].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[63].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[64].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[65].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[66].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[67].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[68].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[69].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[70].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[71].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[72].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[73].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[74].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[75].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[76].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[77].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[78].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[79].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[80].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[81].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[82].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[83].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[84].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[85].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[86].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[87].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[88].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[89].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[90].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[91].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[92].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[93].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[94].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ff[95].inst_ff          ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:228                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[0].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[1].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[2].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_lane_p2c_reg.gen_p2c_ctrl_ff[3].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv:239                                                ;
+--------------------------------------------------+-------+------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_wide Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_wide ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To ; Source Location                                                                                                                                                                ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL ; OFF   ; -    ; -  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_wide.sv:15                                                                                        ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_wide



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_slim Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_slim ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To ; Source Location                                                                                                                                                                ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL ; OFF   ; -    ; -  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_slim.sv:15                                                                                        ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_slim



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_hmc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide ;
+--------------------------------------------------+-------+------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                                       ; Value ; From ; To                                          ; Source Location                                                                                                            ;
+--------------------------------------------------+-------+------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[0].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[0].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[0].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[0].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[0].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[1].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[1].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[1].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[1].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[1].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[2].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[2].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[2].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[2].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[2].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[3].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[3].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[3].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[3].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[3].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[4].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[4].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[4].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[4].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[4].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[5].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[5].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[5].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[5].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[5].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[6].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[6].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[6].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[6].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[6].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[7].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[7].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[7].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[7].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[7].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[8].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[8].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[8].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[8].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[8].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[9].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[9].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[9].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[9].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[9].inst_ff   ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[10].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[10].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[10].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[10].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[10].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[11].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[11].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[11].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[11].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[11].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[13].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[13].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[13].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[13].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[13].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[14].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[14].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[14].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[14].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[14].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[15].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[15].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[15].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[15].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[15].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[16].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[16].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[16].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[16].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[16].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[17].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[17].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[17].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[17].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[17].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[18].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[18].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[18].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[18].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[18].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[19].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[19].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[19].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[19].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[19].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[20].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[20].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[20].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[20].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[20].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[21].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[21].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[21].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[21].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[21].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[22].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[22].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[22].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[22].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[22].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[23].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[23].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[23].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[23].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[23].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[24].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[24].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[24].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[24].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[24].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[25].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[25].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[25].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[25].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[25].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[26].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[26].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[26].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[26].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[26].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[27].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[27].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[27].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[27].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[27].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[28].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[28].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[28].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[28].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[28].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[29].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[29].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[29].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[29].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[29].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[30].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[30].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[30].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[30].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[30].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[31].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[31].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[31].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[31].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[31].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[32].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[32].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[32].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[32].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[32].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[33].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[33].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[33].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[33].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[33].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[34].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[34].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[34].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[34].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[34].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[35].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[35].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[35].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[35].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[35].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[36].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[36].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[36].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[36].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[36].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[37].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[37].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[37].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[37].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[37].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[38].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[38].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[38].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[38].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[38].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[39].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[39].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[39].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[39].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[39].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[40].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[40].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[40].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[40].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[40].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[41].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[41].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[41].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[41].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[41].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[42].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[42].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[42].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[42].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[42].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[43].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[43].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[43].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[43].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[43].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[44].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[44].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[44].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[44].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[44].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[45].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[45].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[45].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[45].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[45].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[46].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[46].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[46].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[46].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[46].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[47].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[47].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[47].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[47].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[47].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[48].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[48].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[48].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[48].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[48].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[49].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[49].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[49].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[49].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[49].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[50].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[50].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[50].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[50].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[50].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[52].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[52].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[52].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[52].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[52].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[53].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[53].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[53].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[53].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[53].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[54].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[54].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[54].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[54].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[54].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[55].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[55].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[55].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[55].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[55].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[56].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[56].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[56].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[56].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[56].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[57].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[57].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[57].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[57].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[57].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[58].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[58].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[58].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[58].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[58].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[59].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[59].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[59].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[59].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[59].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[60].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[60].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[60].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[60].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[60].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[61].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[61].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[61].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[61].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[61].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[62].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[62].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[62].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[62].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[62].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[63].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[63].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[63].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[63].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[63].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[64].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[64].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[64].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[64].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[64].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[65].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[65].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[65].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[65].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[65].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[66].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[66].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[66].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[66].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[66].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[67].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[67].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[67].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[67].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[67].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[68].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[68].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[68].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[68].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[68].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[69].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[69].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[69].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[69].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[69].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[70].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[70].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[70].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[70].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[70].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[71].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[71].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[71].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[71].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[71].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[72].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[72].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[72].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[72].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[72].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[73].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[73].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[73].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[73].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[73].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[74].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[74].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[74].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[74].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[74].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[75].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[75].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[75].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[75].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[75].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[76].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[76].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[76].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[76].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[76].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[77].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[77].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[77].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[77].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[77].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[78].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[78].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[78].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[78].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[78].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[79].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[79].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[79].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[79].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[79].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[80].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[80].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[80].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[80].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[80].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[81].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[81].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[81].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[81].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[81].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[82].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[82].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[82].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[82].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[82].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[83].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[83].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[83].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[83].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[83].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[84].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[84].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[84].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[84].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[84].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[85].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[85].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[85].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[85].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[85].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[86].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[86].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[86].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[86].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[86].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[87].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[87].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[87].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[87].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[87].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[88].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[88].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[88].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[88].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[88].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[89].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[89].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[89].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[89].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[89].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[90].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[90].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[90].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[90].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[90].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[91].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[91].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[91].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[91].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[91].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[92].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[92].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[92].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[92].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[92].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[93].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[93].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[93].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[93].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[93].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[94].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[94].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[94].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[94].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[94].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[95].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[95].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[95].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[95].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[95].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[96].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[96].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[96].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[96].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[96].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[97].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[97].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[97].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[97].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[97].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[98].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[98].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[98].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[98].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[98].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[99].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[99].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[99].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[99].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[99].inst_ff  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[100].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[100].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[100].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[100].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[100].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[101].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[101].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[101].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[101].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[101].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[102].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[102].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[102].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[102].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[102].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[103].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[103].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[103].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[103].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[103].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[104].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[104].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[104].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[104].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[104].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[105].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[105].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[105].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[105].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[105].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[106].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[106].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[106].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[106].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[106].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[107].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[107].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[107].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[107].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[107].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[108].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[108].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[108].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[108].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[108].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[109].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[109].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[109].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[109].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[109].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[110].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[110].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[110].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[110].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[110].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[111].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[111].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[111].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[111].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[111].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[112].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[112].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[112].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[112].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[112].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[113].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[113].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[113].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[113].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[113].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[114].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[114].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[114].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[114].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[114].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[115].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[115].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[115].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[115].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[115].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[116].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[116].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[116].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[116].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[116].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[117].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[117].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[117].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[117].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[117].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[118].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[118].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[118].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[118].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[118].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[119].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[119].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[119].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[119].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[119].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[120].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[120].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[120].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[120].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[120].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[121].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[121].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[121].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[121].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[121].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[122].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[122].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[122].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[122].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[122].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[123].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[123].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[123].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[123].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[123].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[124].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[124].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[124].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[124].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[124].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[125].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[125].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[125].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[125].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[125].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[126].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[126].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[126].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[126].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[126].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[127].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[127].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[127].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[127].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[127].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[128].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[128].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[128].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[128].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[128].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[129].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[129].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[129].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[129].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[129].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[130].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[130].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[130].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[130].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[130].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[131].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[131].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[131].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[131].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[131].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[132].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[132].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[132].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[132].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[132].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[133].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[133].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[133].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[133].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[133].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[134].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[134].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[134].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[134].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[134].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[135].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[135].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[135].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[135].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[135].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[136].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[136].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[136].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[136].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[136].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[137].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[137].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[137].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[137].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[137].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[138].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[138].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[138].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[138].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[138].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[139].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[139].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[139].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[139].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[139].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[140].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[140].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[140].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[140].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[140].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[141].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[141].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[141].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[141].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[141].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[142].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[142].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[142].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[142].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[142].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[143].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[143].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[143].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[143].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[143].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[144].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[144].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[144].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[144].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[144].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[145].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[145].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[145].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[145].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[145].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[146].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[146].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[146].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[146].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[146].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[147].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[147].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[147].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[147].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[147].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[148].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[148].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[148].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[148].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[148].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[149].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[149].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[149].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[149].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[149].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[150].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[150].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[150].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[150].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[150].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[151].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[151].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[151].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[151].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[151].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[152].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[152].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[152].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[152].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[152].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[153].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[153].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[153].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[153].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[153].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[154].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[154].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[154].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[154].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[154].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[155].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[155].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[155].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[155].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[155].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[156].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[156].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[156].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[156].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[156].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[157].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[157].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[157].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[157].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[157].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[158].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[158].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[158].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[158].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[158].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[159].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[159].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[159].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[159].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[159].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[160].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[160].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[160].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[160].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[160].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[161].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[161].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[161].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[161].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[161].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[162].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[162].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[162].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[162].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[162].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[163].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[163].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[163].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[163].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[163].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[164].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[164].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[164].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[164].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[164].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[165].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[165].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[165].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[165].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[165].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[166].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[166].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[166].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[166].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[166].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[167].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[167].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[167].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; FORCE_HYPER_REGISTER_FOR_CORE_PERIPHERY_TRANSFER ; ON    ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[167].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; HYPER_REGISTER_DELAY_CHAIN                       ; 350   ; -    ; gen_hmc_c2p_reg_350.gen_c2p_ff[167].inst_ff ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:143                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[0].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[1].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[2].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[3].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[4].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[5].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[6].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[7].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[8].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[9].inst_ff       ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[10].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[11].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[12].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[13].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[14].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[15].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[16].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[17].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[18].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[19].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[20].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[21].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[23].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[24].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[25].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[26].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[27].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[28].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[29].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[30].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_REGISTER                                ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; PRESERVE_FANOUT_FREE_NODE                        ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
; FORCE_HYPER_REGISTER_FOR_PERIPHERY_CORE_TRANSFER ; ON    ; -    ; gen_hmc_p2c_reg.gen_p2c_ff[31].inst_ff      ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv:165                                     ;
+--------------------------------------------------+-------+------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_wide ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To ; Source Location                                                                                                                                                                ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL ; OFF   ; -    ; -  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_noc.sv:15                                                                                          ;
+---------------------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_wide



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_slim ;
+---------------------------------------+-------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To ; Source Location                                                                                                                                                                  ;
+---------------------------------------+-------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL ; OFF   ; -    ; -  ; io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_noc.sv:15                                                                                            ;
+---------------------------------------+-------+------+----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_slim



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_std_synchronizer_nocut_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To     ; Source Location                                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i Instance: traffic_generator|hydra_inst|mm_interconnect_0|cmd_demux_001 ;
+-----------------+-------+------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                                                                      ;
+-----------------+-------+------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i.sv:70                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i.sv:72                                                            ;
+-----------------+-------+------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|cmd_demux
traffic_generator|hydra_inst|mm_interconnect_0|cmd_demux_001



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti Instance: traffic_generator|hydra_inst|mm_interconnect_0|rsp_demux ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                                                                  ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv:77                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv:79                                                        ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|rsp_demux



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq Instance: traffic_generator|hydra_inst|mm_interconnect_1|cmd_demux ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                                                                  ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv:91                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv:93                                                        ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|cmd_demux



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq Instance: traffic_generator|hydra_inst|mm_interconnect_1|rsp_demux_003 ;
+-----------------+-------+------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                                                                      ;
+-----------------+-------+------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq.sv:70                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq.sv:72                                                            ;
+-----------------+-------+------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|rsp_demux
traffic_generator|hydra_inst|mm_interconnect_1|rsp_demux_001
traffic_generator|hydra_inst|mm_interconnect_1|rsp_demux_002
traffic_generator|hydra_inst|mm_interconnect_1|rsp_demux_003



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0 ;
+------------------------------+-------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To           ; Source Location                                                                                                                     ;
+------------------------------+-------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_FANOUT_FREE_WYSIWYG ; ON    ; -    ; u_comp_block ; ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv:554                                                      ;
+------------------------------+-------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_emif_cal_gearbox_bidir Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox ;
+---------------------------+-------+------+------------------+---------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To               ; Source Location                                                                                   ;
+---------------------------+-------+------+------------------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; axi_clk          ; altera_emif_cal_gearbox_bidir.sv:44                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_clk          ; altera_emif_cal_gearbox_bidir.sv:44                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_clk          ; altera_emif_cal_gearbox_bidir.sv:44                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rst_n        ; altera_emif_cal_gearbox_bidir.sv:45                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rst_n        ; altera_emif_cal_gearbox_bidir.sv:45                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_rst_n        ; altera_emif_cal_gearbox_bidir.sv:45                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_awvalid      ; altera_emif_cal_gearbox_bidir.sv:47                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_awvalid      ; altera_emif_cal_gearbox_bidir.sv:47                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_awvalid      ; altera_emif_cal_gearbox_bidir.sv:47                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_awready      ; altera_emif_cal_gearbox_bidir.sv:48                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_awready      ; altera_emif_cal_gearbox_bidir.sv:48                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_awready      ; altera_emif_cal_gearbox_bidir.sv:48                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_arvalid      ; altera_emif_cal_gearbox_bidir.sv:51                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_arvalid      ; altera_emif_cal_gearbox_bidir.sv:51                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_arvalid      ; altera_emif_cal_gearbox_bidir.sv:51                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_arready      ; altera_emif_cal_gearbox_bidir.sv:52                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_arready      ; altera_emif_cal_gearbox_bidir.sv:52                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_arready      ; altera_emif_cal_gearbox_bidir.sv:52                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_wvalid       ; altera_emif_cal_gearbox_bidir.sv:55                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_wvalid       ; altera_emif_cal_gearbox_bidir.sv:55                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_wvalid       ; altera_emif_cal_gearbox_bidir.sv:55                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_wready       ; altera_emif_cal_gearbox_bidir.sv:56                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_wready       ; altera_emif_cal_gearbox_bidir.sv:56                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_wready       ; altera_emif_cal_gearbox_bidir.sv:56                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rvalid       ; altera_emif_cal_gearbox_bidir.sv:59                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rvalid       ; altera_emif_cal_gearbox_bidir.sv:59                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_rvalid       ; altera_emif_cal_gearbox_bidir.sv:59                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rready       ; altera_emif_cal_gearbox_bidir.sv:60                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rready       ; altera_emif_cal_gearbox_bidir.sv:60                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_rready       ; altera_emif_cal_gearbox_bidir.sv:60                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_bvalid       ; altera_emif_cal_gearbox_bidir.sv:64                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_bvalid       ; altera_emif_cal_gearbox_bidir.sv:64                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_bvalid       ; altera_emif_cal_gearbox_bidir.sv:64                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_bready       ; altera_emif_cal_gearbox_bidir.sv:65                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_bready       ; altera_emif_cal_gearbox_bidir.sv:65                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_bready       ; altera_emif_cal_gearbox_bidir.sv:65                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_awaddr       ; altera_emif_cal_gearbox_bidir.sv:49                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_awaddr       ; altera_emif_cal_gearbox_bidir.sv:49                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_awaddr       ; altera_emif_cal_gearbox_bidir.sv:49                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_araddr       ; altera_emif_cal_gearbox_bidir.sv:53                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_araddr       ; altera_emif_cal_gearbox_bidir.sv:53                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_araddr       ; altera_emif_cal_gearbox_bidir.sv:53                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_wdata        ; altera_emif_cal_gearbox_bidir.sv:57                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_wdata        ; altera_emif_cal_gearbox_bidir.sv:57                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_wdata        ; altera_emif_cal_gearbox_bidir.sv:57                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rresp        ; altera_emif_cal_gearbox_bidir.sv:61                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rresp        ; altera_emif_cal_gearbox_bidir.sv:61                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_rresp        ; altera_emif_cal_gearbox_bidir.sv:61                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rdata        ; altera_emif_cal_gearbox_bidir.sv:62                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_rdata        ; altera_emif_cal_gearbox_bidir.sv:62                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_rdata        ; altera_emif_cal_gearbox_bidir.sv:62                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_bresp        ; altera_emif_cal_gearbox_bidir.sv:66                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; axi_bresp        ; altera_emif_cal_gearbox_bidir.sv:66                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; axi_bresp        ; altera_emif_cal_gearbox_bidir.sv:66                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; preserve_ssm_c2p ; altera_emif_cal_gearbox_bidir.sv:107                                                              ;
; PRESERVE_REGISTER         ; ON    ; -    ; preserve_ssm_c2p ; altera_emif_cal_gearbox_bidir.sv:107                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; ON    ; -    ; preserve_ssm_c2p ; altera_emif_cal_gearbox_bidir.sv:107                                                              ;
+---------------------------+-------+------+------------------+---------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync ;
+---------------------------+-------+------+-------------------------------------+-----------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                                                                                     ;
+---------------------------+-------+------+-------------------------------------+-----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:25                                                                      ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:31                                                                      ;
+---------------------------+-------+------+-------------------------------------+-----------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_std_synchronizer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To     ; Source Location                                                                                                                                                                                                          ;
+-----------------------------+----------------------------------------------------------------------+------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW                                                          ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW                                                          ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_jtag_streaming Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming ;
+---------------+-------+------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                  ; Source Location                                                                                                                                                                                                                                      ;
+---------------+-------+------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n ; altera_jtag_streaming.v:165                                                                                                                                                                                                                          ;
+---------------+-------+------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_avalon_st_clock_crosser_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser ;
+---------------------------+-----------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To             ; Source Location                                                                                                                                                                                                                                    ;
+---------------------------+-----------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102 ; -    ; in_data_buffer ; altera_avalon_st_clock_crosser.v:57                                                                                                                                                                                                                ;
+---------------------------+-----------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_jtag_src_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser ;
+---------------------------+-------+------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To       ; Source Location                                                                                                                                                                                                                                       ;
+---------------------------+-------+------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; src_data ; altera_jtag_dc_streaming.v:92                                                                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; src_data ; altera_jtag_dc_streaming.v:92                                                                                                                                                                                                                         ;
; CUT                       ; ON    ; *    ; src_data ; altera_jtag_dc_streaming.v:92                                                                                                                                                                                                                         ;
+---------------------------+-------+------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|cmd_demux ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                                                                                                                        ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv:47                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv:49                                                                                                                            ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|cmd_demux



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_dut_altera_merlin_demultiplexer_1921_rcor4va Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_demux ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                                                                                                                        ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; ed_synth_dut_altera_merlin_demultiplexer_1921_rcor4va.sv:40                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; ed_synth_dut_altera_merlin_demultiplexer_1921_rcor4va.sv:42                                                                                                                            ;
+-----------------+-------+------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_demux_001
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_demux



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity ed_synth_dut_altera_merlin_demultiplexer_1921_c2mlp5i Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|rsp_demux_001 ;
+-----------------+-------+------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To    ; Source Location                                                                                                                                                                                      ;
+-----------------+-------+------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk   ; ed_synth_dut_altera_merlin_demultiplexer_1921_c2mlp5i.sv:40                                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset ; ed_synth_dut_altera_merlin_demultiplexer_1921_c2mlp5i.sv:42                                                                                                                                          ;
+-----------------+-------+------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cmd_demux
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cmd_demux_001
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|rsp_demux
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|rsp_demux_001



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_std_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To     ; Source Location                                                                                                                                                                                               ;
+-----------------------------+----------------------------------------------------------------------+------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW                                                          ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                  ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1 ; altera_std_synchronizer.v:59                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW                                                          ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg   ; altera_std_synchronizer.v:61                                                                                                                                                                                  ;
+-----------------------------+----------------------------------------------------------------------+------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst ;
+---------------------------+-------+------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                                                                                                                                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:29                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:47                                                                                                                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_std_synchronizer_nocut_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To     ; Source Location                                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:69                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:71                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_avalon_st_clock_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer ;
+---------------------------+-----------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To             ; Source Location                                                                                                                                                      ;
+---------------------------+-----------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102 ; -    ; in_data_buffer ; altera_avalon_st_clock_crosser.v:52                                                                                                                                  ;
+---------------------------+-----------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_avalon_st_clock_crosser_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer ;
+---------------------------+-----------+------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To             ; Source Location                                                                                                                                                                      ;
+---------------------------+-----------+------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D102 ; -    ; in_data_buffer ; altera_avalon_st_clock_crosser.v:52                                                                                                                                                  ;
+---------------------------+-----------+------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_reset_synchronizer_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst ;
+---------------------------+-------+------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                  ; Source Location                                                                                                                                                                        ;
+---------------------------+-------+------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; reset_in                            ; altera_reset_synchronizer.v:25                                                                                                                                                         ;
; PRESERVE_REGISTER         ; ON    ; -    ; altera_reset_synchronizer_int_chain ; altera_reset_synchronizer.v:31                                                                                                                                                         ;
+---------------------------+-------+------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity altera_std_synchronizer_nocut_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To     ; Source Location                                                                                                                                                                                                ;
+-----------------------------+-------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:37                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:37                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:37                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1 ; altera_std_synchronizer_nocut.v:37                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg   ; altera_std_synchronizer_nocut.v:39                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:39                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg   ; altera_std_synchronizer_nocut.v:39                                                                                                                                                                             ;
+-----------------------------+-------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst ;
+-------------------------------+-------+------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                    ; Value ; From ; To             ; Source Location                                                                                                                                                                                                                                                                       ;
+-------------------------------+-------+------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUPLICATE_REGISTER            ; 4     ; -    ; wr_almost_full ; intel_axi4lite_injector_dcfifo_s.sv:150                                                                                                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; write_addr     ; intel_axi4lite_injector_dcfifo_s.sv:181                                                                                                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; read_addr      ; intel_axi4lite_injector_dcfifo_s.sv:182                                                                                                                                                                                                                                               ;
+-------------------------------+-------+------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                    ; Value ; From ; To             ; Source Location                                                                                                                                                                                                                                                                        ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUPLICATE_REGISTER            ; 4     ; -    ; wr_almost_full ; intel_axi4lite_injector_dcfifo_s.sv:150                                                                                                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; write_addr     ; intel_axi4lite_injector_dcfifo_s.sv:181                                                                                                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; read_addr      ; intel_axi4lite_injector_dcfifo_s.sv:182                                                                                                                                                                                                                                                ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                    ; Value ; From ; To             ; Source Location                                                                                                                                                                                                                                                                        ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUPLICATE_REGISTER            ; 4     ; -    ; wr_almost_full ; intel_axi4lite_injector_dcfifo_s.sv:150                                                                                                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; write_addr     ; intel_axi4lite_injector_dcfifo_s.sv:181                                                                                                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; read_addr      ; intel_axi4lite_injector_dcfifo_s.sv:182                                                                                                                                                                                                                                                ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_dcfifo_s_normal_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                    ; Value ; From ; To             ; Source Location                                                                                                                                                                                                                                                                        ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUPLICATE_REGISTER            ; 4     ; -    ; wr_almost_full ; intel_axi4lite_injector_dcfifo_s.sv:150                                                                                                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; write_addr     ; intel_axi4lite_injector_dcfifo_s.sv:181                                                                                                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION ; OFF   ; -    ; read_addr      ; intel_axi4lite_injector_dcfifo_s.sv:182                                                                                                                                                                                                                                                ;
+-------------------------------+-------+------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_util_synchronizer_ff_r2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd ;
+-------------------------+------------------------------------------------------------------------+------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value                                                                  ; From ; To        ; Source Location                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------+------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; ON                                                                     ; -    ; ff_launch ; intel_axi4lite_injector_util.sv:326                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow                                                            ; -    ; ff_launch ; intel_axi4lite_injector_util.sv:326                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON                                                                     ; -    ; ff_meta   ; intel_axi4lite_injector_util.sv:336                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow                                                            ; -    ; ff_meta   ; intel_axi4lite_injector_util.sv:336                                                                                                                                                                                                          ;
; SDC_STATEMENT           ; set_multicycle_path -to [get_keepers *synchronizer_ff_r2*ff_meta[*]] 2 ; -    ; ff_meta   ; intel_axi4lite_injector_util.sv:336                                                                                                                                                                                                          ;
; SDC_STATEMENT           ; set_false_path -hold -to [get_keepers *synchronizer_ff_r2*ff_meta[*]]  ; -    ; ff_meta   ; intel_axi4lite_injector_util.sv:336                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON                                                                     ; -    ; ff_sync   ; intel_axi4lite_injector_util.sv:344                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow                                                            ; -    ; ff_sync   ; intel_axi4lite_injector_util.sv:344                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------+------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+-----------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To ; Source Location                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ; intel_axi4lite_injector_util.sv:197                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+------+----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To ; Source Location                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ; intel_axi4lite_injector_util.sv:197                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To ; Source Location                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ; intel_axi4lite_injector_util.sv:197                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity intel_axi4lite_injector_util_generic_mlab_dc_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To ; Source Location                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ; intel_axi4lite_injector_util.sv:197                                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_controller Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                                                                       ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                                                                                             ;
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                                                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                                                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                                                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                                                                             ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
rst_controller
traffic_generator|hydra_inst|rst_controller
traffic_generator|hydra_inst|rst_controller_001
traffic_generator|hydra_inst|remote_access_jamb|rst_controller
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller



+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_controller_1 Instance: rst_controller_002 ;
+---------------------------+-------+-------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                  ;
+---------------------------+-------+-------------------------------------------------------+
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                        ;
; NUM_RESET_INPUTS          ; 1     ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                        ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                        ;
+---------------------------+-------+-------------------------------------------------------+
All Instances:
rst_controller_001
rst_controller_002



+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty Instance: axil_driver_0|emif_ph2_axil_driver_inst ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AXIL_DRIVER_ADDRESS_WIDTH ; 27    ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
All Instances:
axil_driver_0|emif_ph2_axil_driver_inst



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                             ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------+
; m0_axilite__cal0.PORT_AXI_AXADDR_WIDTH  ; 27    ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXBURST_WIDTH ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXCACHE_WIDTH ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXID_WIDTH    ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXLEN_WIDTH   ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXQOS_WIDTH   ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXSIZE_WIDTH  ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_AXUSER_WIDTH  ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_DATA_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_ID_WIDTH      ; 0     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_STRB_WIDTH    ; 4     ; Signed Integer                                                                                   ;
; m0_axilite__cal0.PORT_AXI_USER_WIDTH    ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXADDR_WIDTH  ; 27    ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXBURST_WIDTH ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXCACHE_WIDTH ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXID_WIDTH    ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXLEN_WIDTH   ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXQOS_WIDTH   ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXSIZE_WIDTH  ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_AXUSER_WIDTH  ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_DATA_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_ID_WIDTH      ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_STRB_WIDTH    ; 4     ; Signed Integer                                                                                   ;
; s0_axilite__cal0.PORT_AXI_USER_WIDTH    ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXADDR_WIDTH  ; 27    ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXBURST_WIDTH ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXCACHE_WIDTH ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXID_WIDTH    ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXLEN_WIDTH   ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXQOS_WIDTH   ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXSIZE_WIDTH  ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_AXUSER_WIDTH  ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_DATA_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_ID_WIDTH      ; 0     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_STRB_WIDTH    ; 4     ; Signed Integer                                                                                   ;
; s0_axilite__cal1.PORT_AXI_USER_WIDTH    ; 0     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[0].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[1].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[2].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_arch[3].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[0].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[1].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[2].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                   ;
; s_axi_to_tniu[3].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                   ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst



+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_reset_handler_mem_reset_handler_100_tz6himy Instance: reset_handler|mem_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------+
; CONDUIT_INVERT_0  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_1  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_10 ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_11 ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_12 ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_13 ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_14 ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_15 ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_2  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_3  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_4  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_5  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_6  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_7  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_8  ; 0     ; Signed Integer                                                                                             ;
; CONDUIT_INVERT_9  ; 0     ; Signed Integer                                                                                             ;
; NUM_CONDUITS      ; 1     ; Signed Integer                                                                                             ;
; NUM_RESETS        ; 1     ; Signed Integer                                                                                             ;
; SYNC_TO_CLK       ; 1     ; Signed Integer                                                                                             ;
; USE_AND_GATE      ; 1     ; Signed Integer                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------+
All Instances:
reset_handler|mem_reset_handler_inst



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_altera_merlin_axi_translator_1972_npbsrda Instance: mm_interconnect_1|traffic_generator_driver0_axi4_translator ;
+-----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                            ;
+-----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT                  ; 0     ; Signed Integer                                                                                                  ;
; ADDRCHK_WIDTH                     ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE                        ; 5     ; Signed Integer                                                                                                  ;
; CALCULATE_ARUSER_ADDRCHK          ; 1     ; Unsigned Binary                                                                                                 ;
; CALCULATE_AWUSER_ADDRCHK          ; 1     ; Unsigned Binary                                                                                                 ;
; CALCULATE_RDATACHK                ; 0     ; Unsigned Binary                                                                                                 ;
; CALCULATE_RUSER_DATACHK           ; 0     ; Unsigned Binary                                                                                                 ;
; CALCULATE_WDATACHK                ; 0     ; Unsigned Binary                                                                                                 ;
; CALCULATE_WUSER_DATACHK           ; 1     ; Unsigned Binary                                                                                                 ;
; DATACHK_WIDTH                     ; 32    ; Signed Integer                                                                                                  ;
; DATA_WIDTH                        ; 256   ; Signed Integer                                                                                                  ;
; M0_ADDR_WIDTH                     ; 32    ; Signed Integer                                                                                                  ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                          ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                  ;
; M0_ID_WIDTH                       ; 7     ; Signed Integer                                                                                                  ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                  ;
; M0_PADDING_ZERO                   ; 0     ; Signed Integer                                                                                                  ;
; M0_PARITY_ADDR_WIDTH              ; 32    ; Signed Integer                                                                                                  ;
; M0_READ_ADDR_USER_WIDTH           ; 14    ; Signed Integer                                                                                                  ;
; M0_READ_DATA_USER_WIDTH           ; 32    ; Signed Integer                                                                                                  ;
; M0_SAI_WIDTH                      ; 1     ; Signed Integer                                                                                                  ;
; M0_USER_ADDRCHK_WIDTH             ; 1     ; Signed Integer                                                                                                  ;
; M0_WRITE_ADDR_USER_WIDTH          ; 14    ; Signed Integer                                                                                                  ;
; M0_WRITE_DATA_USER_WIDTH          ; 32    ; Signed Integer                                                                                                  ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 32    ; Signed Integer                                                                                                  ;
; POISON_WIDTH                      ; 4     ; Signed Integer                                                                                                  ;
; REGENERATE_ADDRCHK                ; 0     ; Signed Integer                                                                                                  ;
; ROLE_BASED_USER                   ; 0     ; Signed Integer                                                                                                  ;
; S0_ADDR_WIDTH                     ; 32    ; Signed Integer                                                                                                  ;
; S0_AXI_VERSION                    ; AXI4  ; String                                                                                                          ;
; S0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                  ;
; S0_ID_WIDTH                       ; 7     ; Signed Integer                                                                                                  ;
; S0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                  ;
; S0_PADDING_ZERO                   ; 0     ; Signed Integer                                                                                                  ;
; S0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                  ;
; S0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                  ;
; S0_SAI_WIDTH                      ; 1     ; Signed Integer                                                                                                  ;
; S0_USER_ADDRCHK_WIDTH             ; 1     ; Signed Integer                                                                                                  ;
; S0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                                  ;
; S0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                                  ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                  ;
; SKIP_USER_ADDRCHK_CAL             ; 1     ; Unsigned Binary                                                                                                 ;
; STROBE_WIDTH                      ; 32    ; Signed Integer                                                                                                  ;
; USER_DATA_WIDTH                   ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARCACHE                    ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARLOCK                     ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARPROT                     ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARQOS                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARREGION                   ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARTRACE                    ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_ARUSER                     ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARUSER_ADDRCHK             ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_ARUSER_SAI                 ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWAKEUP                    ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_AWCACHE                    ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWLOCK                     ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWPROT                     ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWQOS                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWREGION                   ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWTRACE                    ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_AWUNIQUE                   ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWUSER                     ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWUSER_ADDRCHK             ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_AWUSER_SAI                 ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_BRESP                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_BTRACE                     ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_BUSER                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_RDATACHK                   ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_RPOISON                    ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_RRESP                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_RTRACE                     ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_RUSER                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_RUSER_DATA                 ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_RUSER_DATACHK              ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_RUSER_POISON               ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_WDATACHK                   ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_WPOISON                    ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_WTRACE                     ; 0     ; Signed Integer                                                                                                  ;
; USE_M0_WUSER                      ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_WUSER_DATA                 ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_WUSER_DATACHK              ; 1     ; Signed Integer                                                                                                  ;
; USE_M0_WUSER_POISON               ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARCACHE                    ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARLOCK                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARPROT                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARQOS                      ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_ARREGION                   ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARTRACE                    ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_ARUSER                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_ARUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_ARUSER_SAI                 ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_AWAKEUP                    ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWCACHE                    ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWLOCK                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWPROT                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWQOS                      ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_AWREGION                   ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWTRACE                    ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_AWUNIQUE                   ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_AWUSER                     ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_AWUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_AWUSER_SAI                 ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_BTRACE                     ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_BUSER                      ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_RDATACHK                   ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_RPOISON                    ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_RTRACE                     ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_RUSER                      ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_RUSER_DATA                 ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_RUSER_DATACHK              ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_RUSER_POISON               ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_WDATACHK                   ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_WLAST                      ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_WPOISON                    ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                                  ;
; USE_S0_WTRACE                     ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_WUSER                      ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_WUSER_DATA                 ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_WUSER_DATACHK              ; 0     ; Signed Integer                                                                                                  ;
; USE_S0_WUSER_POISON               ; 0     ; Signed Integer                                                                                                  ;
+-----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_1|traffic_generator_driver0_axi4_translator



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_altera_merlin_axi_translator_1972_npbsrda_1 Instance: mm_interconnect_1|emif_io96b_lpddr4_0_s0_axi4_translator ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                           ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT                  ; 0     ; Signed Integer                                                                                                 ;
; ADDRCHK_WIDTH                     ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE                        ; 5     ; Signed Integer                                                                                                 ;
; CALCULATE_ARUSER_ADDRCHK          ; 0     ; Unsigned Binary                                                                                                ;
; CALCULATE_AWUSER_ADDRCHK          ; 0     ; Unsigned Binary                                                                                                ;
; CALCULATE_RDATACHK                ; 0     ; Unsigned Binary                                                                                                ;
; CALCULATE_RUSER_DATACHK           ; 1     ; Unsigned Binary                                                                                                ;
; CALCULATE_WDATACHK                ; 0     ; Unsigned Binary                                                                                                ;
; CALCULATE_WUSER_DATACHK           ; 0     ; Unsigned Binary                                                                                                ;
; DATACHK_WIDTH                     ; 32    ; Signed Integer                                                                                                 ;
; DATA_WIDTH                        ; 256   ; Signed Integer                                                                                                 ;
; M0_ADDR_WIDTH                     ; 32    ; Signed Integer                                                                                                 ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                         ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                 ;
; M0_ID_WIDTH                       ; 7     ; Signed Integer                                                                                                 ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                 ;
; M0_PADDING_ZERO                   ; 0     ; Signed Integer                                                                                                 ;
; M0_PARITY_ADDR_WIDTH              ; 32    ; Signed Integer                                                                                                 ;
; M0_READ_ADDR_USER_WIDTH           ; 14    ; Signed Integer                                                                                                 ;
; M0_READ_DATA_USER_WIDTH           ; 32    ; Signed Integer                                                                                                 ;
; M0_SAI_WIDTH                      ; 1     ; Signed Integer                                                                                                 ;
; M0_USER_ADDRCHK_WIDTH             ; 1     ; Signed Integer                                                                                                 ;
; M0_WRITE_ADDR_USER_WIDTH          ; 14    ; Signed Integer                                                                                                 ;
; M0_WRITE_DATA_USER_WIDTH          ; 32    ; Signed Integer                                                                                                 ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                 ;
; POISON_WIDTH                      ; 4     ; Signed Integer                                                                                                 ;
; REGENERATE_ADDRCHK                ; 0     ; Signed Integer                                                                                                 ;
; ROLE_BASED_USER                   ; 0     ; Signed Integer                                                                                                 ;
; S0_ADDR_WIDTH                     ; 32    ; Signed Integer                                                                                                 ;
; S0_AXI_VERSION                    ; AXI4  ; String                                                                                                         ;
; S0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                 ;
; S0_ID_WIDTH                       ; 7     ; Signed Integer                                                                                                 ;
; S0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                 ;
; S0_PADDING_ZERO                   ; 0     ; Signed Integer                                                                                                 ;
; S0_READ_ADDR_USER_WIDTH           ; 14    ; Signed Integer                                                                                                 ;
; S0_READ_DATA_USER_WIDTH           ; 32    ; Signed Integer                                                                                                 ;
; S0_SAI_WIDTH                      ; 1     ; Signed Integer                                                                                                 ;
; S0_USER_ADDRCHK_WIDTH             ; 1     ; Signed Integer                                                                                                 ;
; S0_WRITE_ADDR_USER_WIDTH          ; 14    ; Signed Integer                                                                                                 ;
; S0_WRITE_DATA_USER_WIDTH          ; 32    ; Signed Integer                                                                                                 ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 32    ; Signed Integer                                                                                                 ;
; SKIP_USER_ADDRCHK_CAL             ; 1     ; Unsigned Binary                                                                                                ;
; STROBE_WIDTH                      ; 32    ; Signed Integer                                                                                                 ;
; USER_DATA_WIDTH                   ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_ARCACHE                    ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_ARLOCK                     ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_ARPROT                     ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_ARQOS                      ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_ARREGION                   ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_ARTRACE                    ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_ARUSER                     ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_ARUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_ARUSER_SAI                 ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_AWAKEUP                    ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_AWCACHE                    ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_AWLOCK                     ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_AWPROT                     ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_AWQOS                      ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_AWREGION                   ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_AWTRACE                    ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_AWUNIQUE                   ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_AWUSER                     ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_AWUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_AWUSER_SAI                 ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_BRESP                      ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_BTRACE                     ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_BUSER                      ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_RDATACHK                   ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_RPOISON                    ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_RRESP                      ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_RTRACE                     ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_RUSER                      ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_RUSER_DATA                 ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_RUSER_DATACHK              ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_RUSER_POISON               ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_WDATACHK                   ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_WPOISON                    ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_WTRACE                     ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_WUSER                      ; 1     ; Signed Integer                                                                                                 ;
; USE_M0_WUSER_DATA                 ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_WUSER_DATACHK              ; 0     ; Signed Integer                                                                                                 ;
; USE_M0_WUSER_POISON               ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARCACHE                    ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARLOCK                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARPROT                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARQOS                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARREGION                   ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARTRACE                    ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_ARUSER                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARUSER_ADDRCHK             ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_ARUSER_SAI                 ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWAKEUP                    ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWCACHE                    ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWLOCK                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWPROT                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWQOS                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWREGION                   ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWTRACE                    ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_AWUNIQUE                   ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWUSER                     ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWUSER_ADDRCHK             ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_AWUSER_SAI                 ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_BTRACE                     ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_BUSER                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_RDATACHK                   ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_RPOISON                    ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_RTRACE                     ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_RUSER                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_RUSER_DATA                 ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_RUSER_DATACHK              ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_RUSER_POISON               ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_WDATACHK                   ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_WLAST                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_WPOISON                    ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_WTRACE                     ; 0     ; Signed Integer                                                                                                 ;
; USE_S0_WUSER                      ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_WUSER_DATA                 ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_WUSER_DATACHK              ; 1     ; Signed Integer                                                                                                 ;
; USE_S0_WUSER_POISON               ; 1     ; Signed Integer                                                                                                 ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
All Instances:
mm_interconnect_1|emif_io96b_lpddr4_0_s0_axi4_translator



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
rst_controller|alt_rst_sync_uq1
traffic_generator|hydra_inst|rst_controller|alt_rst_sync_uq1
traffic_generator|hydra_inst|rst_controller_001|alt_rst_sync_uq1
traffic_generator|hydra_inst|remote_access_jamb|rst_controller|alt_rst_sync_uq1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
rst_controller_001|alt_rst_req_sync_uq1
rst_controller_002|alt_rst_req_sync_uq1
rst_controller|alt_rst_req_sync_uq1
traffic_generator|hydra_inst|rst_controller|alt_rst_req_sync_uq1
traffic_generator|hydra_inst|rst_controller_001|alt_rst_req_sync_uq1
traffic_generator|hydra_inst|remote_access_jamb|rst_controller|alt_rst_req_sync_uq1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_req_sync_uq1



+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer Instance: rst_controller_002|alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
All Instances:
rst_controller_001|alt_rst_sync_uq1
rst_controller_002|alt_rst_sync_uq1



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top Instance: axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst ;
+---------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value                            ; Type                                                                                                                                                                   ;
+---------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXIL_DRIVER_ADDRESS_WIDTH ; 27                               ; Signed Integer                                                                                                                                                         ;
; STATUS_REGISTER_ADDRESS   ; 00000101000000000000010000000000 ; Unsigned Binary                                                                                                                                                        ;
+---------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0 ;
+------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value ; Type                                                                                                                                        ;
+------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4_ADDR_WIDTH                                ; 32    ; Signed Integer                                                                                                                              ;
; AXI4_AXUSER_WIDTH                              ; 14    ; Signed Integer                                                                                                                              ;
; AXI4_DATA_WIDTH                                ; 256   ; Signed Integer                                                                                                                              ;
; AXI4_USER_DATA_ENABLE                          ; 0     ; Signed Integer                                                                                                                              ;
; I3C_SCL_WIDTH                                  ; 1     ; Signed Integer                                                                                                                              ;
; I3C_SDA_WIDTH                                  ; 1     ; Signed Integer                                                                                                                              ;
; LS_MEM_DQ_WIDTH                                ; 0     ; Signed Integer                                                                                                                              ;
; MEM_ACT_N_WIDTH                                ; 0     ; Signed Integer                                                                                                                              ;
; MEM_ALERT_N_WIDTH                              ; 0     ; Signed Integer                                                                                                                              ;
; MEM_A_WIDTH                                    ; 0     ; Signed Integer                                                                                                                              ;
; MEM_BANK_ADDR_WIDTH                            ; 0     ; Signed Integer                                                                                                                              ;
; MEM_BANK_GROUP_ADDR_WIDTH                      ; 0     ; Signed Integer                                                                                                                              ;
; MEM_BURST_ADDR_WIDTH                           ; 1     ; Signed Integer                                                                                                                              ;
; MEM_CAI_WIDTH                                  ; 1     ; Signed Integer                                                                                                                              ;
; MEM_CA_WIDTH                                   ; 6     ; Signed Integer                                                                                                                              ;
; MEM_CHIP_ID_WIDTH                              ; 0     ; Signed Integer                                                                                                                              ;
; MEM_CKE_WIDTH                                  ; 1     ; Signed Integer                                                                                                                              ;
; MEM_CK_C_WIDTH                                 ; 1     ; Signed Integer                                                                                                                              ;
; MEM_CK_T_WIDTH                                 ; 1     ; Signed Integer                                                                                                                              ;
; MEM_CK_WIDTH                                   ; 1     ; Signed Integer                                                                                                                              ;
; MEM_COL_ADDR_WIDTH                             ; 1     ; Signed Integer                                                                                                                              ;
; MEM_CS_N_WIDTH                                 ; 0     ; Signed Integer                                                                                                                              ;
; MEM_CS_WIDTH                                   ; 1     ; Signed Integer                                                                                                                              ;
; MEM_DBI_N_WIDTH                                ; 0     ; Signed Integer                                                                                                                              ;
; MEM_DMI_WIDTH                                  ; 4     ; Signed Integer                                                                                                                              ;
; MEM_DM_N_WIDTH                                 ; 0     ; Signed Integer                                                                                                                              ;
; MEM_DQS_C_WIDTH                                ; 4     ; Signed Integer                                                                                                                              ;
; MEM_DQS_T_WIDTH                                ; 4     ; Signed Integer                                                                                                                              ;
; MEM_DQ_WIDTH                                   ; 32    ; Signed Integer                                                                                                                              ;
; MEM_LBD_WIDTH                                  ; 0     ; Signed Integer                                                                                                                              ;
; MEM_LBS_WIDTH                                  ; 0     ; Signed Integer                                                                                                                              ;
; MEM_MAX_BA_WIDTH                               ; 1     ; Signed Integer                                                                                                                              ;
; MEM_MAX_BG_WIDTH                               ; 1     ; Signed Integer                                                                                                                              ;
; MEM_MIR_WIDTH                                  ; 1     ; Signed Integer                                                                                                                              ;
; MEM_NUM_CHANNELS_PER_IO96                      ; 1     ; Signed Integer                                                                                                                              ;
; MEM_ODT_CA_WIDTH                               ; 1     ; Signed Integer                                                                                                                              ;
; MEM_ODT_WIDTH                                  ; 0     ; Signed Integer                                                                                                                              ;
; MEM_PAR_WIDTH                                  ; 0     ; Signed Integer                                                                                                                              ;
; MEM_RDQS_C_WIDTH                               ; 0     ; Signed Integer                                                                                                                              ;
; MEM_RDQS_T_WIDTH                               ; 0     ; Signed Integer                                                                                                                              ;
; MEM_RESET_N_WIDTH                              ; 1     ; Signed Integer                                                                                                                              ;
; MEM_ROW_ADDR_WIDTH                             ; 1     ; Signed Integer                                                                                                                              ;
; MEM_TDQS_C_WIDTH                               ; 1     ; Signed Integer                                                                                                                              ;
; MEM_TDQS_T_WIDTH                               ; 1     ; Signed Integer                                                                                                                              ;
; MEM_TEN_WIDTH                                  ; 1     ; Signed Integer                                                                                                                              ;
; MEM_VERBOSE                                    ; 1     ; Signed Integer                                                                                                                              ;
; MEM_WCK_C_WIDTH                                ; 0     ; Signed Integer                                                                                                                              ;
; MEM_WCK_T_WIDTH                                ; 0     ; Signed Integer                                                                                                                              ;
; OCT_RZQIN_WIDTH                                ; 1     ; Signed Integer                                                                                                                              ;
; PHY_I3C_EN                                     ; 0     ; Signed Integer                                                                                                                              ;
; PHY_NOC_EN                                     ; 0     ; Unsigned Binary                                                                                                                             ;
; SLIM_BL_EN                                     ; 0     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXADDR_WIDTH   ; 32    ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXBURST_WIDTH  ; 2     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXCACHE_WIDTH  ; 4     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXID_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXLEN_WIDTH    ; 8     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXPROT_WIDTH   ; 3     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXQOS_WIDTH    ; 4     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXSIZE_WIDTH   ; 3     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_AXUSER_WIDTH   ; 14    ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_DATA_WIDTH     ; 256   ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_ID_WIDTH       ; 7     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_RESP_WIDTH     ; 2     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_STRB_WIDTH     ; 32    ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[0].PORT_AXI_USER_WIDTH     ; 64    ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXADDR_WIDTH   ; 32    ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXBURST_WIDTH  ; 2     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXCACHE_WIDTH  ; 4     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXID_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXLEN_WIDTH    ; 8     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXPROT_WIDTH   ; 3     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXQOS_WIDTH    ; 4     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXSIZE_WIDTH   ; 3     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_AXUSER_WIDTH   ; 14    ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_DATA_WIDTH     ; 256   ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_ID_WIDTH       ; 7     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_RESP_WIDTH     ; 2     ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_STRB_WIDTH     ; 32    ; Signed Integer                                                                                                                              ;
; core_fanoc_axi_intf[1].PORT_AXI_USER_WIDTH     ; 64    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXADDR_WIDTH    ; 32    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXBURST_WIDTH   ; 2     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXCACHE_WIDTH   ; 4     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXID_WIDTH      ; 7     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXLEN_WIDTH     ; 8     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXPROT_WIDTH    ; 3     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXQOS_WIDTH     ; 4     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXSIZE_WIDTH    ; 3     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_AXUSER_WIDTH    ; 14    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_DATA_WIDTH      ; 256   ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_ID_WIDTH        ; 7     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_RESP_WIDTH      ; 2     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_STRB_WIDTH      ; 32    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[0].PORT_AXI_USER_WIDTH      ; 64    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXADDR_WIDTH    ; 32    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXBURST_WIDTH   ; 2     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXCACHE_WIDTH   ; 4     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXID_WIDTH      ; 7     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXLEN_WIDTH     ; 8     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXPROT_WIDTH    ; 3     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXQOS_WIDTH     ; 4     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXSIZE_WIDTH    ; 3     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_AXUSER_WIDTH    ; 14    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_DATA_WIDTH      ; 256   ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_ID_WIDTH        ; 7     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_RESP_WIDTH      ; 2     ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_STRB_WIDTH      ; 32    ; Signed Integer                                                                                                                              ;
; fanoc_hmc_axi_intf[1].PORT_AXI_USER_WIDTH      ; 64    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[0].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXADDR_WIDTH  ; 32    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXCACHE_WIDTH ; 4     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXPROT_WIDTH  ; 3     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXQOS_WIDTH   ; 4     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_AXUSER_WIDTH  ; 14    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                                                              ;
; fbr_axi_adapter_intf[1].PORT_AXI_USER_WIDTH    ; 64    ; Signed Integer                                                                                                                              ;
+------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0 ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                            ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DEBUG_TOOLS_EN     ; 1      ; Signed Integer                                                                                                                                  ;
; NUM_CALBUS_PERIPHS ; 1      ; Signed Integer                                                                                                                                  ;
; NUM_CALBUS_PLLS    ; 0      ; Signed Integer                                                                                                                                  ;
; PORT_M_AXIL_ENABLE ; 0      ; Signed Integer                                                                                                                                  ;
; PORT_S_AXIL_MODE   ; FABRIC ; String                                                                                                                                          ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0



+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity mem_reset_handler Instance: reset_handler|mem_reset_handler_inst|mem_reset_handler_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------+
; CONDUIT_INVERT_0  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_1  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_10 ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_11 ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_12 ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_13 ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_14 ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_15 ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_2  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_3  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_4  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_5  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_6  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_7  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_8  ; 0     ; Signed Integer                                                                                 ;
; CONDUIT_INVERT_9  ; 0     ; Signed Integer                                                                                 ;
; NUM_CONDUITS      ; 1     ; Signed Integer                                                                                 ;
; NUM_RESETS        ; 1     ; Signed Integer                                                                                 ;
; SYNC_TO_CLK       ; 1     ; Signed Integer                                                                                 ;
; USE_AND_GATE      ; 1     ; Signed Integer                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------+
All Instances:
reset_handler|mem_reset_handler_inst|mem_reset_handler_inst



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_jtag_avalon_master_191_unfwqdy Instance: traffic_generator|hydra_inst|remote_access_jamb ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                                                       ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                                                       ;
; USE_PLI        ; 0     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb



+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_hydra_global_csr_100_jz3tbky Instance: traffic_generator|hydra_inst|global_csr ;
+---------------------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value ; Type                                                                                         ;
+---------------------------------------+-------+----------------------------------------------------------------------------------------------+
; CALL_SIM_FINISH                       ; 1     ; Signed Integer                                                                               ;
; ENABLE_CSR_INTF                       ; 1     ; Signed Integer                                                                               ;
; NUM_DRIVERS                           ; 1     ; Signed Integer                                                                               ;
; PORT_HYDRA_APB3_PADDR_WIDTH           ; 12    ; Signed Integer                                                                               ;
; PORT_HYDRA_APB3_PRDATA_WIDTH          ; 32    ; Signed Integer                                                                               ;
; PORT_HYDRA_APB3_PWDATA_WIDTH          ; 32    ; Signed Integer                                                                               ;
; PORT_HYDRA_DRIVER_SYNC_POST_IN_WIDTH  ; 1     ; Signed Integer                                                                               ;
; PORT_HYDRA_DRIVER_SYNC_POST_OUT_WIDTH ; 1     ; Signed Integer                                                                               ;
; PORT_HYDRA_DRIVER_SYNC_WAIT_IN_WIDTH  ; 1     ; Signed Integer                                                                               ;
; PORT_HYDRA_DRIVER_SYNC_WAIT_OUT_WIDTH ; 1     ; Signed Integer                                                                               ;
; RUN_ON_RESET                          ; 0     ; Signed Integer                                                                               ;
+---------------------------------------+-------+----------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|global_csr



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_axi_bridge_1992_kxv226q Instance: traffic_generator|hydra_inst|global_csr_axi_bridge ;
+---------------------------+-----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value     ; Type                                                                                                              ;
+---------------------------+-----------+-------------------------------------------------------------------------------------------------------------------+
; ACE5_LITE_SUPPORT         ; 0         ; Signed Integer                                                                                                    ;
; ACE_LITE_SUPPORT          ; 0         ; Signed Integer                                                                                                    ;
; ADDRCHK_WIDTH             ; 2         ; Signed Integer                                                                                                    ;
; ADDR_WIDTH                ; 12        ; Signed Integer                                                                                                    ;
; AWSNOOP_WIDTH             ; 3         ; Signed Integer                                                                                                    ;
; AXI_VERSION               ; AXI4-Lite ; String                                                                                                            ;
; BACKPRESSURE_DURING_RESET ; 0         ; Signed Integer                                                                                                    ;
; BURST_LENGTH_WIDTH        ; 4         ; Signed Integer                                                                                                    ;
; BURST_SIZE                ; 2         ; Signed Integer                                                                                                    ;
; DATACHK_WIDTH             ; 4         ; Signed Integer                                                                                                    ;
; DATA_WIDTH                ; 32        ; Signed Integer                                                                                                    ;
; ENABLE_AXI5               ; 1         ; Signed Integer                                                                                                    ;
; LOCK_WIDTH                ; 2         ; Signed Integer                                                                                                    ;
; M0_ID_WIDTH               ; 8         ; Signed Integer                                                                                                    ;
; POISON_WIDTH              ; 1         ; Signed Integer                                                                                                    ;
; READ_ADDR_USER_WIDTH      ; 64        ; Signed Integer                                                                                                    ;
; READ_DATA_USER_WIDTH      ; 16        ; Signed Integer                                                                                                    ;
; ROLE_BASED_USER           ; 0         ; Signed Integer                                                                                                    ;
; S0_ID_WIDTH               ; 8         ; Signed Integer                                                                                                    ;
; SAI_WIDTH                 ; 1         ; Signed Integer                                                                                                    ;
; SID_WIDTH                 ; 1         ; Signed Integer                                                                                                    ;
; STROBE_WIDTH              ; 4         ; Signed Integer                                                                                                    ;
; SYNC_RESET                ; 0         ; Signed Integer                                                                                                    ;
; USER_DATA_WIDTH           ; 1         ; Signed Integer                                                                                                    ;
; USE_M0_ADDRCHK            ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARBURST            ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARCACHE            ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARID               ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARLEN              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARLOCK             ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARQOS              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARREGION           ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARSIZE             ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_ARUSER             ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWAKEUP            ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWBURST            ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWCACHE            ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWID               ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWLEN              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWLOCK             ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWQOS              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWREGION           ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWSIZE             ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWUNIQUE           ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_AWUSER             ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_BID                ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_BRESP              ; 1         ; Signed Integer                                                                                                    ;
; USE_M0_BUSER              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_DATACHK            ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_POISON             ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_RID                ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_RLAST              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_RRESP              ; 1         ; Signed Integer                                                                                                    ;
; USE_M0_RUSER              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_SAI                ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_TRACE              ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_USER_DATA          ; 0         ; Signed Integer                                                                                                    ;
; USE_M0_WSTRB              ; 1         ; Signed Integer                                                                                                    ;
; USE_M0_WUSER              ; 0         ; Signed Integer                                                                                                    ;
; USE_PIPELINE              ; 1         ; Signed Integer                                                                                                    ;
; USE_S0_ADDRCHK            ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_ARCACHE            ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_ARLOCK             ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_ARPROT             ; 1         ; Signed Integer                                                                                                    ;
; USE_S0_ARQOS              ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_ARREGION           ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_ARSIZE             ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_ARUSER             ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_AWAKEUP            ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_AWCACHE            ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_AWLOCK             ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_AWPROT             ; 1         ; Signed Integer                                                                                                    ;
; USE_S0_AWQOS              ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_AWREGION           ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_AWSIZE             ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_AWUSER             ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_BID                ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_BRESP              ; 1         ; Signed Integer                                                                                                    ;
; USE_S0_BUSER              ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_DATACHK            ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_POISON             ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_RID                ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_RRESP              ; 1         ; Signed Integer                                                                                                    ;
; USE_S0_RUSER              ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_SAI                ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_TRACE              ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_USER_DATA          ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_WLAST              ; 0         ; Signed Integer                                                                                                    ;
; USE_S0_WUSER              ; 0         ; Signed Integer                                                                                                    ;
; WRITE_ADDR_USER_WIDTH     ; 64        ; Signed Integer                                                                                                    ;
; WRITE_DATA_USER_WIDTH     ; 16        ; Signed Integer                                                                                                    ;
; WRITE_RESP_USER_WIDTH     ; 16        ; Signed Integer                                                                                                    ;
+---------------------------+-----------+-------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|global_csr_axi_bridge



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_std_synchronizer_nocut Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; depth           ; 3     ; Signed Integer                                                                                                                                 ;
; retiming_reg_en ; 0     ; Signed Integer                                                                                                                                 ;
; rst_value       ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_bufs_mem Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOCKSTEP_SECONDARY        ; 0     ; Unsigned Binary                                                                                                                                                                                        ;
; MEM_ACT_N_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_ALERT_N_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_A_WIDTH               ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_BA_WIDTH              ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_BG_WIDTH              ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_CA_WIDTH              ; 6     ; Signed Integer                                                                                                                                                                                         ;
; MEM_CKE_WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_CK_C_WIDTH            ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_CK_T_WIDTH            ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_CS_N_WIDTH            ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_CS_WIDTH              ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_C_WIDTH               ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_DBI_N_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_DMI_WIDTH             ; 4     ; Signed Integer                                                                                                                                                                                         ;
; MEM_DM_N_WIDTH            ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_DQS_C_WIDTH           ; 4     ; Signed Integer                                                                                                                                                                                         ;
; MEM_DQS_T_WIDTH           ; 4     ; Signed Integer                                                                                                                                                                                         ;
; MEM_DQ_WIDTH              ; 32    ; Signed Integer                                                                                                                                                                                         ;
; MEM_LBD_WIDTH             ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_LBS_WIDTH             ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_NUM_CHANNELS_PER_IO96 ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_ODT_WIDTH             ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_PAR_WIDTH             ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_RDQS_C_WIDTH          ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_RDQS_T_WIDTH          ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_RESET_N_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_WCK_C_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; MEM_WCK_T_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; OCT_RZQIN_WIDTH           ; 1     ; Signed Integer                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte_ctrl



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_falane ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 1     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte_ctrl



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_pa ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 1     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_pa



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 2     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte_ctrl



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_pa ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_pa



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 3     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte_ctrl



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_pa ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_pa



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_byte ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 4     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_byte



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_byte_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_byte_ctrl



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_pa ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 4     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_pa



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_falane ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[4].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_byte ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 5     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_byte



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_byte_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 5     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_byte_ctrl



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_pa ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 5     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_pa



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_falane ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 5     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[5].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 6     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 6     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte_ctrl



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 6     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_falane ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 6     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 7     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_byte_ctrl_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 7     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte_ctrl



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_pa_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 7     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_lane_7 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_falane ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 7     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_falane



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_wide Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_wide ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value ; Type                                                                                                                                                                                    ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4_ADDR_WIDTH                          ; 32    ; Signed Integer                                                                                                                                                                          ;
; AXI4_DATA_WIDTH                          ; 256   ; Signed Integer                                                                                                                                                                          ;
; ID                                       ; 0     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXADDR_WIDTH  ; 40    ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXCACHE_WIDTH ; 0     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXPROT_WIDTH  ; 0     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXQOS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXUSER_WIDTH  ; 4     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_USER_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                          ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_wide



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_hmc_slim Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_slim ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value ; Type                                                                                                                                                                                    ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4_ADDR_WIDTH                          ; 32    ; Signed Integer                                                                                                                                                                          ;
; AXI4_DATA_WIDTH                          ; 256   ; Signed Integer                                                                                                                                                                          ;
; ID                                       ; 1     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXADDR_WIDTH  ; 40    ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXCACHE_WIDTH ; 0     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXID_WIDTH    ; 7     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXPROT_WIDTH  ; 0     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXQOS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXSIZE_WIDTH  ; 3     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_AXUSER_WIDTH  ; 4     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                          ;
; internal_axi_intf.PORT_AXI_USER_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                          ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_hmc_slim



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_hmc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_wide ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_wide



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_hmc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_slim ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 1     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_slim



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_atom_inst_fa_noc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_slim ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID             ; 1     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fanoc_slim



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_fbr_axi_adapter_wide Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value ; Type                                                                                                                                                                                          ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTF_CORE_TO_FAAXI_WIDTH                 ; 1     ; Signed Integer                                                                                                                                                                                ;
; INTF_CORE_TO_FAHMC_WIDTH                 ; 168   ; Signed Integer                                                                                                                                                                                ;
; INTF_CORE_TO_FALANE_WIDTH                ; 116   ; Signed Integer                                                                                                                                                                                ;
; INTF_FAAXI_TO_CORE_WIDTH                 ; 1     ; Signed Integer                                                                                                                                                                                ;
; INTF_FAHMC_TO_CORE_WIDTH                 ; 32    ; Signed Integer                                                                                                                                                                                ;
; INTF_FALANE_TO_CORE_WIDTH                ; 100   ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXADDR_WIDTH                    ; 32    ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXBURST_WIDTH                   ; 2     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXCACHE_WIDTH                   ; 1     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXID_WIDTH                      ; 7     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXLEN_WIDTH                     ; 8     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXPROT_WIDTH                    ; 1     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXQOS_WIDTH                     ; 1     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXSIZE_WIDTH                    ; 3     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXUSER_WIDTH                    ; 14    ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_DATA_WIDTH                      ; 256   ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_ID_WIDTH                        ; 7     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_RESP_WIDTH                      ; 2     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_STRB_WIDTH                      ; 32    ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_USER_WIDTH                      ; 64    ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXADDR_WIDTH  ; 40    ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXCACHE_WIDTH ; 0     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXID_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXPROT_WIDTH  ; 0     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXQOS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXSIZE_WIDTH  ; 4     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXUSER_WIDTH  ; 4     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_USER_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_phy_arch_fp_fbr_axi_adapter_slim Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_slim ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value ; Type                                                                                                                                                                                          ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FULL_TRANS_SIZE                          ; 5     ; Signed Integer                                                                                                                                                                                ;
; INTF_CORE_TO_FAAXI_WIDTH                 ; 1     ; Signed Integer                                                                                                                                                                                ;
; INTF_CORE_TO_FAHMC_WIDTH                 ; 168   ; Signed Integer                                                                                                                                                                                ;
; INTF_CORE_TO_FALANE_WIDTH                ; 116   ; Signed Integer                                                                                                                                                                                ;
; INTF_FAAXI_TO_CORE_WIDTH                 ; 1     ; Signed Integer                                                                                                                                                                                ;
; INTF_FAHMC_TO_CORE_WIDTH                 ; 32    ; Signed Integer                                                                                                                                                                                ;
; INTF_FALANE_TO_CORE_WIDTH                ; 100   ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXADDR_WIDTH                    ; 32    ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXBURST_WIDTH                   ; 2     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXCACHE_WIDTH                   ; 1     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXID_WIDTH                      ; 7     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXLEN_WIDTH                     ; 8     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXPROT_WIDTH                    ; 1     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXQOS_WIDTH                     ; 1     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXSIZE_WIDTH                    ; 3     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_AXUSER_WIDTH                    ; 14    ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_DATA_WIDTH                      ; 256   ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_ID_WIDTH                        ; 7     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_RESP_WIDTH                      ; 2     ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_STRB_WIDTH                      ; 32    ; Signed Integer                                                                                                                                                                                ;
; PORT_AXI_USER_WIDTH                      ; 64    ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXADDR_WIDTH  ; 40    ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXBURST_WIDTH ; 2     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXCACHE_WIDTH ; 0     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXID_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXLEN_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXPROT_WIDTH  ; 0     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXQOS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXSIZE_WIDTH  ; 4     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_AXUSER_WIDTH  ; 4     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_DATA_WIDTH    ; 256   ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_ID_WIDTH      ; 7     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_RESP_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_STRB_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                ;
; internal_axi_intf.PORT_AXI_USER_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                ;
+------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_slim



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0 ;
+-----------------------------------------------------+--------+----------------------------------------------------------------------------------------------------+
; Parameter Name                                      ; Value  ; Type                                                                                               ;
+-----------------------------------------------------+--------+----------------------------------------------------------------------------------------------------+
; DEBUG_TOOLS_EN                                      ; 1      ; Signed Integer                                                                                     ;
; NUM_CALBUS_PERIPHS                                  ; 1      ; Signed Integer                                                                                     ;
; NUM_CALBUS_PLLS                                     ; 0      ; Signed Integer                                                                                     ;
; PORT_M_AXIL_ENABLE                                  ; 0      ; Signed Integer                                                                                     ;
; PORT_S_AXIL_MODE                                    ; FABRIC ; String                                                                                             ;
; s_fbr_axil_to_arch.PORT_AXI_AXADDR_WIDTH            ; 27     ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXBURST_WIDTH           ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXCACHE_WIDTH           ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXID_WIDTH              ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXLEN_WIDTH             ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXPROT_WIDTH            ; 3      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXQOS_WIDTH             ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXSIZE_WIDTH            ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_AXUSER_WIDTH            ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_DATA_WIDTH              ; 32     ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_ID_WIDTH                ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_RESP_WIDTH              ; 2      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_STRB_WIDTH              ; 4      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_arch.PORT_AXI_USER_WIDTH              ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXADDR_WIDTH  ; 27     ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXBURST_WIDTH ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXCACHE_WIDTH ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXID_WIDTH    ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXLEN_WIDTH   ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXPROT_WIDTH  ; 3      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXQOS_WIDTH   ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXSIZE_WIDTH  ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_AXUSER_WIDTH  ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_DATA_WIDTH    ; 32     ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_ID_WIDTH      ; 0      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_RESP_WIDTH    ; 2      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_STRB_WIDTH    ; 4      ; Signed Integer                                                                                     ;
; s_fbr_axil_to_jamb_and_arbit.PORT_AXI_USER_WIDTH    ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXADDR_WIDTH            ; 27     ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXBURST_WIDTH           ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXCACHE_WIDTH           ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXID_WIDTH              ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXLEN_WIDTH             ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXPROT_WIDTH            ; 3      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXQOS_WIDTH             ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXSIZE_WIDTH            ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_AXUSER_WIDTH            ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_DATA_WIDTH              ; 32     ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_ID_WIDTH                ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_RESP_WIDTH              ; 2      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_STRB_WIDTH              ; 4      ; Signed Integer                                                                                     ;
; s_noc_axil_to_arch.PORT_AXI_USER_WIDTH              ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXADDR_WIDTH            ; 27     ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXBURST_WIDTH           ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXCACHE_WIDTH           ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXID_WIDTH              ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXLEN_WIDTH             ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXPROT_WIDTH            ; 3      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXQOS_WIDTH             ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXSIZE_WIDTH            ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_AXUSER_WIDTH            ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_DATA_WIDTH              ; 32     ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_ID_WIDTH                ; 0      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_RESP_WIDTH              ; 2      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_STRB_WIDTH              ; 4      ; Signed Integer                                                                                     ;
; s_noc_axil_to_tniu.PORT_AXI_USER_WIDTH              ; 0      ; Signed Integer                                                                                     ;
+-----------------------------------------------------+--------+----------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_std_synchronizer_nocut_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; retiming_reg_en ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; rst_value       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_jtag_interface Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                               ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Untyped                                                                                                                                                                                                                                      ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                                                                                               ;
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_timing_adapter_1950_obb3kfy Instance: traffic_generator|hydra_inst|remote_access_jamb|timing_adt ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_MEM_TYPE  ; 0     ; Signed Integer                                                                                                                        ;
; SYNC_RESET     ; 0     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|timing_adt



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq Instance: traffic_generator|hydra_inst|remote_access_jamb|fifo ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 63    ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL       ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH            ; 8     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY         ; 3     ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH            ; 64    ; Signed Integer                                                                                                                  ;
; MEM_TYPE              ; M20K  ; String                                                                                                                          ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                                  ;
; SYNC_RESET            ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS     ; 1     ; Signed Integer                                                                                                                  ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|fifo



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_bytes_to_packets Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|b2p ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                          ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|b2p
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|b2p



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_packets_to_bytes Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|p2b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                          ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|p2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|p2b



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_packets_to_master Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|transacto ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                 ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|transacto
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|transacto



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_pipeline_base Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|ar_channel_pipeline ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL           ; 115   ; Signed Integer                                                                                                 ;
; PIPELINE_READY            ; 1     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                 ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|global_csr_axi_bridge|aw_channel_pipeline
traffic_generator|hydra_inst|global_csr_axi_bridge|ar_channel_pipeline



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_pipeline_base_1 Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|w_channel_pipeline ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL           ; 80    ; Signed Integer                                                                                                  ;
; PIPELINE_READY            ; 1     ; Signed Integer                                                                                                  ;
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                  ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|global_csr_axi_bridge|w_channel_pipeline



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_pipeline_base_2 Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|b_channel_pipeline ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL           ; 27    ; Signed Integer                                                                                                  ;
; PIPELINE_READY            ; 1     ; Signed Integer                                                                                                  ;
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                  ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|global_csr_axi_bridge|b_channel_pipeline



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_pipeline_base_3 Instance: traffic_generator|hydra_inst|global_csr_axi_bridge|r_channel_pipeline ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL           ; 66    ; Signed Integer                                                                                                  ;
; PIPELINE_READY            ; 1     ; Signed Integer                                                                                                  ;
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                  ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|global_csr_axi_bridge|r_channel_pipeline



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_apb_translator_1920_6aahr2a Instance: traffic_generator|hydra_inst|mm_interconnect_0|global_csr_apb3_translator ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                   ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH                 ; 12    ; Signed Integer                                                                                                                                         ;
; AUTO_CLOCK_SINK_CLOCK_RATE ; -1    ; String                                                                                                                                                 ;
; DATA_WIDTH                 ; 32    ; Signed Integer                                                                                                                                         ;
; USE_M0_PADDR31             ; 0     ; Signed Integer                                                                                                                                         ;
; USE_M0_PSLVERR             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_S0_PADDR31             ; 1     ; Signed Integer                                                                                                                                         ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|global_csr_apb3_translator



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_master_ni_19100_y3ctica Instance: traffic_generator|hydra_inst|mm_interconnect_0|global_csr_axi_bridge_m0_agent ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                     ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT          ; 0        ; Signed Integer                                                                                                                                           ;
; ADDRCHK_WIDTH             ; 1        ; Signed Integer                                                                                                                                           ;
; ADDR_USER_WIDTH           ; 1        ; Signed Integer                                                                                                                                           ;
; ADDR_WIDTH                ; 12       ; Signed Integer                                                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH    ; 4        ; Signed Integer                                                                                                                                           ;
; AXI_LOCK_WIDTH            ; 2        ; Signed Integer                                                                                                                                           ;
; AXI_VERSION               ; AXI4Lite ; String                                                                                                                                                   ;
; DATACHK_WIDTH             ; 4        ; Signed Integer                                                                                                                                           ;
; DATA_USER_WIDTH           ; 1        ; Signed Integer                                                                                                                                           ;
; ID                        ; 0        ; Signed Integer                                                                                                                                           ;
; ID_WIDTH                  ; 1        ; Signed Integer                                                                                                                                           ;
; PADDING_ZERO              ; -4       ; Untyped                                                                                                                                                  ;
; PARITY_ADDR_WIDTH         ; 8        ; Signed Integer                                                                                                                                           ;
; PKT_ADDRCHK_H             ; 95       ; Signed Integer                                                                                                                                           ;
; PKT_ADDRCHK_L             ; 94       ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 47       ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36       ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 63       ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 63       ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_W                ; 12       ; Signed Integer                                                                                                                                           ;
; PKT_ATRACE                ; 104      ; Signed Integer                                                                                                                                           ;
; PKT_AWAKEUP               ; 106      ; Signed Integer                                                                                                                                           ;
; PKT_BARRIER_H             ; 83       ; Signed Integer                                                                                                                                           ;
; PKT_BARRIER_L             ; 82       ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 65       ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 57       ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 57       ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1        ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 60       ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 58       ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 62       ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 61       ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35       ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32       ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4        ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 56       ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 54       ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3        ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_H               ; 76       ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_L               ; 73       ; Signed Integer                                                                                                                                           ;
; PKT_DATACHK_H             ; 92       ; Signed Integer                                                                                                                                           ;
; PKT_DATACHK_L             ; 92       ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31       ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0        ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 64       ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 64       ; Signed Integer                                                                                                                                           ;
; PKT_DATA_W                ; 32       ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 68       ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 68       ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_W             ; 1        ; Signed Integer                                                                                                                                           ;
; PKT_DOMAIN_H              ; 89       ; Signed Integer                                                                                                                                           ;
; PKT_DOMAIN_L              ; 88       ; Signed Integer                                                                                                                                           ;
; PKT_EOP_OOO               ; 97       ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 81       ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 79       ; Signed Integer                                                                                                                                           ;
; PKT_POISON_H              ; 91       ; Signed Integer                                                                                                                                           ;
; PKT_POISON_L              ; 91       ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 72       ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 70       ; Signed Integer                                                                                                                                           ;
; PKT_QOS_H                 ; 66       ; Signed Integer                                                                                                                                           ;
; PKT_QOS_L                 ; 66       ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 78       ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 77       ; Signed Integer                                                                                                                                           ;
; PKT_SAI_H                 ; 96       ; Signed Integer                                                                                                                                           ;
; PKT_SAI_L                 ; 96       ; Signed Integer                                                                                                                                           ;
; PKT_SNOOP_H               ; 87       ; Signed Integer                                                                                                                                           ;
; PKT_SNOOP_L               ; 84       ; Signed Integer                                                                                                                                           ;
; PKT_SOP_OOO               ; 98       ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 67       ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 67       ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_W              ; 1        ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 69       ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 69       ; Signed Integer                                                                                                                                           ;
; PKT_TRACE                 ; 105      ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 48       ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 53       ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 52       ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 49       ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 51       ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 50       ; Signed Integer                                                                                                                                           ;
; PKT_USER_DATA_H           ; 93       ; Signed Integer                                                                                                                                           ;
; PKT_USER_DATA_L           ; 93       ; Signed Integer                                                                                                                                           ;
; PKT_WUNIQUE               ; 90       ; Signed Integer                                                                                                                                           ;
; POISON_WIDTH              ; 1        ; Signed Integer                                                                                                                                           ;
; RDATA_WIDTH               ; 32       ; Signed Integer                                                                                                                                           ;
; READ_ISSUING_CAPABILITY   ; 16       ; Signed Integer                                                                                                                                           ;
; RESP_USER_WIDTH           ; 1        ; Signed Integer                                                                                                                                           ;
; ROLE_BASED_USER           ; 0        ; Signed Integer                                                                                                                                           ;
; SAI_WIDTH                 ; 1        ; Signed Integer                                                                                                                                           ;
; SKIP_USER_ADDRCHK_CAL     ; 1        ; Unsigned Binary                                                                                                                                          ;
; ST_CHANNEL_W              ; 2        ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 107      ; Signed Integer                                                                                                                                           ;
; SYNC_RESET                ; 0        ; Signed Integer                                                                                                                                           ;
; USER_DATA_WIDTH           ; 1        ; Signed Integer                                                                                                                                           ;
; USE_PKT_ADDRCHK           ; 1        ; Signed Integer                                                                                                                                           ;
; USE_PKT_DATACHK           ; 0        ; Signed Integer                                                                                                                                           ;
; WDATA_WIDTH               ; 32       ; Signed Integer                                                                                                                                           ;
; WRITE_ISSUING_CAPABILITY  ; 16       ; Signed Integer                                                                                                                                           ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|global_csr_axi_bridge_m0_agent



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_apb_slave_agent_1940_4j3b5gq Instance: traffic_generator|hydra_inst|mm_interconnect_0|global_csr_apb3_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH                ; 12    ; Signed Integer                                                                                                                                      ;
; AUTO_CLK_CLOCK_RATE       ; -1    ; String                                                                                                                                              ;
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                                                      ;
; ENABLE_AXI5               ; 0     ; Signed Integer                                                                                                                                      ;
; MERLIN_PACKET_FORMAT      ;       ; String                                                                                                                                              ;
; PKT_ADDRCHK_H             ; 95    ; Signed Integer                                                                                                                                      ;
; PKT_ADDRCHK_L             ; 94    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_ATRACE                ; 104   ; Signed Integer                                                                                                                                      ;
; PKT_AWAKEUP               ; 106   ; Signed Integer                                                                                                                                      ;
; PKT_BARRIER_H             ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_BARRIER_L             ; 82    ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_H               ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_L               ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_DATACHK_H             ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_DATACHK_L             ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_DOMAIN_H              ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_DOMAIN_L              ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_POISON_H              ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_POISON_L              ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_QOS_H                 ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_QOS_L                 ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_SAI_H                 ; 96    ; Signed Integer                                                                                                                                      ;
; PKT_SAI_L                 ; 96    ; Signed Integer                                                                                                                                      ;
; PKT_SNOOP_H               ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_SNOOP_L               ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_H           ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_TRACE                 ; 105   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_USER_DATA_H           ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_USER_DATA_L           ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_WUNIQUE               ; 90    ; Signed Integer                                                                                                                                      ;
; ROLE_BASED_USER           ; 0     ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                      ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PKT_DATACHK           ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|global_csr_apb3_agent



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_master_translator_192_54w642y Instance: traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                    ;
; SYNC_RESET                  ; 0     ; Signed Integer                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUTENABLE            ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                    ;
; WAITREQUEST_ALLOWANCE       ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_translator



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_master_agent_1930_l64uqry Instance: traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRCHK_WIDTH             ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                             ;
; BARRIER_VALUE             ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                             ;
; DOMAIN_VALUE              ; 3     ; Signed Integer                                                                                                                                             ;
; ENABLE_AXI5               ; 0     ; Signed Integer                                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                                             ;
; PADDING_ZERO              ; 1     ; Signed Integer                                                                                                                                             ;
; PARITY_ADDR_WIDTH         ; 33    ; Signed Integer                                                                                                                                             ;
; PKT_ADDRCHK_H             ; 115   ; Signed Integer                                                                                                                                             ;
; PKT_ADDRCHK_L             ; 114   ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ATRACE                ; 126   ; Signed Integer                                                                                                                                             ;
; PKT_AWAKEUP               ; 128   ; Signed Integer                                                                                                                                             ;
; PKT_BARRIER_H             ; 103   ; Signed Integer                                                                                                                                             ;
; PKT_BARRIER_L             ; 102   ; Signed Integer                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                             ;
; PKT_DATACHK_H             ; 112   ; Signed Integer                                                                                                                                             ;
; PKT_DATACHK_L             ; 112   ; Signed Integer                                                                                                                                             ;
; PKT_DATACHK_W             ; 4     ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                             ;
; PKT_DOMAIN_H              ; 109   ; Signed Integer                                                                                                                                             ;
; PKT_DOMAIN_L              ; 108   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                             ;
; PKT_POISON_H              ; 111   ; Signed Integer                                                                                                                                             ;
; PKT_POISON_L              ; 111   ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                             ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                             ;
; PKT_SAI_H                 ; 116   ; Signed Integer                                                                                                                                             ;
; PKT_SAI_L                 ; 116   ; Signed Integer                                                                                                                                             ;
; PKT_SNOOP_H               ; 107   ; Signed Integer                                                                                                                                             ;
; PKT_SNOOP_L               ; 104   ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_TRACE                 ; 127   ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_USER_DATA_H           ; 113   ; Signed Integer                                                                                                                                             ;
; PKT_USER_DATA_L           ; 113   ; Signed Integer                                                                                                                                             ;
; PKT_WUNIQUE               ; 110   ; Signed Integer                                                                                                                                             ;
; ROLE_BASED_USER           ; 0     ; Signed Integer                                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                             ;
; SNOOP_VALUE               ; 0     ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                             ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PKT_ADDRCHK           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PKT_DATACHK           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; WUNIQUE_VALUE             ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_agent



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_19112_ykxseta Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent ;
+-----------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value    ; Type                                                                                                                                                  ;
+-----------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT            ; 0        ; Signed Integer                                                                                                                                        ;
; ADDRCHK_WIDTH               ; 1        ; Signed Integer                                                                                                                                        ;
; ADDR_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                        ;
; ADDR_WIDTH                  ; 12       ; Signed Integer                                                                                                                                        ;
; AXI_BURST_LENGTH_WIDTH      ; 8        ; Signed Integer                                                                                                                                        ;
; AXI_LOCK_WIDTH              ; 1        ; Signed Integer                                                                                                                                        ;
; AXI_SLAVE_ID_W              ; 1        ; Signed Integer                                                                                                                                        ;
; AXI_VERSION                 ; AXI4Lite ; String                                                                                                                                                ;
; AXI_WSTRB_W                 ; 4        ; Signed Integer                                                                                                                                        ;
; DATACHK_WIDTH               ; 4        ; Signed Integer                                                                                                                                        ;
; DATA_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY               ; 1        ; Signed Integer                                                                                                                                        ;
; ENABLE_OOO                  ; 0        ; Signed Integer                                                                                                                                        ;
; NUMSYMBOLS                  ; 4        ; Signed Integer                                                                                                                                        ;
; PADDING_ADDR                ; 20       ; Signed Integer                                                                                                                                        ;
; PADDING_ADDR_MERLIN         ; -20      ; Untyped                                                                                                                                               ;
; PADDING_ZERO                ; -4       ; Untyped                                                                                                                                               ;
; PARITY_ADDR_WIDTH           ; 8        ; Signed Integer                                                                                                                                        ;
; PASS_ID_TO_SLAVE            ; 0        ; Signed Integer                                                                                                                                        ;
; PKT_ADDRCHK_H               ; 115      ; Signed Integer                                                                                                                                        ;
; PKT_ADDRCHK_L               ; 114      ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                  ; 67       ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                  ; 36       ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H         ; 83       ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L         ; 83       ; Signed Integer                                                                                                                                        ;
; PKT_ATRACE                  ; 126      ; Signed Integer                                                                                                                                        ;
; PKT_AWAKEUP                 ; 128      ; Signed Integer                                                                                                                                        ;
; PKT_BARRIER_H               ; 103      ; Signed Integer                                                                                                                                        ;
; PKT_BARRIER_L               ; 102      ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST             ; 85       ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H             ; 77       ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L             ; 77       ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H            ; 80       ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L            ; 78       ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H            ; 82       ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L            ; 81       ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H                ; 35       ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L                ; 32       ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H              ; 76       ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L              ; 74       ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_H                 ; 96       ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_L                 ; 93       ; Signed Integer                                                                                                                                        ;
; PKT_DATACHK_H               ; 112      ; Signed Integer                                                                                                                                        ;
; PKT_DATACHK_L               ; 112      ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                  ; 31       ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                  ; 0        ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H         ; 84       ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L         ; 84       ; Signed Integer                                                                                                                                        ;
; PKT_DATA_W                  ; 32       ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H               ; 88       ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L               ; 88       ; Signed Integer                                                                                                                                        ;
; PKT_DOMAIN_H                ; 109      ; Signed Integer                                                                                                                                        ;
; PKT_DOMAIN_L                ; 108      ; Signed Integer                                                                                                                                        ;
; PKT_EOP_OOO                 ; 117      ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H        ; 101      ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L        ; 99       ; Signed Integer                                                                                                                                        ;
; PKT_POISON_H                ; 111      ; Signed Integer                                                                                                                                        ;
; PKT_POISON_L                ; 111      ; Signed Integer                                                                                                                                        ;
; PKT_POISON_W                ; 1        ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H            ; 92       ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L            ; 90       ; Signed Integer                                                                                                                                        ;
; PKT_QOS_H                   ; 86       ; Signed Integer                                                                                                                                        ;
; PKT_QOS_L                   ; 86       ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H       ; 98       ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L       ; 97       ; Signed Integer                                                                                                                                        ;
; PKT_SAI_H                   ; 116      ; Signed Integer                                                                                                                                        ;
; PKT_SAI_L                   ; 116      ; Signed Integer                                                                                                                                        ;
; PKT_SAI_W                   ; 1        ; Signed Integer                                                                                                                                        ;
; PKT_SNOOP_H                 ; 107      ; Signed Integer                                                                                                                                        ;
; PKT_SNOOP_L                 ; 104      ; Signed Integer                                                                                                                                        ;
; PKT_SOP_OOO                 ; 118      ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H                ; 87       ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L                ; 87       ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_H             ; 89       ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_L             ; 89       ; Signed Integer                                                                                                                                        ;
; PKT_TRACE                   ; 127      ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ   ; 68       ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE         ; 73       ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK              ; 72       ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED            ; 69       ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ              ; 71       ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE             ; 70       ; Signed Integer                                                                                                                                        ;
; PKT_USER_DATA_H             ; 113      ; Signed Integer                                                                                                                                        ;
; PKT_USER_DATA_L             ; 113      ; Signed Integer                                                                                                                                        ;
; PKT_WUNIQUE                 ; 110      ; Signed Integer                                                                                                                                        ;
; POISON_WIDTH                ; 1        ; Signed Integer                                                                                                                                        ;
; RDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                        ;
; READ_ACCEPTANCE_CAPABILITY  ; 16       ; Signed Integer                                                                                                                                        ;
; REORDER_BUFFER              ; 0        ; Signed Integer                                                                                                                                        ;
; RESPONSE_W                  ; 2        ; Signed Integer                                                                                                                                        ;
; RESP_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                        ;
; ROLE_BASED_USER             ; 0        ; Signed Integer                                                                                                                                        ;
; SAI_WIDTH                   ; 1        ; Signed Integer                                                                                                                                        ;
; SKIP_USER_ADDRCHK_CAL       ; 1        ; Unsigned Binary                                                                                                                                       ;
; ST_CHANNEL_W                ; 4        ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                   ; 129      ; Signed Integer                                                                                                                                        ;
; SYNC_RESET                  ; 0        ; Signed Integer                                                                                                                                        ;
; USER_DATA_WIDTH             ; 1        ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS           ; 0        ; Signed Integer                                                                                                                                        ;
; USE_PKT_ADDRCHK             ; 0        ; Signed Integer                                                                                                                                        ;
; USE_PKT_DATACHK             ; 0        ; Signed Integer                                                                                                                                        ;
; WDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                        ;
; WRITE_ACCEPTANCE_CAPABILITY ; 16       ; Signed Integer                                                                                                                                        ;
+-----------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_19112_5emdibi Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent ;
+-----------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value    ; Type                                                                                                                                                    ;
+-----------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT            ; 0        ; Signed Integer                                                                                                                                          ;
; ADDRCHK_WIDTH               ; 1        ; Signed Integer                                                                                                                                          ;
; ADDR_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                          ;
; ADDR_WIDTH                  ; 24       ; Signed Integer                                                                                                                                          ;
; AXI_BURST_LENGTH_WIDTH      ; 8        ; Signed Integer                                                                                                                                          ;
; AXI_LOCK_WIDTH              ; 1        ; Signed Integer                                                                                                                                          ;
; AXI_SLAVE_ID_W              ; 1        ; Signed Integer                                                                                                                                          ;
; AXI_VERSION                 ; AXI4Lite ; String                                                                                                                                                  ;
; AXI_WSTRB_W                 ; 4        ; Signed Integer                                                                                                                                          ;
; DATACHK_WIDTH               ; 4        ; Signed Integer                                                                                                                                          ;
; DATA_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY               ; 1        ; Signed Integer                                                                                                                                          ;
; ENABLE_OOO                  ; 0        ; Signed Integer                                                                                                                                          ;
; NUMSYMBOLS                  ; 4        ; Signed Integer                                                                                                                                          ;
; PADDING_ADDR                ; 8        ; Signed Integer                                                                                                                                          ;
; PADDING_ADDR_MERLIN         ; -8       ; Untyped                                                                                                                                                 ;
; PADDING_ZERO                ; -16      ; Untyped                                                                                                                                                 ;
; PARITY_ADDR_WIDTH           ; 8        ; Signed Integer                                                                                                                                          ;
; PASS_ID_TO_SLAVE            ; 0        ; Signed Integer                                                                                                                                          ;
; PKT_ADDRCHK_H               ; 115      ; Signed Integer                                                                                                                                          ;
; PKT_ADDRCHK_L               ; 114      ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                  ; 67       ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                  ; 36       ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H         ; 83       ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L         ; 83       ; Signed Integer                                                                                                                                          ;
; PKT_ATRACE                  ; 126      ; Signed Integer                                                                                                                                          ;
; PKT_AWAKEUP                 ; 128      ; Signed Integer                                                                                                                                          ;
; PKT_BARRIER_H               ; 103      ; Signed Integer                                                                                                                                          ;
; PKT_BARRIER_L               ; 102      ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST             ; 85       ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H             ; 77       ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L             ; 77       ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H            ; 80       ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L            ; 78       ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H            ; 82       ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L            ; 81       ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H                ; 35       ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L                ; 32       ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H              ; 76       ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L              ; 74       ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_H                 ; 96       ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_L                 ; 93       ; Signed Integer                                                                                                                                          ;
; PKT_DATACHK_H               ; 112      ; Signed Integer                                                                                                                                          ;
; PKT_DATACHK_L               ; 112      ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                  ; 31       ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                  ; 0        ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H         ; 84       ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L         ; 84       ; Signed Integer                                                                                                                                          ;
; PKT_DATA_W                  ; 32       ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H               ; 88       ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L               ; 88       ; Signed Integer                                                                                                                                          ;
; PKT_DOMAIN_H                ; 109      ; Signed Integer                                                                                                                                          ;
; PKT_DOMAIN_L                ; 108      ; Signed Integer                                                                                                                                          ;
; PKT_EOP_OOO                 ; 117      ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H        ; 101      ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L        ; 99       ; Signed Integer                                                                                                                                          ;
; PKT_POISON_H                ; 111      ; Signed Integer                                                                                                                                          ;
; PKT_POISON_L                ; 111      ; Signed Integer                                                                                                                                          ;
; PKT_POISON_W                ; 1        ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H            ; 92       ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L            ; 90       ; Signed Integer                                                                                                                                          ;
; PKT_QOS_H                   ; 86       ; Signed Integer                                                                                                                                          ;
; PKT_QOS_L                   ; 86       ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H       ; 98       ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L       ; 97       ; Signed Integer                                                                                                                                          ;
; PKT_SAI_H                   ; 116      ; Signed Integer                                                                                                                                          ;
; PKT_SAI_L                   ; 116      ; Signed Integer                                                                                                                                          ;
; PKT_SAI_W                   ; 1        ; Signed Integer                                                                                                                                          ;
; PKT_SNOOP_H                 ; 107      ; Signed Integer                                                                                                                                          ;
; PKT_SNOOP_L                 ; 104      ; Signed Integer                                                                                                                                          ;
; PKT_SOP_OOO                 ; 118      ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H                ; 87       ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L                ; 87       ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_H             ; 89       ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_L             ; 89       ; Signed Integer                                                                                                                                          ;
; PKT_TRACE                   ; 127      ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ   ; 68       ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE         ; 73       ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK              ; 72       ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED            ; 69       ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ              ; 71       ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE             ; 70       ; Signed Integer                                                                                                                                          ;
; PKT_USER_DATA_H             ; 113      ; Signed Integer                                                                                                                                          ;
; PKT_USER_DATA_L             ; 113      ; Signed Integer                                                                                                                                          ;
; PKT_WUNIQUE                 ; 110      ; Signed Integer                                                                                                                                          ;
; POISON_WIDTH                ; 1        ; Signed Integer                                                                                                                                          ;
; RDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                          ;
; READ_ACCEPTANCE_CAPABILITY  ; 1        ; Signed Integer                                                                                                                                          ;
; REORDER_BUFFER              ; 0        ; Signed Integer                                                                                                                                          ;
; RESPONSE_W                  ; 2        ; Signed Integer                                                                                                                                          ;
; RESP_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                          ;
; ROLE_BASED_USER             ; 0        ; Signed Integer                                                                                                                                          ;
; SAI_WIDTH                   ; 1        ; Signed Integer                                                                                                                                          ;
; SKIP_USER_ADDRCHK_CAL       ; 1        ; Unsigned Binary                                                                                                                                         ;
; ST_CHANNEL_W                ; 4        ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                   ; 129      ; Signed Integer                                                                                                                                          ;
; SYNC_RESET                  ; 0        ; Signed Integer                                                                                                                                          ;
; USER_DATA_WIDTH             ; 1        ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS           ; 0        ; Signed Integer                                                                                                                                          ;
; USE_PKT_ADDRCHK             ; 0        ; Signed Integer                                                                                                                                          ;
; USE_PKT_DATACHK             ; 0        ; Signed Integer                                                                                                                                          ;
; WDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                          ;
; WRITE_ACCEPTANCE_CAPABILITY ; 1        ; Signed Integer                                                                                                                                          ;
+-----------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_traffic_limiter_1921_6hyjguq Instance: traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_limiter ;
+--------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value ; Type                                                                                                                                                 ;
+--------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_CONCURRENT_SUBORDINATE_ACCESS ; 0     ; Signed Integer                                                                                                                                       ;
; ENABLE_OOO                           ; 0     ; Signed Integer                                                                                                                                       ;
; ENFORCE_ORDER                        ; 1     ; Signed Integer                                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES            ; 17    ; Signed Integer                                                                                                                                       ;
; NO_REPEATED_IDS_BETWEEN_SUBORDINATES ; 0     ; Signed Integer                                                                                                                                       ;
; PIPELINED                            ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H                         ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L                         ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H                       ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L                       ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H                        ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L                        ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H                         ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L                         ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_H                      ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_L                      ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED                     ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ                       ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_SEQ_H                      ; 125   ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_SEQ_L                      ; 119   ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE                      ; 70    ; Signed Integer                                                                                                                                       ;
; PREVENT_HAZARDS                      ; 1     ; Signed Integer                                                                                                                                       ;
; REORDER                              ; 0     ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W                         ; 4     ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                            ; 129   ; Signed Integer                                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES            ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPORTS_POSTED_WRITES               ; 1     ; Signed Integer                                                                                                                                       ;
; SYNC_RESET                           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_FIFO                             ; 0     ; Signed Integer                                                                                                                                       ;
; VALID_WIDTH                          ; 4     ; Signed Integer                                                                                                                                       ;
+--------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|remote_access_jamb_master_limiter



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity scfifo Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide|gen_skid_buffers.inst_rdfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ADD_RAM_OUTPUT_REGISTER ; ON          ; String                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; String                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 2           ; Signed Integer                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 26          ; Signed Integer                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; Untyped                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_uu0t ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; String                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; Untyped                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; Untyped                                                                                                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; String                                                                                                                                       ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; String                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; String                                                                                                                                       ;
; USE_EAB                 ; ON          ; String                                                                                                                                       ;
; intended_device_family  ; Agilex      ; String                                                                                                                                       ;
; lpm_type                ; scfifo      ; String                                                                                                                                       ;
; lpm_width               ; 266         ; Signed Integer                                                                                                                               ;
; maximum_depth           ; 0           ; Signed Integer                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide|gen_skid_buffers.inst_rdfifo



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity scfifo_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide|gen_skid_buffers.inst_wrespfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADD_RAM_OUTPUT_REGISTER ; ON           ; String                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; String                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 26           ; Signed Integer                                                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; Untyped                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_vbpf1 ; Untyped                                                                                                                                          ;
; ENABLE_ECC              ; FALSE        ; String                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; Untyped                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; Untyped                                                                                                                                          ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; String                                                                                                                                           ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; String                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; String                                                                                                                                           ;
; USE_EAB                 ; ON           ; String                                                                                                                                           ;
; intended_device_family  ; Agilex       ; String                                                                                                                                           ;
; lpm_type                ; scfifo       ; String                                                                                                                                           ;
; lpm_width               ; 9            ; Signed Integer                                                                                                                                   ;
; maximum_depth           ; 0            ; Signed Integer                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|fbr_axi_adapter_wide|gen_skid_buffers.inst_wrespfifo



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0 ;
+-------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Parameter Name          ; Value                                                                                                            ; Type                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; NUM_CALBUS_PERIPHS      ; 1                                                                                                                ; Signed Integer                                      ;
; NUM_CALBUS_PLLS         ; 0                                                                                                                ; Signed Integer                                      ;
; PARAMETER_TABLE_0       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 <truncated> ; Unsigned Binary                                     ;
; PARAMETER_TABLE_1       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 <truncated> ; Unsigned Binary                                     ;
; PORT_AXIL_ADDRESS_WIDTH ; 27                                                                                                               ; Signed Integer                                      ;
; PORT_M_AXIL_ENABLE      ; 0                                                                                                                ; Signed Integer                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_PLI        ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AMM_TO_AXIL_INTERCONNECT_ONLY ; 0     ; Unsigned Binary                                                                                                                                                              ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_jtag_sld_node Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_jtag_dc_streaming Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Untyped                                                                                                                                                                                                                                                        ;
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_syncram Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|fifo|gen_blk9.gen_blk10_else.altera_syncram_component ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                                             ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                                             ; NONE                 ; String                                                                                                                                                                                      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; String                                                                                                                                                                                      ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                                             ; altera_syncram_eh5b  ; Untyped                                                                                                                                                                                     ;
; CLKEN_POWER_OPTIMIZATION                                   ; OFF                  ; Untyped                                                                                                                                                                                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS               ; String                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B                                       ; BYPASS               ; String                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; BYPASS               ; String                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                                                 ; FALSE                ; String                                                                                                                                                                                      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                                     ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_A                                                 ; 64                   ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                                                 ; 64                   ; Signed Integer                                                                                                                                                                              ;
; OPERATION_MODE                                             ; DUAL_PORT            ; String                                                                                                                                                                                      ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                                             ; NONE                 ; String                                                                                                                                                                                      ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; String                                                                                                                                                                                      ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_SCLR_B                                             ; NONE                 ; String                                                                                                                                                                                      ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; String                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                                             ; M20K                 ; String                                                                                                                                                                                      ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDEN_POWER_OPTIMIZATION                                    ; OFF                  ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; String                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_A                                                  ; 6                    ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                                                  ; 6                    ; Signed Integer                                                                                                                                                                              ;
; WIDTH_A                                                    ; 8                    ; Signed Integer                                                                                                                                                                              ;
; WIDTH_B                                                    ; 8                    ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                                                                                                                                                                                     ;
; WREN_POWER_OPTIMIZATION                                    ; OFF                  ; Untyped                                                                                                                                                                                     ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; lpm_type                                                   ; altera_syncram       ; String                                                                                                                                                                                      ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|fifo|gen_blk9.gen_blk10_else.altera_syncram_component
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|fifo|gen_blk9.gen_blk10_else.altera_syncram_component



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity packets_to_master Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|transacto|p2m ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|transacto|p2m
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|transacto|p2m



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_iegcfmq_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_0|router_001|the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                                                                  ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|router|the_default_decode
traffic_generator|hydra_inst|mm_interconnect_0|router_001|the_default_decode



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_ah5veci_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_0|router_002|the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Untyped                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|router_002|the_default_decode



+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arbitrator Instance: traffic_generator|hydra_inst|mm_interconnect_0|cmd_mux|arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                            ;
; SYNC_RESET     ; 0           ; Signed Integer                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|cmd_mux|arb



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 12    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                 ;
; IN_DATA_W         ; 17    ; Signed Integer                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                 ;
; OUT_DATA_W        ; 14    ; Signed Integer                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                 ;
; SYNC_RESET        ; 0     ; Signed Integer                                                                                                                                                 ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|check_and_align_address_to_size



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_uncompressor Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_burst_uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; SYNC_RESET     ; 0     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_burst_uncompressor



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_qo57tlq Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                       ;
; FIFO_DEPTH          ; 16    ; Signed Integer                                                                                                                                                                                       ;
; MEM_TYPE            ; AUTO  ; String                                                                                                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                       ;
; SYNC_RESET          ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|write_rsp_fifo
traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_rsp_fifo



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|check_and_align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 24    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                     ;
; IN_DATA_W         ; 29    ; Signed Integer                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                     ;
; OUT_DATA_W        ; 26    ; Signed Integer                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                     ;
; SYNC_RESET        ; 0     ; Signed Integer                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|check_and_align_address_to_size



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_uncompressor_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_burst_uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; SYNC_RESET     ; 0     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_burst_uncompressor



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_3oiloga Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_TYPE            ; AUTO  ; String                                                                                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; SYNC_RESET          ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|write_rsp_fifo
traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_rsp_fifo



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_lras3ty_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_1|router|the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Untyped                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; 3     ; Signed Integer                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; 2     ; Signed Integer                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|router|the_default_decode



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_merlin_router_1921_cq4uqsy_default_decode Instance: traffic_generator|hydra_inst|mm_interconnect_1|router_004|the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                                                                  ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|router_001|the_default_decode
traffic_generator|hydra_inst|mm_interconnect_1|router_002|the_default_decode
traffic_generator|hydra_inst|mm_interconnect_1|router_003|the_default_decode
traffic_generator|hydra_inst|mm_interconnect_1|router_004|the_default_decode



+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arbitrator_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|rsp_mux|arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                   ;
; SYNC_RESET     ; 0      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|rsp_mux|arb



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_emif_cal_gearbox_bidir Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AXI_ADDR_WIDTH  ; 27    ; Signed Integer                                                                                                                        ;
; AXI_DATA_WIDTH  ; 32    ; Signed Integer                                                                                                                        ;
; WRITE_ACK_DELAY ; 32    ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity stdfn_inst_fa_c2p_ssm Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|u_ssm_fa ;
+----------------------------------+------------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                   ; Value                                    ; Type                                                                  ;
+----------------------------------+------------------------------------------+-----------------------------------------------------------------------+
; FA_CORE_PERIPH_CLK_SEL_DATA_MODE ; FA_CORE_PERIPH_CLK_SEL_DATA_MODE_CORECLK ; String                                                                ;
; IS_USED                          ; 1                                        ; Signed Integer                                                        ;
; SSM_C2P_DATA_MODE                ; SSM_C2P_DATA_MODE_BYPASS                 ; String                                                                ;
; SSM_P2C_DATA_MODE                ; SSM_P2C_DATA_MODE_BYPASS                 ; String                                                                ;
+----------------------------------+------------------------------------------+-----------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|u_ssm_fa



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_PLI        ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|reset_sync



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_intel_axi4lite_injector_100_2yowc3a Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4LITE_QOS                     ; 0     ; Signed Integer                                                                                                                                                      ;
; AXI4_S_TRANSFER_MULTIPLE         ; 9     ; Signed Integer                                                                                                                                                      ;
; BUFFER_AXI4_S_READ_RESPONSES     ; 0     ; Signed Integer                                                                                                                                                      ;
; INIU_AXI4_ADDR_WIDTH             ; 32    ; Signed Integer                                                                                                                                                      ;
; NUM_ACTIVE_AXI4LITE_S_INTERFACES ; 2     ; Signed Integer                                                                                                                                                      ;
; NUM_ACTIVE_AXI4_S_INTERFACES     ; 0     ; Signed Integer                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity sld_virtual_jtag_basic Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                            ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_std_synchronizer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_jtag_streaming Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Untyped                                                                                                                                                                                                                                                                    ;
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_clock_crosser_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_jtag_src_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser



+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arb_adder Instance: traffic_generator|hydra_inst|mm_interconnect_0|cmd_mux|arb|adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_0|cmd_mux|arb|adder



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 15    ; Signed Integer                                                                                                                                                                                       ;
; BITS_PER_SYMBOL       ; 130   ; Signed Integer                                                                                                                                                                                       ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DATA_WIDTH            ; 130   ; Signed Integer                                                                                                                                                                                       ;
; EMPTY_LATENCY         ; 1     ; Signed Integer                                                                                                                                                                                       ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                                                                                                       ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                       ;
; FIFO_DEPTH            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; MEM_TYPE              ; AUTO  ; String                                                                                                                                                                                               ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                                                                                                       ;
; SYNC_RESET            ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                                                                                                       ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr
traffic_generator|hydra_inst|mm_interconnect_1|global_csr_axi_bridge_s0_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq_2 Instance: traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                   ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 0     ; Signed Integer                                                                                                                                                                                         ;
; BITS_PER_SYMBOL       ; 130   ; Signed Integer                                                                                                                                                                                         ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; DATA_WIDTH            ; 130   ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_LATENCY         ; 1     ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                                                                                                         ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; FIFO_DEPTH            ; 1     ; Signed Integer                                                                                                                                                                                         ;
; MEM_TYPE              ; AUTO  ; String                                                                                                                                                                                                 ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; SYNC_RESET            ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr
traffic_generator|hydra_inst|mm_interconnect_1|driver0_mem_axi4_csr_axi4l_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arb_adder_1 Instance: traffic_generator|hydra_inst|mm_interconnect_1|rsp_mux|arb|adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|mm_interconnect_1|rsp_mux|arb|adder



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|timing_adt ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_MEM_TYPE  ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; SYNC_RESET     ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|timing_adt



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|fifo ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 63    ; Signed Integer                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL       ; 8     ; Signed Integer                                                                                                                                                                                                                                  ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; DATA_WIDTH            ; 8     ; Signed Integer                                                                                                                                                                                                                                  ;
; EMPTY_LATENCY         ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; FIFO_DEPTH            ; 64    ; Signed Integer                                                                                                                                                                                                                                  ;
; MEM_TYPE              ; M20K  ; String                                                                                                                                                                                                                                          ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; SYNC_RESET            ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS     ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|fifo



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_master_translator_192_lykd4la Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                            ;
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                            ;
; SYNC_RESET                  ; 0     ; Signed Integer                                                                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_OUTPUTENABLE            ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; WAITREQUEST_ALLOWANCE       ; 0     ; Signed Integer                                                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_translator



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_master_agent_1921_2inlndi Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRCHK_WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BARRIER_VALUE             ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DOMAIN_VALUE              ; 3     ; Signed Integer                                                                                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PADDING_ZERO              ; 1     ; Signed Integer                                                                                                                                                                                     ;
; PARITY_ADDR_WIDTH         ; 33    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDRCHK_H             ; 113   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDRCHK_L             ; 113   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BARRIER_H             ; 103   ; Signed Integer                                                                                                                                                                                     ;
; PKT_BARRIER_L             ; 102   ; Signed Integer                                                                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATACHK_H             ; 112   ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATACHK_L             ; 112   ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATACHK_W             ; 1     ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                                     ;
; PKT_DOMAIN_H              ; 109   ; Signed Integer                                                                                                                                                                                     ;
; PKT_DOMAIN_L              ; 108   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                                                     ;
; PKT_POISON_H              ; 111   ; Signed Integer                                                                                                                                                                                     ;
; PKT_POISON_L              ; 111   ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                                                     ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SAI_H                 ; 114   ; Signed Integer                                                                                                                                                                                     ;
; PKT_SAI_L                 ; 114   ; Signed Integer                                                                                                                                                                                     ;
; PKT_SNOOP_H               ; 107   ; Signed Integer                                                                                                                                                                                     ;
; PKT_SNOOP_L               ; 104   ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_WUNIQUE               ; 110   ; Signed Integer                                                                                                                                                                                     ;
; ROLE_BASED_USER           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                     ;
; SNOOP_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 124   ; Signed Integer                                                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_PKT_ADDRCHK           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_PKT_DATACHK           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; WUNIQUE_VALUE             ; 0     ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_agent



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_1971_kt2puei Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent ;
+-----------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value    ; Type                                                                                                                                                                                                ;
+-----------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT            ; 0        ; Signed Integer                                                                                                                                                                                      ;
; ADDRCHK_WIDTH               ; 1        ; Signed Integer                                                                                                                                                                                      ;
; ADDR_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                                                                      ;
; ADDR_WIDTH                  ; 32       ; Signed Integer                                                                                                                                                                                      ;
; AXI_BURST_LENGTH_WIDTH      ; 4        ; Signed Integer                                                                                                                                                                                      ;
; AXI_LOCK_WIDTH              ; 2        ; Signed Integer                                                                                                                                                                                      ;
; AXI_SLAVE_ID_W              ; 1        ; Signed Integer                                                                                                                                                                                      ;
; AXI_VERSION                 ; AXI4Lite ; String                                                                                                                                                                                              ;
; AXI_WSTRB_W                 ; 4        ; Signed Integer                                                                                                                                                                                      ;
; DATACHK_WIDTH               ; 4        ; Signed Integer                                                                                                                                                                                      ;
; DATA_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                                                                      ;
; EMPTY_LATENCY               ; 1        ; Signed Integer                                                                                                                                                                                      ;
; ENABLE_OOO                  ; 0        ; Signed Integer                                                                                                                                                                                      ;
; NUMSYMBOLS                  ; 4        ; Signed Integer                                                                                                                                                                                      ;
; PADDING_ZERO                ; -24      ; Untyped                                                                                                                                                                                             ;
; PARITY_ADDR_WIDTH           ; 8        ; Signed Integer                                                                                                                                                                                      ;
; PASS_ID_TO_SLAVE            ; 0        ; Signed Integer                                                                                                                                                                                      ;
; PKT_ADDRCHK_H               ; 113      ; Signed Integer                                                                                                                                                                                      ;
; PKT_ADDRCHK_L               ; 113      ; Signed Integer                                                                                                                                                                                      ;
; PKT_ADDR_H                  ; 67       ; Signed Integer                                                                                                                                                                                      ;
; PKT_ADDR_L                  ; 36       ; Signed Integer                                                                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H         ; 83       ; Signed Integer                                                                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L         ; 83       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BARRIER_H               ; 103      ; Signed Integer                                                                                                                                                                                      ;
; PKT_BARRIER_L               ; 102      ; Signed Integer                                                                                                                                                                                      ;
; PKT_BEGIN_BURST             ; 85       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H             ; 77       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L             ; 77       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H            ; 80       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L            ; 78       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H            ; 82       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L            ; 81       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTEEN_H                ; 35       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTEEN_L                ; 32       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H              ; 76       ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L              ; 74       ; Signed Integer                                                                                                                                                                                      ;
; PKT_CACHE_H                 ; 96       ; Signed Integer                                                                                                                                                                                      ;
; PKT_CACHE_L                 ; 93       ; Signed Integer                                                                                                                                                                                      ;
; PKT_DATACHK_H               ; 112      ; Signed Integer                                                                                                                                                                                      ;
; PKT_DATACHK_L               ; 112      ; Signed Integer                                                                                                                                                                                      ;
; PKT_DATA_H                  ; 31       ; Signed Integer                                                                                                                                                                                      ;
; PKT_DATA_L                  ; 0        ; Signed Integer                                                                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H         ; 84       ; Signed Integer                                                                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L         ; 84       ; Signed Integer                                                                                                                                                                                      ;
; PKT_DATA_W                  ; 32       ; Signed Integer                                                                                                                                                                                      ;
; PKT_DEST_ID_H               ; 88       ; Signed Integer                                                                                                                                                                                      ;
; PKT_DEST_ID_L               ; 88       ; Signed Integer                                                                                                                                                                                      ;
; PKT_DOMAIN_H                ; 109      ; Signed Integer                                                                                                                                                                                      ;
; PKT_DOMAIN_L                ; 108      ; Signed Integer                                                                                                                                                                                      ;
; PKT_EOP_OOO                 ; 115      ; Signed Integer                                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H        ; 101      ; Signed Integer                                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L        ; 99       ; Signed Integer                                                                                                                                                                                      ;
; PKT_POISON_H                ; 111      ; Signed Integer                                                                                                                                                                                      ;
; PKT_POISON_L                ; 111      ; Signed Integer                                                                                                                                                                                      ;
; PKT_POISON_W                ; 1        ; Signed Integer                                                                                                                                                                                      ;
; PKT_PROTECTION_H            ; 92       ; Signed Integer                                                                                                                                                                                      ;
; PKT_PROTECTION_L            ; 90       ; Signed Integer                                                                                                                                                                                      ;
; PKT_QOS_H                   ; 86       ; Signed Integer                                                                                                                                                                                      ;
; PKT_QOS_L                   ; 86       ; Signed Integer                                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H       ; 98       ; Signed Integer                                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L       ; 97       ; Signed Integer                                                                                                                                                                                      ;
; PKT_SAI_H                   ; 114      ; Signed Integer                                                                                                                                                                                      ;
; PKT_SAI_L                   ; 114      ; Signed Integer                                                                                                                                                                                      ;
; PKT_SAI_W                   ; 1        ; Signed Integer                                                                                                                                                                                      ;
; PKT_SNOOP_H                 ; 107      ; Signed Integer                                                                                                                                                                                      ;
; PKT_SNOOP_L                 ; 104      ; Signed Integer                                                                                                                                                                                      ;
; PKT_SOP_OOO                 ; 116      ; Signed Integer                                                                                                                                                                                      ;
; PKT_SRC_ID_H                ; 87       ; Signed Integer                                                                                                                                                                                      ;
; PKT_SRC_ID_L                ; 87       ; Signed Integer                                                                                                                                                                                      ;
; PKT_THREAD_ID_H             ; 89       ; Signed Integer                                                                                                                                                                                      ;
; PKT_THREAD_ID_L             ; 89       ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ   ; 68       ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE         ; 73       ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_LOCK              ; 72       ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_POSTED            ; 69       ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_READ              ; 71       ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_WRITE             ; 70       ; Signed Integer                                                                                                                                                                                      ;
; PKT_WUNIQUE                 ; 110      ; Signed Integer                                                                                                                                                                                      ;
; POISON_WIDTH                ; 1        ; Signed Integer                                                                                                                                                                                      ;
; RDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                                                                      ;
; READ_ACCEPTANCE_CAPABILITY  ; 1        ; Signed Integer                                                                                                                                                                                      ;
; REORDER_BUFFER              ; 0        ; Signed Integer                                                                                                                                                                                      ;
; RESPONSE_W                  ; 2        ; Signed Integer                                                                                                                                                                                      ;
; ROLE_BASED_USER             ; 0        ; Signed Integer                                                                                                                                                                                      ;
; SAI_WIDTH                   ; 1        ; Signed Integer                                                                                                                                                                                      ;
; SKIP_USER_ADDRCHK_CAL       ; 1        ; Unsigned Binary                                                                                                                                                                                     ;
; ST_CHANNEL_W                ; 2        ; Signed Integer                                                                                                                                                                                      ;
; ST_DATA_W                   ; 124      ; Signed Integer                                                                                                                                                                                      ;
; SYNC_RESET                  ; 0        ; Signed Integer                                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS           ; 0        ; Signed Integer                                                                                                                                                                                      ;
; USE_PKT_ADDRCHK             ; 0        ; Signed Integer                                                                                                                                                                                      ;
; USE_PKT_DATACHK             ; 0        ; Signed Integer                                                                                                                                                                                      ;
; WDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                                                                      ;
; WRITE_ACCEPTANCE_CAPABILITY ; 1        ; Signed Integer                                                                                                                                                                                      ;
+-----------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_limiter ;
+--------------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value ; Type                                                                                                                                                                                         ;
+--------------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_CONCURRENT_SUBORDINATE_ACCESS ; 0     ; Signed Integer                                                                                                                                                                               ;
; ENABLE_OOO                           ; 0     ; Signed Integer                                                                                                                                                                               ;
; ENFORCE_ORDER                        ; 1     ; Signed Integer                                                                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES            ; 6     ; Signed Integer                                                                                                                                                                               ;
; NO_REPEATED_IDS_BETWEEN_SUBORDINATES ; 0     ; Signed Integer                                                                                                                                                                               ;
; PIPELINED                            ; 0     ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H                         ; 35    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L                         ; 32    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H                       ; 76    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L                       ; 74    ; Signed Integer                                                                                                                                                                               ;
; PKT_DEST_ID_H                        ; 88    ; Signed Integer                                                                                                                                                                               ;
; PKT_DEST_ID_L                        ; 88    ; Signed Integer                                                                                                                                                                               ;
; PKT_SRC_ID_H                         ; 87    ; Signed Integer                                                                                                                                                                               ;
; PKT_SRC_ID_L                         ; 87    ; Signed Integer                                                                                                                                                                               ;
; PKT_THREAD_ID_H                      ; 0     ; Signed Integer                                                                                                                                                                               ;
; PKT_THREAD_ID_L                      ; 0     ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_POSTED                     ; 69    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ                       ; 0     ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_SEQ_H                      ; 123   ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_SEQ_L                      ; 117   ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE                      ; 70    ; Signed Integer                                                                                                                                                                               ;
; PREVENT_HAZARDS                      ; 1     ; Signed Integer                                                                                                                                                                               ;
; REORDER                              ; 0     ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W                         ; 2     ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                            ; 124   ; Signed Integer                                                                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES            ; 0     ; Signed Integer                                                                                                                                                                               ;
; SUPPORTS_POSTED_WRITES               ; 1     ; Signed Integer                                                                                                                                                                               ;
; SYNC_RESET                           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_FIFO                             ; 0     ; Signed Integer                                                                                                                                                                               ;
; VALID_WIDTH                          ; 2     ; Signed Integer                                                                                                                                                                               ;
+--------------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|jamb_master_limiter



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_hs_clk_xer_1940_4s7hdhy Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 124   ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; SYNC_RESET          ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4LITE_QOS                     ; 0     ; Signed Integer                                                                                                                                                                  ;
; AXI4_S_TRANSFER_MULTIPLE         ; 9     ; Signed Integer                                                                                                                                                                  ;
; BUFFER_AXI4_S_READ_RESPONSES     ; 0     ; Signed Integer                                                                                                                                                                  ;
; INIU_AXI4_ADDR_WIDTH             ; 32    ; Signed Integer                                                                                                                                                                  ;
; NUM_ACTIVE_AXI4LITE_S_INTERFACES ; 2     ; Signed Integer                                                                                                                                                                  ;
; NUM_ACTIVE_AXI4_S_INTERFACES     ; 0     ; Signed Integer                                                                                                                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_translator ;
+-----------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                                                                                                                         ;
+-----------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT                  ; 0     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE                        ; 5     ; Signed Integer                                                                                                                                                                                               ;
; CALCULATE_ARUSER_ADDRCHK          ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; CALCULATE_AWUSER_ADDRCHK          ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; CALCULATE_RUSER_DATACHK           ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; CALCULATE_WUSER_DATACHK           ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; DATACHK_WIDTH                     ; 32    ; Signed Integer                                                                                                                                                                                               ;
; DATA_WIDTH                        ; 256   ; Signed Integer                                                                                                                                                                                               ;
; M0_ADDR_WIDTH                     ; 32    ; Signed Integer                                                                                                                                                                                               ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                                                                                                                       ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                                                                                                               ;
; M0_ID_WIDTH                       ; 7     ; Signed Integer                                                                                                                                                                                               ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; M0_PADDING_ZERO                   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; M0_PARITY_ADDR_WIDTH              ; 32    ; Signed Integer                                                                                                                                                                                               ;
; M0_READ_ADDR_USER_WIDTH           ; 11    ; Signed Integer                                                                                                                                                                                               ;
; M0_READ_DATA_USER_WIDTH           ; 32    ; Signed Integer                                                                                                                                                                                               ;
; M0_SAI_WIDTH                      ; 4     ; Signed Integer                                                                                                                                                                                               ;
; M0_USER_ADDRCHK_WIDTH             ; 4     ; Signed Integer                                                                                                                                                                                               ;
; M0_WRITE_ADDR_USER_WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                               ;
; M0_WRITE_DATA_USER_WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                               ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                               ;
; POISON_WIDTH                      ; 4     ; Signed Integer                                                                                                                                                                                               ;
; ROLE_BASED_USER                   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; S0_ADDR_WIDTH                     ; 32    ; Signed Integer                                                                                                                                                                                               ;
; S0_AXI_VERSION                    ; AXI4  ; String                                                                                                                                                                                                       ;
; S0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                                                                                                               ;
; S0_ID_WIDTH                       ; 7     ; Signed Integer                                                                                                                                                                                               ;
; S0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; S0_PADDING_ZERO                   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; S0_READ_ADDR_USER_WIDTH           ; 11    ; Signed Integer                                                                                                                                                                                               ;
; S0_READ_DATA_USER_WIDTH           ; 32    ; Signed Integer                                                                                                                                                                                               ;
; S0_SAI_WIDTH                      ; 4     ; Signed Integer                                                                                                                                                                                               ;
; S0_USER_ADDRCHK_WIDTH             ; 4     ; Signed Integer                                                                                                                                                                                               ;
; S0_WRITE_ADDR_USER_WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                               ;
; S0_WRITE_DATA_USER_WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                               ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                                                                                                               ;
; SKIP_USER_ADDRCHK_CAL             ; 0     ; Unsigned Binary                                                                                                                                                                                              ;
; STROBE_WIDTH                      ; 32    ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARCACHE                    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARLOCK                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARPROT                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARQOS                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARREGION                   ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARUSER                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_ARUSER_SAI                 ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWCACHE                    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWLOCK                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWPROT                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWQOS                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWREGION                   ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWUSER                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_AWUSER_SAI                 ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_BRESP                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_BUSER                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_RRESP                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_RUSER                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_RUSER_DATACHK              ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_RUSER_POISON               ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_WUSER                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_WUSER_DATACHK              ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_M0_WUSER_POISON               ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARCACHE                    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARLOCK                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARQOS                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARREGION                   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARUSER                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_ARUSER_SAI                 ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWCACHE                    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWLOCK                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWQOS                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWREGION                   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWUSER                     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWUSER_ADDRCHK             ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_AWUSER_SAI                 ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_BUSER                      ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_RUSER                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_RUSER_DATACHK              ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_RUSER_POISON               ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_WUSER                      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_WUSER_DATACHK              ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_S0_WUSER_POISON               ; 0     ; Signed Integer                                                                                                                                                                                               ;
+-----------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_translator



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_master_ni_1962_2kryw2a Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT          ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; ADDRCHK_WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; ADDR_USER_WIDTH           ; 11    ; Signed Integer                                                                                                                                                                                                 ;
; ADDR_WIDTH                ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; AXI_BURST_LENGTH_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; AXI_LOCK_WIDTH            ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; AXI_VERSION               ; AXI4  ; String                                                                                                                                                                                                         ;
; DATACHK_WIDTH             ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; DATA_USER_WIDTH           ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; ID_WIDTH                  ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; PADDING_ZERO              ; -24   ; Untyped                                                                                                                                                                                                        ;
; PARITY_ADDR_WIDTH         ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDRCHK_H             ; 435   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDRCHK_L             ; 435   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 319   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 288   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 365   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 355   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BARRIER_H             ; 425   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BARRIER_L             ; 424   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 398   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 349   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 340   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 10    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 352   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 350   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 354   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 353   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 287   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 256   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_W              ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 339   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 326   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 14    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_CACHE_H               ; 418   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_CACHE_L               ; 415   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATACHK_H             ; 434   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATACHK_L             ; 434   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATACHK_W             ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATA_H                ; 255   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 397   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 366   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DATA_W                ; 256   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 404   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 404   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DOMAIN_H              ; 431   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_DOMAIN_L              ; 430   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_EOP_OOO               ; 437   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 423   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 421   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_POISON_H              ; 433   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_POISON_L              ; 433   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 414   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 412   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_QOS_H                 ; 402   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_QOS_L                 ; 399   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 420   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 419   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SAI_H                 ; 436   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SAI_L                 ; 436   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SNOOP_H               ; 429   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SNOOP_L               ; 426   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SOP_OOO               ; 438   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 403   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 403   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 411   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 405   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 320   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 325   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 324   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 321   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 323   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 322   ; Signed Integer                                                                                                                                                                                                 ;
; PKT_WUNIQUE               ; 432   ; Signed Integer                                                                                                                                                                                                 ;
; POISON_WIDTH              ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; RDATA_WIDTH               ; 256   ; Signed Integer                                                                                                                                                                                                 ;
; READ_ISSUING_CAPABILITY   ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; ROLE_BASED_USER           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; SAI_WIDTH                 ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 440   ; Signed Integer                                                                                                                                                                                                 ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; USE_PKT_ADDRCHK           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; USE_PKT_DATACHK           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; WDATA_WIDTH               ; 256   ; Signed Integer                                                                                                                                                                                                 ;
; WRITE_ISSUING_CAPABILITY  ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_agent



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent ;
+-----------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value    ; Type                                                                                                                                                                                                                         ;
+-----------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACE_LITE_SUPPORT            ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; ADDRCHK_WIDTH               ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; ADDR_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; ADDR_WIDTH                  ; 27       ; Signed Integer                                                                                                                                                                                                               ;
; AXI_BURST_LENGTH_WIDTH      ; 4        ; Signed Integer                                                                                                                                                                                                               ;
; AXI_LOCK_WIDTH              ; 2        ; Signed Integer                                                                                                                                                                                                               ;
; AXI_SLAVE_ID_W              ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; AXI_VERSION                 ; AXI4Lite ; String                                                                                                                                                                                                                       ;
; AXI_WSTRB_W                 ; 4        ; Signed Integer                                                                                                                                                                                                               ;
; DATACHK_WIDTH               ; 4        ; Signed Integer                                                                                                                                                                                                               ;
; DATA_USER_WIDTH             ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; EMPTY_LATENCY               ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; ENABLE_OOO                  ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; NUMSYMBOLS                  ; 4        ; Signed Integer                                                                                                                                                                                                               ;
; PADDING_ZERO                ; -19      ; Untyped                                                                                                                                                                                                                      ;
; PARITY_ADDR_WIDTH           ; 8        ; Signed Integer                                                                                                                                                                                                               ;
; PASS_ID_TO_SLAVE            ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDRCHK_H               ; 183      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDRCHK_L               ; 183      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_H                  ; 67       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_L                  ; 36       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H         ; 113      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L         ; 103      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BARRIER_H               ; 173      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BARRIER_L               ; 172      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BEGIN_BURST             ; 146      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_H             ; 97       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_L             ; 88       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_H            ; 100      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_L            ; 98       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_TYPE_H            ; 102      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_TYPE_L            ; 101      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_H                ; 35       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_L                ; 32       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_H              ; 87       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L              ; 74       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_CACHE_H                 ; 166      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_CACHE_L                 ; 163      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DATACHK_H               ; 182      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DATACHK_L               ; 182      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DATA_H                  ; 31       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DATA_L                  ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DATA_SIDEBAND_H         ; 145      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DATA_SIDEBAND_L         ; 114      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DATA_W                  ; 32       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DEST_ID_H               ; 152      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DEST_ID_L               ; 152      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DOMAIN_H                ; 179      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_DOMAIN_L                ; 178      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_EOP_OOO                 ; 185      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H        ; 171      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L        ; 169      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_POISON_H                ; 181      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_POISON_L                ; 181      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_POISON_W                ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; PKT_PROTECTION_H            ; 162      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_PROTECTION_L            ; 160      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_QOS_H                   ; 150      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_QOS_L                   ; 147      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H       ; 168      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L       ; 167      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SAI_H                   ; 184      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SAI_L                   ; 184      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SAI_W                   ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SNOOP_H                 ; 177      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SNOOP_L                 ; 174      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SOP_OOO                 ; 186      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SRC_ID_H                ; 151      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SRC_ID_L                ; 151      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_THREAD_ID_H             ; 159      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_THREAD_ID_L             ; 153      ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ   ; 68       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE         ; 73       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_LOCK              ; 72       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_POSTED            ; 69       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_READ              ; 71       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_WRITE             ; 70       ; Signed Integer                                                                                                                                                                                                               ;
; PKT_WUNIQUE                 ; 180      ; Signed Integer                                                                                                                                                                                                               ;
; POISON_WIDTH                ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; RDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                                                                                               ;
; READ_ACCEPTANCE_CAPABILITY  ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; REORDER_BUFFER              ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; RESPONSE_W                  ; 2        ; Signed Integer                                                                                                                                                                                                               ;
; ROLE_BASED_USER             ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; SAI_WIDTH                   ; 1        ; Signed Integer                                                                                                                                                                                                               ;
; SKIP_USER_ADDRCHK_CAL       ; 1        ; Unsigned Binary                                                                                                                                                                                                              ;
; ST_CHANNEL_W                ; 2        ; Signed Integer                                                                                                                                                                                                               ;
; ST_DATA_W                   ; 188      ; Signed Integer                                                                                                                                                                                                               ;
; SYNC_RESET                  ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS           ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; USE_PKT_ADDRCHK             ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; USE_PKT_DATACHK             ; 0        ; Signed Integer                                                                                                                                                                                                               ;
; WDATA_WIDTH                 ; 32       ; Signed Integer                                                                                                                                                                                                               ;
; WRITE_ACCEPTANCE_CAPABILITY ; 1        ; Signed Integer                                                                                                                                                                                                               ;
+-----------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_burst_adapter_1931_hbsisni Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; ENABLE_OOO                ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 97    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 146   ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 97    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 88    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 100   ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 98    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 102   ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 101   ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 87    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_EOP_OOO               ; 89    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_SAI_H                 ; 89    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_SAI_L                 ; 89    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_SOP_OOO               ; 90    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                ;
; ROLE_BASED_USER           ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; ST_DATA_W                 ; 188   ; Signed Integer                                                                                                                                                                                                                                ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; ENABLE_OOO                    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDRCHK_H              ; 84    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDRCHK_L              ; 81    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 97    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 88    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 100   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 98    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 102   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 101   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 87    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATACHK_H              ; 80    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATACHK_L              ; 77    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 171   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 169   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_POISON_H               ; 76    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_POISON_L               ; 76    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 168   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 167   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_SAI_H                  ; 88    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_SAI_L                  ; 85    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_ST_DATA_W                  ; 188   ; Signed Integer                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDRCHK_H             ; 82    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDRCHK_L             ; 79    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 319   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 288   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 352   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 350   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 354   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 353   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 287   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 256   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 339   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 326   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATACHK_H             ; 78    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATACHK_L             ; 75    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 255   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_EOP_OOO               ; 437   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 423   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 421   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_POISON_H              ; 74    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_POISON_L              ; 74    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 420   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 419   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_SAI_H                 ; 86    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_SAI_L                 ; 83    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_SOP_OOO               ; 438   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 320   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 325   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 440   ; Signed Integer                                                                                                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; ROLE_BASED_USER               ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; SYNC_RESET                    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_width_adapter_1933_sqfzewq Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; ENABLE_OOO                    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDRCHK_H              ; 84    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDRCHK_L              ; 81    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 319   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ADDR_L                 ; 288   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 349   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 340   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 352   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 350   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 354   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 353   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 287   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 256   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 339   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 326   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATACHK_H              ; 80    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATACHK_L              ; 77    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 255   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 423   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 421   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_POISON_H               ; 76    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_POISON_L               ; 76    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 420   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 419   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_SAI_H                  ; 88    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_SAI_L                  ; 85    ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 320   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 325   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 322   ; Signed Integer                                                                                                                                                                                                                                ;
; IN_ST_DATA_W                  ; 440   ; Signed Integer                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDRCHK_H             ; 82    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDRCHK_L             ; 79    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 100   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 98    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 102   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 101   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 87    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATACHK_H             ; 78    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATACHK_L             ; 75    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_EOP_OOO               ; 185   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 171   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 169   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_POISON_H              ; 74    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_POISON_L              ; 74    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 168   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 167   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_SAI_H                 ; 86    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_SAI_L                 ; 83    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_SOP_OOO               ; 186   ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 188   ; Signed Integer                                                                                                                                                                                                                                ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ROLE_BASED_USER               ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; SYNC_RESET                    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_hs_clk_xer_1940_hvja46q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_SYMBOL     ; 440   ; Signed Integer                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                                                                               ;
; DATA_WIDTH          ; 440   ; Signed Integer                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; SYNC_RESET          ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_std_synchronizer_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_std_synchronizer_nocut_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth           ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; retiming_reg_en ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; rst_value       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_pipeline_base_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL           ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; PIPELINE_READY            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_jtag_control_signal_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|check_and_align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; IN_DATA_W         ; 37    ; Signed Integer                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                ;
; SYNC_RESET        ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|check_and_align_address_to_size



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_uncompressor_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_burst_uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; SYNC_RESET     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_burst_uncompressor



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_o34766q Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_SYMBOL     ; 125   ; Signed Integer                                                                                                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; EMPTY_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; SYNC_RESET          ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|write_rsp_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_rsp_fifo



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_wqohhgi_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|router|the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Untyped                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|router|the_default_decode



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_2jqun3q_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|router_001|the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                        ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|router_002|the_default_decode
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|router_001|the_default_decode



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arbitrator_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_mux|arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                       ;
; SYNC_RESET     ; 0      ; Signed Integer                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_mux|arb



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_clock_crosser Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 128   ; Signed Integer                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_slave Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACTIVE              ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                              ;
; AXI4LITE_ADDR_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                                                               ;
; AXI4LITE_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                                                               ;
; FIFO_DEPTH_LOG2     ; 5     ; Signed Integer                                                                                                                                                                                                                                                               ;
; RDATA_SLICEID_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_slave_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[3].axi4lite_slave_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACTIVE              ; 0     ; Unsigned Binary                                                                                                                                                                                                                                                                ;
; AXI4LITE_ADDR_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; AXI4LITE_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; FIFO_DEPTH_LOG2     ; 5     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; RDATA_SLICEID_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[2].axi4lite_slave_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[3].axi4lite_slave_inst



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_channel_arbiter Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_aww_arbiter ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ACTIVE_CHANNELS   ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; NUM_CHANNELS          ; 4     ; Signed Integer                                                                                                                                                                                                                                              ;
; REQUEST_COUNTER_WIDTH ; 5     ; Signed Integer                                                                                                                                                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_ar_arbiter
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_aww_arbiter



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_ax_channel_merge Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_ar_merge ;
+------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4LITE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; AXI4LITE_QOS                 ; 0000  ; Unsigned Binary                                                                                                                                                                                                                       ;
; AXI4_S_TRANSFER_MULTIPLE     ; 9     ; Signed Integer                                                                                                                                                                                                                        ;
; FIFO_DEPTH_LOG2              ; 5     ; Signed Integer                                                                                                                                                                                                                        ;
; INIU_AXI4_ADDR_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; INIU_AXI4_AXUSER_WIDTH       ; 11    ; Signed Integer                                                                                                                                                                                                                        ;
; INIU_AXI4_ID_WIDTH           ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; NUM_ACTIVE_AXI4_S_INTERFACES ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; TRACK_AXI4_S_W_TRANSFERS     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_ar_merge



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_ax_channel_merge_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_aw_merge ;
+------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                                                                                                                                                                    ;
+------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4LITE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AXI4LITE_QOS                 ; 0000  ; Unsigned Binary                                                                                                                                                                                                                         ;
; AXI4_S_TRANSFER_MULTIPLE     ; 9     ; Signed Integer                                                                                                                                                                                                                          ;
; FIFO_DEPTH_LOG2              ; 5     ; Signed Integer                                                                                                                                                                                                                          ;
; INIU_AXI4_ADDR_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; INIU_AXI4_AXUSER_WIDTH       ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
; INIU_AXI4_ID_WIDTH           ; 7     ; Signed Integer                                                                                                                                                                                                                          ;
; NUM_ACTIVE_AXI4_S_INTERFACES ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; TRACK_AXI4_S_W_TRANSFERS     ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_aw_merge



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_w_channel_merge Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_w_merge ;
+------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                                                                                                                                                                ;
+------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4LITE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; INIU_AXI4_DATA_WIDTH         ; 256   ; Signed Integer                                                                                                                                                                                                                      ;
; NUM_ACTIVE_AXI4_S_INTERFACES ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; WDATA_SLICEID_WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
+------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4_w_merge



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_write_response_demultiplexer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.write_response_demultiplexer ;
+----------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INIU_AXI4_ID_WIDTH               ; 7     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUM_ACTIVE_AXI4LITE_S_INTERFACES ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUM_ACTIVE_AXI4_S_INTERFACES     ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUM_AXI4LITE_S_INTERFACES        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.write_response_demultiplexer



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_read_response_demultiplexer Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.read_response_demultiplexer ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI4LITE_DATA_WIDTH              ; 32    ; Signed Integer                                                                                                                                                                                                                                             ;
; BUFFER_AXI4_S_READ_RESPONSES     ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; INIU_AXI4_DATA_WIDTH             ; 256   ; Signed Integer                                                                                                                                                                                                                                             ;
; INIU_AXI4_ID_WIDTH               ; 7     ; Signed Integer                                                                                                                                                                                                                                             ;
; NUM_ACTIVE_AXI4LITE_S_INTERFACES ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; NUM_ACTIVE_AXI4_S_INTERFACES     ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; NUM_AXI4LITE_S_INTERFACES        ; 4     ; Signed Integer                                                                                                                                                                                                                                             ;
; RDATA_SLICEID_WIDTH              ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.read_response_demultiplexer



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_agent|align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 10    ; Signed Integer                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; IN_DATA_W         ; 46    ; Signed Integer                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 37    ; Signed Integer                                                                                                                                                                                                           ;
; SELECT_BITS       ; 5     ; Signed Integer                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; SYNC_RESET        ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|arbit_m_axi4_agent|align_address_to_size



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|check_and_align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 10    ; Signed Integer                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 41    ; Signed Integer                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; SYNC_RESET        ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|check_and_align_address_to_size



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_uncompressor_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 14    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                     ;
; SYNC_RESET     ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_ysgnmwa Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_SYMBOL     ; 189   ; Signed Integer                                                                                                                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; EMPTY_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; SYNC_RESET          ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|write_rsp_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_nxsnrbi_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router|the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                              ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router|the_default_decode



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_vbaxzva_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_001|the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                                  ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_001|the_default_decode



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_irryw4q_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_002|the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                                  ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_002|the_default_decode



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_merlin_router_1921_4ytgf2y_default_decode Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_003|the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Untyped                                                                                                                                                                                                                                  ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|router_003|the_default_decode



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_adapter_13_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; ENABLE_OOO                ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 97    ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 146   ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 97    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 88    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 100   ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 98    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 102   ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 101   ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 87    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_EOP_OOO               ; 89    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SAI_H                 ; 89    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SAI_L                 ; 89    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SOP_OOO               ; 90    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ROLE_BASED_USER           ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_DATA_W                 ; 188   ; Signed Integer                                                                                                                                                                                                                                                          ;
; SYNC_RESET                ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_uncompressor_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter|uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 14    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; SYNC_RESET     ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter|uncompressor
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter|uncompressor



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment_5 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter|check_and_align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 10    ; Signed Integer                                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 46    ; Signed Integer                                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 32    ; Signed Integer                                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 37    ; Signed Integer                                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 5     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SYNC_RESET        ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter|check_and_align_address_to_size
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter|check_and_align_address_to_size



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_avalon_st_clock_crosser_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 444   ; Signed Integer                                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_avalon_sc_fifo_1931_fzgstwy Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                              ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL       ; 125   ; Signed Integer                                                                                                                                                                                                                                    ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; DATA_WIDTH            ; 125   ; Signed Integer                                                                                                                                                                                                                                    ;
; EMPTY_LATENCY         ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; FIFO_DEPTH            ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; SYNC_RESET            ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|arbit_s0_axi4lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_arb_adder_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_mux|arb|adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|rsp_mux|arb|adder



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_reset_synchronizer_4 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_std_synchronizer_nocut_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth           ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; retiming_reg_en ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value       ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_READY_LATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; LOG2_DEPTH               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; UPSTREAM_READY_LATENCY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTH                    ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_READY_LATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; LOG2_DEPTH               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; UPSTREAM_READY_LATENCY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; WIDTH                    ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_READY_LATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; LOG2_DEPTH               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; UPSTREAM_READY_LATENCY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; WIDTH                    ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_clock_crossing_fifo_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_READY_LATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; LOG2_DEPTH               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; UPSTREAM_READY_LATENCY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; WIDTH                    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_fifo Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DOWNSTREAM_READY_LATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; LOG2_DEPTH               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; UPSTREAM_READY_LATENCY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTH                    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_ph2_axi4lite_channel_arbiter_comparison Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_aww_arbiter|gen_stage1_reduction.gen_stage1_check[0].gen_stage1_check_inst.comparison ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_ID_WIDTH      ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; REQUEST_COUNTER_WIDTH ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_ar_arbiter|gen_final_comparison.comparison
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_aww_arbiter|gen_final_comparison.comparison
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_ar_arbiter|gen_stage1_reduction.gen_stage1_check[0].gen_stage1_check_inst.comparison
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.axi4lite_aww_arbiter|gen_stage1_reduction.gen_stage1_check[0].gen_stage1_check_inst.comparison



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity ed_synth_dut_altera_avalon_sc_fifo_1931_fzgstwy_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_FULL_THRESHOLD ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; BITS_PER_SYMBOL       ; 189   ; Signed Integer                                                                                                                                                                                                                                                               ;
; CHANNEL_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; DATA_WIDTH            ; 189   ; Signed Integer                                                                                                                                                                                                                                                               ;
; EMPTY_LATENCY         ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; EMPTY_WIDTH           ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; ERROR_WIDTH           ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; FIFO_DEPTH            ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SYMBOLS_PER_BEAT      ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SYNC_RESET            ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF   ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF    ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; USE_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS     ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; USE_PACKETS           ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; USE_STORE_FORWARD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_address_alignment_6 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; SYNC_RESET        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_adapter_burstwrap_increment Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_adapter_min Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 10    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_W    ; 14    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                              ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SHOW_AHEAD         ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; WIDTH              ; 35     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                               ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; SHOW_AHEAD         ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; WIDTH              ; 34     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                               ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; SHOW_AHEAD         ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; WIDTH              ; 36     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                               ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; SHOW_AHEAD         ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; WIDTH              ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity scfifo_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo|fifo ;
+-------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value               ; Type                                                                                                                                                                                                                                                                     ;
+-------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADD_RAM_OUTPUT_REGISTER ; OFF                 ; Untyped                                                                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF                 ; Untyped                                                                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0                   ; Untyped                                                                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 31                  ; Signed Integer                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON                  ; Untyped                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON                  ; Untyped                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_silv1        ; Untyped                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE               ; Untyped                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF                 ; Untyped                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF                 ; Untyped                                                                                                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 31                  ; Signed Integer                                                                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON                  ; String                                                                                                                                                                                                                                                                   ;
; LPM_WIDTHU              ; 5                   ; Signed Integer                                                                                                                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5                   ; Untyped                                                                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF                 ; String                                                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE          ; MLAB                ; Untyped                                                                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF                 ; String                                                                                                                                                                                                                                                                   ;
; USE_EAB                 ; ON                  ; String                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; RAM_BLOCK_TYPE=MLAB ; String                                                                                                                                                                                                                                                                   ;
; lpm_width               ; 3                   ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo|fifo
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.rdata_slice_selector_fifo|fifo



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_adapter_subtractor Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1 ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                           ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; WIDTH              ; 35     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1 ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                            ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; WIDTH              ; 34     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1 ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                            ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; WIDTH              ; 36     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_showahead_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1 ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                            ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; WIDTH              ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity altera_merlin_burst_adapter_adder Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                                  ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; MLAB_ALWAYS_READ   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; NUM_WORDS          ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; WIDTH              ; 35     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                                   ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MLAB_ALWAYS_READ   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; NUM_WORDS          ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; WIDTH              ; 34     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                                   ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MLAB_ALWAYS_READ   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; NUM_WORDS          ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; WIDTH              ; 36     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_dcfifo_s_normal_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALMOST_EMPTY_VALUE ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; ALMOST_FULL_VALUE  ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; FAMILY             ; Agilex ; String                                                                                                                                                                                                                                                                                                                   ;
; LOG_DEPTH          ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MLAB_ALWAYS_READ   ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; NUM_WORDS          ; 28     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; OVERFLOW_CHECKING  ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; UNDERFLOW_CHECKING ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; WIDTH              ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_add_a_b_s0_s1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_adder
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_adder



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_binary_to_gray Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_b2g ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_b2g
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_b2g



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_synchronizer_ff_r2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd2wr
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr2rd



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_gray_to_binary Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_g2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|rd_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_g2b
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|wr_g2b



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; FAMILY         ; Agilex ; String                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH          ; 35     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.ar_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc_1 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; FAMILY         ; Agilex ; String                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH          ; 34     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.r_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc_2 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; FAMILY         ; Agilex ; String                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH          ; 36     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.w_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity intel_axi4lite_injector_util_generic_mlab_dc_3 Instance: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; FAMILY         ; Agilex ; String                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH          ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
All Instances:
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst
emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[1].axi4lite_slave_inst|gen_active_slave.b_cc_fifo|fifo|a1|fifo_inst|mlab_inst



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Verilog Macro Usage                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------+------+-------+-----------+
; Name                                                                                                                                         ; Location ; From ; Value ; Arguments ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------+------+-------+-----------+
; ip/ed_synth/ed_synth_axil_driver_0/emif_ph2_axil_driver_100/synth/ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv ;          ;      ;       ;           ;
;     PERFORMANCE_ACC_NOC_SIM_MODEL_AGILEX                                                                                                     ;          ;      ;       ;           ;
;         Refer                                                                                                                                ; 153      ; None ;       ;           ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/cal_io96b_interface.svh                                                    ;          ;      ;       ;           ;
;     CAL_ARCH_FP_INTERFACE                                                                                                                    ;          ;      ;       ;           ;
;         Refer                                                                                                                                ; 14       ; None ;       ;           ;
;         Define                                                                                                                               ; 16       ;      ; 1     ;           ;
;     QUESTA_INTEL_OEM                                                                                                                         ;          ;      ;       ;           ;
;         Refer                                                                                                                                ; 124      ; None ;       ;           ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/emif_io96b_interface.svh                                                ;          ;      ;       ;           ;
;     PHY_ARCH_FP_INTERFACE                                                                                                                    ;          ;      ;       ;           ;
;         Refer                                                                                                                                ; 14       ; None ;       ;           ;
;         Define                                                                                                                               ; 16       ;      ; 1     ;           ;
;     QUESTA_INTEL_OEM                                                                                                                         ;          ;      ;       ;           ;
;         Refer                                                                                                                                ; 223      ; None ;       ;           ;
; ip/ed_synth/ed_synth_reset_handler/mem_reset_handler_100/synth/mem_reset_handler.sv                                                          ;          ;      ;       ;           ;
;     QUESTA_INTEL_OEM                                                                                                                         ;          ;      ;       ;           ;
;         Refer                                                                                                                                ; 130      ; None ;       ;           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------+------+-------+-----------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; System Level Debug Agent Report                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-----------+---------------------+
; Agent Hierarchy Path                                                                                                                                                                                                                                                                                                                   ; Instance Index ; Host Name ; Host Hierarchy Path ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-----------+---------------------+
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|jtag_signal_adapter|sld_jtag_endpoint_adapter_impl_inst|sld_agent_ep_inst|ep ; 0              ; JTAG      ;                     ;
; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|jtag_signal_adapter|sld_jtag_endpoint_adapter_impl_inst|sld_agent_ep_inst|ep                                                                                                               ; 1              ; JTAG      ;                     ;
; rrip|altera_s10_user_rst_clkgate_inst|config_reset_release_endpoint|ep                                                                                                                                                                                                                                                                 ;                ;           ;                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-----------+---------------------+


Top root causes of logic optimization that have been identified during sweep. For more details and filtering options, ensure that you have compiled with the "Enable RTL Analysis Debug Mode " setting turned on under Assignments->Settings->Compiler Settings, then go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer ".
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------------------------------+---------------------+
; Root Object Path                                                                                                                                                                                                                            ; Root Object Type ; Root Reason                              ; Swept Objects Count ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------------------------------+---------------------+
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter|unc_sink_valid                                           ; MUX21            ; stuck at 0 due to stuck ports d0 and sel ; 808                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter|unc_sink_valid                                           ; MUX21            ; stuck at 0 due to stuck ports d0 and sel ; 587                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter|i540                                                     ; COMB (AND)       ; stuck at 0 due to stuck port a[0]        ; 569                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|write_rp_endofpacket                                                    ; OUTPUT_PORT      ; stuck at 1                               ; 515                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter|uncompressor|sink_is_compressed                          ; INPUT_INST_PORT  ; stuck at 1                               ; 345                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter|uncompressor|sink_is_compressed                          ; INPUT_INST_PORT  ; stuck at 1                               ; 294                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter|i540                                                     ; COMB (AND)       ; stuck at 0 due to stuck port a[0]        ; 291                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|b[13] ; INPUT_INST_PORT  ; stuck at 0                               ; 266                 ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|b[13] ; INPUT_INST_PORT  ; stuck at 0                               ; 266                 ;
; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|id_checker|out0__counter_overflow                                                                                                                                          ; OUTPUT_INST_PORT ; lost_fanout                              ; 206                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------------------------------+---------------------+
Table limited at 10 items. To change the number of top root causes reported, set the "Number of Top Root Causes Reported in Synthesis Report " option under Assignments->Settings->Compiler Settings->Advanced Settings (Synthesis)


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 24.3.1 Build 102 01/14/2025 SC Pro Edition
    Info: Processing started: Mon Jun  2 16:12:04 2025
    Info: System process ID: 21088
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off ed_synth -c ed_synth
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "ed_synth"
Info: Revision = "ed_synth"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/util/__init__.py" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/__init__.py" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/util/__init__.py" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/__init__.py" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (16884): Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv(17): analyzing included file ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/cal_io96b_interface.svh File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv Line: 17
Info (19624): Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv(17): back to file 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv Line: 17
Info (16884): Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(17): analyzing included file ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/emif_io96b_interface.svh File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 17
Info (19624): Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(17): back to file 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 17
Info: Elaborating from top-level entity "ed_synth"
Info (18235): Library search order is as follows: "altera_merlin_axi_translator_1972; altera_mm_interconnect_1920; altera_reset_controller_1924; ed_synth; emif_ph2_axil_driver_100; ed_synth_axil_driver_0; altera_jtag_dc_streaming_191; timing_adapter_1950; altera_avalon_sc_fifo_1932; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1922; alt_mem_if_jtag_master_191; emif_io96b_cal_200; emif_io96b_lpddr4_200; ed_synth_emif_io96b_lpddr4_0; mem_reset_handler_100; ed_synth_reset_handler; altera_s10_user_rst_clkgate_1947; ed_synth_rrip; hydra_software_100; hydra_rtl_library_100; altera_jtag_avalon_master_191; hydra_global_csr_100; altera_axi_bridge_1992; hydra_driver_mem_axi4_100; altera_merlin_apb_translator_1920; altera_merlin_axi_master_ni_19100; altera_merlin_apb_slave_agent_1940; altera_merlin_router_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_merlin_master_translator_192; altera_merlin_master_agent_1930; altera_merlin_axi_slave_ni_19112; altera_avalon_st_pipeline_stage_1930; altera_merlin_traffic_limiter_1921; hydra_200; ed_synth_traffic_generator; altera_iopll_2000; ed_synth_user_pll". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (16788): Net "core_fanoc_axi_intf[1].awid[6]" does not have a driver at io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv(516) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv Line: 516
Warning (16788): Net "fbr_axi_adapter_intf[1].awprot[2]" does not have a driver at io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv(518) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv Line: 518
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index="YES",sld_node_info_internal=203451904)(1,1)(1,3)" with architecture "rtl" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)" with architecture "rtl" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=5,receive_width=26,settings="{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,127)" with architecture "rtl" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v(126): extracting RAM for identifier 'mem' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v Line: 126
Info (22567): Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v Line: 127
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(615): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 615
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(616): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 616
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(617): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 617
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(618): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 618
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(619): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 619
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(620): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 620
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(621): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 621
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(622): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 622
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(623): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 623
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(624): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv Line: 624
Warning (13416): Verilog HDL warning at ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv(294): ignoring unsupported system task "display" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv Line: 294
Warning (16753): Verilog HDL warning at ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv(60): right shift count is greater than or equal to the width of the value File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv Line: 60
Warning (16753): Verilog HDL warning at ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv(67): right shift count is greater than or equal to the width of the value File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv Line: 67
Warning (24541): Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv(253): actual bit length 27 differs from formal bit length 32 for port "s1_axi4lite_awaddr" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv Line: 253
Warning (24541): Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv(263): actual bit length 27 differs from formal bit length 32 for port "s1_axi4lite_araddr" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv Line: 263
Warning (13469): Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv(530): truncated value with size 32 to match size of target (1) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv Line: 530
Warning (13469): Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(409): truncated value with size 32 to match size of target (27) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv Line: 409
Warning (13469): Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(465): truncated value with size 11 to match size of target (1) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv Line: 465
Warning (13469): Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(739): truncated value with size 32 to match size of target (27) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv Line: 739
Warning (13469): Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(787): truncated value with size 11 to match size of target (1) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv Line: 787
Warning (13469): Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(987): truncated value with size 32 to match size of target (27) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv Line: 987
Warning (13469): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(880): truncated value with size 14 to match size of target (10) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/altera_merlin_burst_adapter_13_1.sv Line: 880
Info (22567): Verilog HDL info at ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(310): extracting RAM for identifier 'datachk_array' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv Line: 310
Info (22567): Verilog HDL info at ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(324): extracting RAM for identifier 'data_array' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv Line: 324
Info (22567): Verilog HDL info at ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(325): extracting RAM for identifier 'byteen_array' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv Line: 325
Warning (16788): Net "io1_mem0__ck_t[0]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(597) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 597
Warning (16788): Net "io1_mem0__ck_c[0]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(598) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 598
Warning (16788): Net "io1_mem0__cke[0]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(599) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 599
Warning (16788): Net "io1_mem0__odt[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(600) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 600
Warning (16788): Net "io1_mem0__cs_n[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(601) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 601
Warning (16788): Net "io1_mem0__c[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(602) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 602
Warning (16788): Net "io1_mem0__a[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(603) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 603
Warning (16788): Net "io1_mem0__ba[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(604) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 604
Warning (16788): Net "io1_mem0__bg[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(605) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 605
Warning (16788): Net "io1_mem0__act_n[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(606) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 606
Warning (16788): Net "io1_mem0__par[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(607) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 607
Warning (16788): Net "io1_mem0__reset_n[0]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(609) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 609
Warning (16788): Net "io1_mem0__ca[5]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(614) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 614
Warning (16788): Net "io1_mem0__dm_n[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(615) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 615
Warning (16788): Net "io1_mem0__cs[0]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(616) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 616
Warning (16788): Net "io1_mem0__wck_t[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(617) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 617
Warning (16788): Net "io1_mem0__wck_c[-1]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(618) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 618
Warning (16788): Net "s_axi_to_arch[3].awready" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(639) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 639
Warning (16788): Net "s0_axilite__cal1.awready" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(1479) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 1479
Warning (16788): Net "cal0__ls_to_cal[7]" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(1482) File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv Line: 1482
Warning (24541): Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0.v(114): actual bit length 32 differs from formal bit length 64 for port "s0_axi4_wuser" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/synth/ed_synth_emif_io96b_lpddr4_0.v Line: 114
Warning (24541): Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0.v(121): actual bit length 32 differs from formal bit length 64 for port "s0_axi4_ruser" File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/synth/ed_synth_emif_io96b_lpddr4_0.v Line: 121
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(126): extracting RAM for identifier 'mem' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v Line: 126
Info (22567): Verilog HDL info at ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v Line: 127
Info (22567): Verilog HDL info at hydra_mem_axi4_driver_gen_path.sv(2138): extracting RAM for identifier 'xstrb_narrow_pipe' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_mem_axi4_driver_gen_path.sv Line: 2138
Info (22567): Verilog HDL info at hydra_mem_axi4_driver_gen_path.sv(2138): extracting RAM for identifier 'xstrb_narrow_pipe' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_mem_axi4_driver_gen_path.sv Line: 2138
Info (22567): Verilog HDL info at ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem' File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v Line: 127
Warning (13469): Verilog HDL assignment warning at ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv(728): truncated value with size 32 to match size of target (1) File: C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_merlin_axi_translator_1972/synth/ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv Line: 728
Warning (13469): Verilog HDL assignment warning at ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv(729): truncated value with size 32 to match size of target (1) File: C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_merlin_axi_translator_1972/synth/ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv Line: 729
Info (13246): Can't recognize finite state machine "mgr_c_st" because it has a complex reset state
Info (13246): Can't recognize finite state machine "sub_c_st" because it has a complex reset state
Info: Found 454 design entities
Warning (21610): Output port "noc_aclk_0" in instance "emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0" of entity "io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top" does not have a driver. Connecting to the default value "gnd". File: C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv Line: 192
Info: There are 1668 partitions after elaboration.
Info: Running rule checking for Agilex5 protocol IPs...
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Add_instance splitter altera_sld_splitter
Info (11172): Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1
Info (11172): Send_message info {SLD fabric agents which did not specify prefer_host were connected to JTAG}
Info (11172): Add_instance jtagpins altera_jtag_wys_atom
Info (11172): Add_instance sldfabric altera_sld_jtag_hub
Info (11172): Set_instance_parameter_value sldfabric COUNT 2
Info (11172): Set_instance_parameter_value sldfabric SETTINGS {{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Set_instance_parameter_value sldfabric CONN_INDEX 0
Info (11172): Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0
Info (11172): Set_instance_parameter_value sldfabric BRIDGE_HOST 0
Info (11172): Set_instance_parameter_value sldfabric USE_TCK_ENA 0
Info (11172): Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0
Info (11172): Add_instance ident altera_connection_identification_hub
Info (11172): Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24
Info (11172): Set_instance_parameter_value ident COUNT 1
Info (11172): Set_instance_parameter_value ident SETTINGS {{width 4 latency 0} }
Info (11172): Add_instance configresetfabric intel_configuration_debug_reset_release_hub
Info (11172): Set_instance_parameter_value configresetfabric COUNT 1
Info (11172): Set_instance_parameter_value configresetfabric SETTINGS {{is_source 0} }
Info (11172): Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm
Info (11172): Set_instance_parameter_value agilexconfigreset SETTINGS {{} }
Info (11172): Set_instance_parameter_value agilexconfigreset COUNT 1
Info (11172): Set_instance_parameter_value splitter FRAGMENTS {{{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric sld index 1} } } } } {{name conf_reset type reset dir end ports { {conf_reset reset in 1 0} } properties { {synchronousEdges {None} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } }
Info (11172): Add_connection jtagpins.clock sldfabric.clock clock
Info (11172): Add_connection jtagpins.node sldfabric.node conduit
Info (11172): Add_connection sldfabric.clock_0 splitter.clock_0 clock
Info (11172): Add_connection sldfabric.node_0 splitter.node_0 conduit
Info (11172): Add_connection sldfabric.clock_1 splitter.clock_2 clock
Info (11172): Add_connection sldfabric.node_1 splitter.node_2 conduit
Info (11172): Add_connection sldfabric.ident ident.ident_0 conduit
Info (11172): Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset
Info (11172): Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset
Info (11172): Set_parameter_value COMPOSED_SETTINGS {{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {fabric agilex_config_reset_release dir agent} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Add_instance splitter altera_sld_splitter
Info (11172): Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1
Info (11172): Send_message info {SLD fabric agents which did not specify prefer_host were connected to JTAG}
Info (11172): Add_instance jtagpins altera_jtag_wys_atom
Info (11172): Add_instance sldfabric altera_sld_jtag_hub
Info (11172): Set_instance_parameter_value sldfabric COUNT 2
Info (11172): Set_instance_parameter_value sldfabric SETTINGS {{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Set_instance_parameter_value sldfabric CONN_INDEX 0
Info (11172): Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0
Info (11172): Set_instance_parameter_value sldfabric BRIDGE_HOST 0
Info (11172): Set_instance_parameter_value sldfabric USE_TCK_ENA 0
Info (11172): Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0
Info (11172): Add_instance ident altera_connection_identification_hub
Info (11172): Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24
Info (11172): Set_instance_parameter_value ident COUNT 1
Info (11172): Set_instance_parameter_value ident SETTINGS {{width 4 latency 0} }
Info (11172): Add_instance configresetfabric intel_configuration_debug_reset_release_hub
Info (11172): Set_instance_parameter_value configresetfabric COUNT 1
Info (11172): Set_instance_parameter_value configresetfabric SETTINGS {{is_source 0} }
Info (11172): Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm
Info (11172): Set_instance_parameter_value agilexconfigreset SETTINGS {{} }
Info (11172): Set_instance_parameter_value agilexconfigreset COUNT 1
Info (11172): Set_instance_parameter_value splitter FRAGMENTS {{{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric sld index 1} } } } } {{name conf_reset type reset dir end ports { {conf_reset reset in 1 0} } properties { {synchronousEdges {None} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } }
Info (11172): Add_connection jtagpins.clock sldfabric.clock clock
Info (11172): Add_connection jtagpins.node sldfabric.node conduit
Info (11172): Add_connection sldfabric.clock_0 splitter.clock_0 clock
Info (11172): Add_connection sldfabric.node_0 splitter.node_0 conduit
Info (11172): Add_connection sldfabric.clock_1 splitter.clock_2 clock
Info (11172): Add_connection sldfabric.node_1 splitter.node_2 conduit
Info (11172): Add_connection sldfabric.ident ident.ident_0 conduit
Info (11172): Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset
Info (11172): Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset
Info (11172): Set_parameter_value COMPOSED_SETTINGS {{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {fabric agilex_config_reset_release dir agent} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to C:\LPDDR_test\baseline_3906\qii\dni\sandboxes\X-EE216PC01_21088_0\sld\ipgen\alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Add_instance splitter altera_sld_splitter
Info (11172): Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1
Info (11172): Send_message info {SLD fabric agents which did not specify prefer_host were connected to JTAG}
Info (11172): Add_instance jtagpins altera_jtag_wys_atom
Info (11172): Add_instance sldfabric altera_sld_jtag_hub
Info (11172): Set_instance_parameter_value sldfabric COUNT 2
Info (11172): Set_instance_parameter_value sldfabric SETTINGS {{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Set_instance_parameter_value sldfabric CONN_INDEX 0
Info (11172): Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0
Info (11172): Set_instance_parameter_value sldfabric BRIDGE_HOST 0
Info (11172): Set_instance_parameter_value sldfabric USE_TCK_ENA 0
Info (11172): Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0
Info (11172): Add_instance ident altera_connection_identification_hub
Info (11172): Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24
Info (11172): Set_instance_parameter_value ident COUNT 1
Info (11172): Set_instance_parameter_value ident SETTINGS {{width 4 latency 0} }
Info (11172): Add_instance configresetfabric intel_configuration_debug_reset_release_hub
Info (11172): Set_instance_parameter_value configresetfabric COUNT 1
Info (11172): Set_instance_parameter_value configresetfabric SETTINGS {{is_source 0} }
Info (11172): Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm
Info (11172): Set_instance_parameter_value agilexconfigreset SETTINGS {{} }
Info (11172): Set_instance_parameter_value agilexconfigreset COUNT 1
Info (11172): Set_instance_parameter_value splitter FRAGMENTS {{{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric sld index 1} } } } } {{name conf_reset type reset dir end ports { {conf_reset reset in 1 0} } properties { {synchronousEdges {None} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } }
Info (11172): Add_connection jtagpins.clock sldfabric.clock clock
Info (11172): Add_connection jtagpins.node sldfabric.node conduit
Info (11172): Add_connection sldfabric.clock_0 splitter.clock_0 clock
Info (11172): Add_connection sldfabric.node_0 splitter.node_0 conduit
Info (11172): Add_connection sldfabric.clock_1 splitter.clock_2 clock
Info (11172): Add_connection sldfabric.node_1 splitter.node_2 conduit
Info (11172): Add_connection sldfabric.ident ident.ident_0 conduit
Info (11172): Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset
Info (11172): Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset
Info (11172): Set_parameter_value COMPOSED_SETTINGS {{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {fabric agilex_config_reset_release dir agent} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Add_instance splitter altera_sld_splitter
Info (11172): Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1
Info (11172): Send_message info {SLD fabric agents which did not specify prefer_host were connected to JTAG}
Info (11172): Add_instance jtagpins altera_jtag_wys_atom
Info (11172): Add_instance sldfabric altera_sld_jtag_hub
Info (11172): Set_instance_parameter_value sldfabric COUNT 2
Info (11172): Set_instance_parameter_value sldfabric SETTINGS {{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Set_instance_parameter_value sldfabric CONN_INDEX 0
Info (11172): Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0
Info (11172): Set_instance_parameter_value sldfabric BRIDGE_HOST 0
Info (11172): Set_instance_parameter_value sldfabric USE_TCK_ENA 0
Info (11172): Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0
Info (11172): Add_instance ident altera_connection_identification_hub
Info (11172): Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24
Info (11172): Set_instance_parameter_value ident COUNT 1
Info (11172): Set_instance_parameter_value ident SETTINGS {{width 4 latency 0} }
Info (11172): Add_instance configresetfabric intel_configuration_debug_reset_release_hub
Info (11172): Set_instance_parameter_value configresetfabric COUNT 1
Info (11172): Set_instance_parameter_value configresetfabric SETTINGS {{is_source 0} }
Info (11172): Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm
Info (11172): Set_instance_parameter_value agilexconfigreset SETTINGS {{} }
Info (11172): Set_instance_parameter_value agilexconfigreset COUNT 1
Info (11172): Set_instance_parameter_value splitter FRAGMENTS {{{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric sld index 1} } } } } {{name conf_reset type reset dir end ports { {conf_reset reset in 1 0} } properties { {synchronousEdges {None} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } }
Info (11172): Add_connection jtagpins.clock sldfabric.clock clock
Info (11172): Add_connection jtagpins.node sldfabric.node conduit
Info (11172): Add_connection sldfabric.clock_0 splitter.clock_0 clock
Info (11172): Add_connection sldfabric.node_0 splitter.node_0 conduit
Info (11172): Add_connection sldfabric.clock_1 splitter.clock_2 clock
Info (11172): Add_connection sldfabric.node_1 splitter.node_2 conduit
Info (11172): Add_connection sldfabric.ident ident.ident_0 conduit
Info (11172): Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset
Info (11172): Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset
Info (11172): Set_parameter_value COMPOSED_SETTINGS {{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {fabric agilex_config_reset_release dir agent} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Saving generation log to C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 24.3.1 build 102
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate C:\LPDDR_test\baseline_3906\qii\dni\sandboxes\X-EE216PC01_21088_0\sld\ipgen\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\LPDDR_test\baseline_3906\qii\dni\sandboxes\X-EE216PC01_21088_0\sld\ipgen\alt_sld_fab_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info (11172): Add_instance splitter altera_sld_splitter
Info (11172): Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1
Info (11172): Send_message info {SLD fabric agents which did not specify prefer_host were connected to JTAG}
Info (11172): Add_instance jtagpins altera_jtag_wys_atom
Info (11172): Add_instance sldfabric altera_sld_jtag_hub
Info (11172): Set_instance_parameter_value sldfabric COUNT 2
Info (11172): Set_instance_parameter_value sldfabric SETTINGS {{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Set_instance_parameter_value sldfabric CONN_INDEX 0
Info (11172): Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0
Info (11172): Set_instance_parameter_value sldfabric BRIDGE_HOST 0
Info (11172): Set_instance_parameter_value sldfabric USE_TCK_ENA 0
Info (11172): Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0
Info (11172): Add_instance ident altera_connection_identification_hub
Info (11172): Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24
Info (11172): Set_instance_parameter_value ident COUNT 1
Info (11172): Set_instance_parameter_value ident SETTINGS {{width 4 latency 0} }
Info (11172): Add_instance configresetfabric intel_configuration_debug_reset_release_hub
Info (11172): Set_instance_parameter_value configresetfabric COUNT 1
Info (11172): Set_instance_parameter_value configresetfabric SETTINGS {{is_source 0} }
Info (11172): Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm
Info (11172): Set_instance_parameter_value agilexconfigreset SETTINGS {{} }
Info (11172): Set_instance_parameter_value agilexconfigreset COUNT 1
Info (11172): Set_instance_parameter_value splitter FRAGMENTS {{{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric sld index 1} } } } } {{name conf_reset type reset dir end ports { {conf_reset reset in 1 0} } properties { {synchronousEdges {None} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } }
Info (11172): Add_connection jtagpins.clock sldfabric.clock clock
Info (11172): Add_connection jtagpins.node sldfabric.node conduit
Info (11172): Add_connection sldfabric.clock_0 splitter.clock_0 clock
Info (11172): Add_connection sldfabric.node_0 splitter.node_0 conduit
Info (11172): Add_connection sldfabric.clock_1 splitter.clock_2 clock
Info (11172): Add_connection sldfabric.node_1 splitter.node_2 conduit
Info (11172): Add_connection sldfabric.ident ident.ident_0 conduit
Info (11172): Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset
Info (11172): Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset
Info (11172): Set_parameter_value COMPOSED_SETTINGS {{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {fabric agilex_config_reset_release dir agent} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } }
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_fkimwiy"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_l2i5zmq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_zcxyfra"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_ay2x4sy"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_w7kgssi"
Info (11172): Conf_reset_src: "Generating: conf_reset_src"
Info (11172): Grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_cpztvzi"
Info (11172): Alt_sld_fab_0: "Generating: conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 13 modules, 14 files
Info (11172): Finished: Create HDL design files for synthesis
Info (11172): Generation of C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 594 ms
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby(device_family="Agilex 5",count=2,n_node_ir_bits=5,node_info="0000110000100000011011100000000100001100001000000110111000000000",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(1,0)(1,64)" with architecture "rtl" File: C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Agilex 5",n_nodes=2,n_node_ir_bits=5,node_info="0000110000100000011011100000000100001100001000000110111000000000",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(63,0)" with architecture "rtl" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=96)" with architecture "INFO_REG" File: c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 29 of 29 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Info (21660): Design Assistant Results: 0 of 19 Critical severity rules issued violations in snapshot 'partitioned'
Info (21661): Design Assistant Results: 0 of 1 High severity rules issued violations in snapshot 'partitioned'
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'


