// Seed: 2390709724
`timescale 1ps / 1 ps
module module_0;
  assign id_0 = 1'd0;
  assign id_0 = 1;
  logic id_1, id_2;
  logic id_3;
  type_5(
      1, id_1 - !1, 1'h0, 1, 1'b0
  );
  assign id_2 = 1;
endmodule
`define pp_0 0
