Fitter report for radioberry
Sat Jul 21 16:41:15 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM
 30. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM
 31. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM
 32. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM
 33. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM
 34. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM
 35. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM
 36. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM
 37. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM
 38. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM
 39. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM
 40. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM
 41. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM
 42. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM
 43. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM
 44. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM
 45. |radioberry|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ALTSYNCRAM
 46. |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ALTSYNCRAM
 47. Fitter DSP Block Usage Summary
 48. DSP Block Details
 49. Routing Usage Summary
 50. LAB Logic Elements
 51. LAB-wide Signals
 52. LAB Signals Sourced
 53. LAB Signals Sourced Out
 54. LAB Distinct Inputs
 55. I/O Rules Summary
 56. I/O Rules Details
 57. I/O Rules Matrix
 58. Fitter Device Options
 59. Operating Settings and Conditions
 60. Estimated Delay Added for Hold Timing Summary
 61. Estimated Delay Added for Hold Timing Details
 62. Fitter Messages
 63. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Jul 21 16:41:15 2018       ;
; Quartus Prime Version              ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                      ; radioberry                                  ;
; Top-level Entity Name              ; radioberry                                  ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL025YE144C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 14,795 / 24,624 ( 60 % )                    ;
;     Total combinational functions  ; 11,610 / 24,624 ( 47 % )                    ;
;     Dedicated logic registers      ; 11,169 / 24,624 ( 45 % )                    ;
; Total registers                    ; 11206                                       ;
; Total pins                         ; 49 / 77 ( 64 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 473,216 / 608,256 ( 78 % )                  ;
; Embedded Multiplier 9-bit elements ; 94 / 132 ( 71 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10CL025YE144C8G                       ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Auto Register Duplication                                                  ; Off                                   ; Auto                                  ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                       ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                  ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ad9866:ad9866_inst|dut2_data[15]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_sdio~output                                                                                ; I                ;                       ;
; ad9866:ad9866_inst|sclk                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866:ad9866_inst|sclk~_Duplicate_1                                                              ; Q                ;                       ;
; ad9866:ad9866_inst|sclk                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_sclk~output                                                                                ; I                ;                       ;
; ad9866:ad9866_inst|sen_n                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866:ad9866_inst|sen_n~_Duplicate_1                                                             ; Q                ;                       ;
; ad9866:ad9866_inst|sen_n                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_sen_n~output                                                                               ; I                ;                       ;
; ad9866:ad9866_inst|sen_n                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                   ;                  ;                       ;
; adcpipe[1][0]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[0]~input                                                                              ; O                ;                       ;
; adcpipe[1][1]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[1]~input                                                                              ; O                ;                       ;
; adcpipe[1][2]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[2]~input                                                                              ; O                ;                       ;
; adcpipe[1][3]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[3]~input                                                                              ; O                ;                       ;
; adcpipe[1][4]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[4]~input                                                                              ; O                ;                       ;
; adcpipe[1][5]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[5]~input                                                                              ; O                ;                       ;
; adcpipe[1][6]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[6]~input                                                                              ; O                ;                       ;
; adcpipe[1][7]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[7]~input                                                                              ; O                ;                       ;
; adcpipe[1][8]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[8]~input                                                                              ; O                ;                       ;
; adcpipe[1][9]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[9]~input                                                                              ; O                ;                       ;
; adcpipe[1][10]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[10]~input                                                                             ; O                ;                       ;
; adcpipe[1][11]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_adio[11]~input                                                                             ; O                ;                       ;
; counter[23]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; counter[23]~_Duplicate_1                                                                          ; Q                ;                       ;
; counter[23]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rb_info_1~output                                                                                  ; I                ;                       ;
; filter:filter_inst|selected_filter[0]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; filter[0]~output                                                                                  ; I                ;                       ;
; filter:filter_inst|selected_filter[1]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; filter[1]~output                                                                                  ; I                ;                       ;
; filter:filter_inst|selected_filter[2]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; filter[2]~output                                                                                  ; I                ;                       ;
; filter:filter_inst|selected_filter[3]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; filter[3]~output                                                                                  ; I                ;                       ;
; filter:filter_inst|selected_filter[4]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; filter[4]~output                                                                                  ; I                ;                       ;
; filter:filter_inst|selected_filter[5]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; filter[5]~output                                                                                  ; I                ;                       ;
; filter:filter_inst|selected_filter[6]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; filter[6]~output                                                                                  ; I                ;                       ;
; keyer_weight[0]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; keyer_weight[1]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; keyer_weight[2]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; keyer_weight[3]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; keyer_weight[4]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; keyer_weight[5]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; keyer_weight[6]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; reset_handler:reset_handler_inst|reset                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; reset_handler:reset_handler_inst|reset~_Duplicate_1                                               ; Q                ;                       ;
; reset_handler:reset_handler_inst|reset                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_rst_n~output                                                                               ; I                ;                       ;
; rx1_freq[0]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[0]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[0]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[0]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[0]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[0]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[1]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[1]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[1]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[1]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[1]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[1]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[2]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[2]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[2]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[2]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[2]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[2]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[3]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[3]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[3]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[3]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[3]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[3]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[4]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[4]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[4]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[4]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[4]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[4]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[5]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[5]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[5]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[5]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[5]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[5]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[6]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[6]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[6]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[6]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[6]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[6]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[7]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[7]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[7]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[7]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[7]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[7]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[8]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[8]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[8]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[8]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[8]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[8]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[9]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[9]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[9]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[9]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[9]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[9]~_Duplicate_2                                                                          ; Q                ;                       ;
; rx1_freq[10]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[10]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[10]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[10]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[10]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[10]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[11]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[11]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[11]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[11]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[11]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[11]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[12]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[12]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[12]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[12]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[12]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[12]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[13]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[13]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[13]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[13]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[13]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[13]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[14]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[14]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[14]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[14]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[14]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[14]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[15]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[15]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[15]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[15]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[15]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[15]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[16]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[16]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[16]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[16]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[16]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[16]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[17]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[17]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[17]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[17]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[17]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[17]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[18]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[18]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[18]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[18]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[18]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[18]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[19]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[19]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[19]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[19]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[19]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[19]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[20]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[20]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[20]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[20]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[20]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[20]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[21]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[21]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[21]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[21]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[21]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[21]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[22]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[22]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[22]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[22]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[22]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[22]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[23]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[23]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[23]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[23]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[23]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[23]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[24]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[24]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[24]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[24]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[24]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[24]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[25]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[25]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[25]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[25]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[25]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[25]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[26]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[26]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[26]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[26]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[26]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[26]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[27]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[27]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[27]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[27]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[27]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[27]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[28]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[28]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[28]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[28]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[28]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[28]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[29]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[29]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[29]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[29]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[29]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[29]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[30]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[30]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[30]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[30]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[30]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[30]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx1_freq[31]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[31]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[31]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[31]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[31]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx1_freq[31]~_Duplicate_2                                                                         ; Q                ;                       ;
; rx2_freq[0]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[0]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[0]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[0]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[1]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[1]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[1]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[1]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[2]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[2]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[2]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[2]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[3]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[3]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[3]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[3]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[4]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[4]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[4]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[4]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[5]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[5]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[5]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[5]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[6]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[6]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[6]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[6]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[7]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[7]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[7]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[7]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[8]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[8]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[8]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[8]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[9]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[9]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[9]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[9]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[10]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[10]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[10]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[10]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[11]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[11]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[11]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[11]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[12]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[12]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[12]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[12]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[13]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[13]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[13]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[13]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[14]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[14]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[14]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[14]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[15]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[15]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[15]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[15]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[16]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[16]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[16]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[16]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[17]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[17]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[17]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[17]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[18]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[18]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[18]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[18]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[19]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[19]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[19]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[19]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[20]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[20]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[20]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[20]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[21]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[21]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[21]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[21]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[22]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[22]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[22]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[22]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[23]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[23]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[23]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[23]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[24]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[24]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[24]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[24]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[25]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[25]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[25]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[25]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[26]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[26]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[26]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[26]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[27]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[27]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[27]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[27]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[28]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[28]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[28]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[28]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[29]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[29]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[29]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[29]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[30]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[30]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[30]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[30]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[31]                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[31]                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; rx2_freq[31]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[31]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; spi_slave:spi_slave_rx_inst|rdata[0]                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; spi_mosi~input                                                                                    ; O                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|out_data[2]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[0]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[3]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[1]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[4]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[2]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[5]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[3]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[6]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[4]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[7]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[5]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[8]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[6]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[9]                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[7]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[10]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[8]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[11]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[9]~output                                                                             ; I                ;                       ;
; transmitter:transmitter_inst|out_data[12]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[10]~output                                                                            ; I                ;                       ;
; transmitter:transmitter_inst|out_data[13]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_adio[11]~output                                                                            ; I                ;                       ;
; tx_freq[0]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[0]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[0]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[0]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[1]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[1]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[1]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[1]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[2]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[2]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[2]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[2]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[3]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[3]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[3]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[3]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[4]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[4]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[4]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[4]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[5]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[5]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[5]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[5]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[6]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[6]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[6]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[6]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[7]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[7]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[7]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[7]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[8]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[8]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[8]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[8]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[9]                                                                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[9]                                                                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[9]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[9]~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[10]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[10]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[10]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[10]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[11]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[11]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[11]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[11]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[12]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[12]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[12]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[12]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[13]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[13]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[13]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[13]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[14]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[14]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[14]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[14]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[15]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[15]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[15]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[15]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[16]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[16]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[16]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[16]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[17]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[17]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[17]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[17]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[18]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[18]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[18]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[18]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[19]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[19]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[19]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[19]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[20]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[20]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[20]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[20]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[21]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[21]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[21]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[21]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[22]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[22]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[22]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[22]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[23]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[23]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[23]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[23]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[24]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[24]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[24]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[24]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[25]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[25]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[25]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[25]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[26]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[26]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[26]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[26]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[27]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[27]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[27]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[27]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[28]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[28]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[28]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[28]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[29]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[29]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[29]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[29]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[30]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[30]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[30]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[30]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[31]                                                                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[31]                                                                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; tx_freq[31]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[31]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
+----------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                        ;
+-----------------------------+----------------+--------------+-------------+---------------+----------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+-----------------------------+----------------+--------------+-------------+---------------+----------------+
; Fast Output Enable Register ; radioberry     ;              ; *           ; ON            ; QSF Assignment ;
; I/O Standard                ; radioberry     ;              ; ad9866_adio ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard                ; radioberry     ;              ; filter      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard                ; radioberry     ;              ; spi_ce      ; 3.3-V LVCMOS  ; QSF Assignment ;
+-----------------------------+----------------+--------------+-------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 25077 ) ; 0.00 % ( 0 / 25077 )       ; 0.00 % ( 0 / 25077 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 25077 ) ; 0.00 % ( 0 / 25077 )       ; 0.00 % ( 0 / 25077 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 25072 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 14,795 / 24,624 ( 60 % )   ;
;     -- Combinational with no register       ; 3626                       ;
;     -- Register only                        ; 3185                       ;
;     -- Combinational with a register        ; 7984                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1206                       ;
;     -- 3 input functions                    ; 7258                       ;
;     -- <=2 input functions                  ; 3146                       ;
;     -- Register only                        ; 3185                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3145                       ;
;     -- arithmetic mode                      ; 8465                       ;
;                                             ;                            ;
; Total registers*                            ; 11,206 / 24,934 ( 45 % )   ;
;     -- Dedicated logic registers            ; 11,169 / 24,624 ( 45 % )   ;
;     -- I/O registers                        ; 37 / 310 ( 12 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 1,126 / 1,539 ( 73 % )     ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 49 / 77 ( 64 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 63 / 66 ( 95 % )           ;
; Total block memory bits                     ; 473,216 / 608,256 ( 78 % ) ;
; Total block memory implementation bits      ; 580,608 / 608,256 ( 95 % ) ;
; Embedded Multiplier 9-bit elements          ; 94 / 132 ( 71 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 7                          ;
;     -- Global clocks                        ; 7 / 20 ( 35 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 22.3% / 23.4% / 20.7%      ;
; Peak interconnect usage (total/H/V)         ; 33.2% / 36.5% / 33.7%      ;
; Maximum fan-out                             ; 10705                      ;
; Highest non-global fan-out                  ; 10705                      ;
; Total fan-out                               ; 70773                      ;
; Average fan-out                             ; 2.85                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 14795 / 24624 ( 60 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 3626                   ; 0                              ;
;     -- Register only                        ; 3185                   ; 0                              ;
;     -- Combinational with a register        ; 7984                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 1206                   ; 0                              ;
;     -- 3 input functions                    ; 7258                   ; 0                              ;
;     -- <=2 input functions                  ; 3146                   ; 0                              ;
;     -- Register only                        ; 3185                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 3145                   ; 0                              ;
;     -- arithmetic mode                      ; 8465                   ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 11206                  ; 0                              ;
;     -- Dedicated logic registers            ; 11169 / 24624 ( 45 % ) ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 74                     ; 0                              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 1126 / 1539 ( 73 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 49                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 94 / 132 ( 71 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 473216                 ; 0                              ;
; Total RAM block bits                        ; 580608                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 63 / 66 ( 95 % )       ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 5 / 24 ( 20 % )        ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry       ; 24 / 220 ( 10 % )      ; 0 / 220 ( 0 % )                ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 99                     ; 1                              ;
;     -- Registered Input Connections         ; 87                     ; 0                              ;
;     -- Output Connections                   ; 13                     ; 87                             ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 73704                  ; 92                             ;
;     -- Registered Connections               ; 28132                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 24                     ; 88                             ;
;     -- hard_block:auto_generated_inst       ; 88                     ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 10                     ; 1                              ;
;     -- Output Ports                         ; 27                     ; 2                              ;
;     -- Bidir Ports                          ; 12                     ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; KEY_DASH   ; 121   ; 7        ; 34           ; 34           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; KEY_DOT    ; 120   ; 7        ; 38           ; 34           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_clk ; 69    ; 4        ; 47           ; 0            ; 21           ; 10705                 ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_sdo ; 67    ; 4        ; 43           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; clk_10mhz  ; 55    ; 4        ; 27           ; 0            ; 0            ; 90                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ptt_in     ; 42    ; 3        ; 3            ; 0            ; 0            ; 194                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_ce[0]  ; 51    ; 3        ; 20           ; 0            ; 0            ; 188                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_ce[1]  ; 50    ; 3        ; 20           ; 0            ; 7            ; 138                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_mosi   ; 60    ; 4        ; 36           ; 0            ; 21           ; 3                     ; 4                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_sck    ; 58    ; 4        ; 34           ; 0            ; 21           ; 289                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ad9866_mode  ; 111   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rst_n ; 114   ; 7        ; 45           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rxclk ; 71    ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rxen  ; 77    ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sclk  ; 66    ; 4        ; 43           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sdio  ; 68    ; 4        ; 45           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sen_n ; 65    ; 4        ; 38           ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txclk ; 72    ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txen  ; 76    ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cw_ptt       ; 113   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[0]    ; 143   ; 8        ; 1            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[1]    ; 142   ; 8        ; 3            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[2]    ; 141   ; 8        ; 7            ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[3]    ; 137   ; 8        ; 16           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[4]    ; 136   ; 8        ; 18           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[5]    ; 135   ; 8        ; 18           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[6]    ; 133   ; 8        ; 20           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; key_dash_rpi ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; key_dot_rpi  ; 33    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pistrobe     ; 31    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ptt_out      ; 144   ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rb_info_1    ; 49    ; 3        ; 18           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rb_info_2    ; 39    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rx1_samples  ; 13    ; 1        ; 0            ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rx2_samples  ; 46    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_miso     ; 59    ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; txFIFOFull   ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------+
; ad9866_adio[0]  ; 80    ; 5        ; 53           ; 9            ; 7            ; 1                     ; 1                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[10] ; 105   ; 6        ; 53           ; 24           ; 21           ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[11] ; 106   ; 6        ; 53           ; 30           ; 7            ; 1                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[1]  ; 83    ; 5        ; 53           ; 11           ; 0            ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[2]  ; 85    ; 5        ; 53           ; 13           ; 7            ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[3]  ; 86    ; 5        ; 53           ; 14           ; 7            ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[4]  ; 87    ; 5        ; 53           ; 14           ; 0            ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[5]  ; 98    ; 6        ; 53           ; 20           ; 21           ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[6]  ; 99    ; 6        ; 53           ; 20           ; 14           ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[7]  ; 100   ; 6        ; 53           ; 21           ; 21           ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[8]  ; 101   ; 6        ; 53           ; 21           ; 14           ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[9]  ; 103   ; 6        ; 53           ; 22           ; 7            ; 1                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; 9        ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; 12       ; DCLK                  ; As input tri-stated    ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; 13       ; DATA0                 ; Use as regular IO      ; rx1_samples      ; Dual Purpose Pin          ;
; 14       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R9n, DEV_OE    ; Use as regular IO      ; ad9866_adio[3]   ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R9p, DEV_CLRn  ; Use as regular IO      ; ad9866_adio[4]   ; Dual Purpose Pin          ;
; 92       ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R5n, INIT_DONE ; Use as regular IO      ; ad9866_adio[5]   ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R5p, CRC_ERROR ; Use as regular IO      ; ad9866_adio[6]   ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R4n, nCEO      ; Use as programming pin ; ad9866_adio[8]   ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR    ; Use as regular IO      ; ad9866_adio[9]   ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3    ; Use as regular IO      ; filter[6]        ; Dual Purpose Pin          ;
; 135      ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; filter[5]        ; Dual Purpose Pin          ;
; 137      ; DATA5                 ; Use as regular IO      ; filter[3]        ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 9 ( 22 % )   ; 3.3V          ; --           ;
; 2        ; 2 / 6 ( 33 % )   ; 3.3V          ; --           ;
; 3        ; 8 / 10 ( 80 % )  ; 3.3V          ; --           ;
; 4        ; 11 / 12 ( 92 % ) ; 3.3V          ; --           ;
; 5        ; 7 / 9 ( 78 % )   ; 3.3V          ; --           ;
; 6        ; 7 / 9 ( 78 % )   ; 3.3V          ; --           ;
; 7        ; 5 / 11 ( 45 % )  ; 3.3V          ; --           ;
; 8        ; 8 / 11 ( 73 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 17         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 18         ; 1        ; rx1_samples                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 21         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 25         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 26         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 28         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 40         ; 2        ; pistrobe                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 46         ; 2        ; key_dot_rpi                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; rb_info_2                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; ptt_in                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 60         ; 3        ; txFIFOFull                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 61         ; 3        ; key_dash_rpi                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; rx2_samples                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; rb_info_1                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 81         ; 3        ; spi_ce[1]                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 82         ; 3        ; spi_ce[0]                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 86         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 87         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 54       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 55       ; 89         ; 4        ; clk_10mhz                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; spi_sck                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 98         ; 4        ; spi_miso                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 99         ; 4        ; spi_mosi                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 106        ; 4        ; ad9866_sen_n                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 111        ; 4        ; ad9866_sclk                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 112        ; 4        ; ad9866_sdo                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 116        ; 4        ; ad9866_sdio                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; ad9866_clk                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; ad9866_rxclk                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; ad9866_txclk                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; ad9866_txen                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 127        ; 5        ; ad9866_rxen                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 134        ; 5        ; ad9866_adio[0]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; ad9866_adio[1]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; ad9866_adio[2]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 142        ; 5        ; ad9866_adio[3]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 143        ; 5        ; ad9866_adio[4]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; ad9866_adio[5]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 160        ; 6        ; ad9866_adio[6]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 161        ; 6        ; ad9866_adio[7]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 162        ; 6        ; ad9866_adio[8]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; ad9866_adio[9]                  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 167        ; 6        ; ad9866_adio[10]                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 173        ; 6        ; ad9866_adio[11]                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ; 180        ; 7        ; ad9866_mode                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 182        ; 7        ; cw_ptt                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 183        ; 7        ; ad9866_rst_n                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 191        ; 7        ; KEY_DOT                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; On           ;
; 121      ; 197        ; 7        ; KEY_DASH                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 129      ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 219        ; 8        ; filter[6]                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; filter[5]                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 224        ; 8        ; filter[4]                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 227        ; 8        ; filter[3]                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; filter[2]                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 242        ; 8        ; filter[1]                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 245        ; 8        ; filter[0]                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 246        ; 8        ; ptt_out                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                    ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; Name                          ; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; SDC pin name                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1                                           ;
; PLL mode                      ; Normal                                                                                         ;
; Compensate clock              ; clock0                                                                                         ;
; Compensated input/output pins ; --                                                                                             ;
; Switchover type               ; --                                                                                             ;
; Input frequency 0             ; 10.0 MHz                                                                                       ;
; Input frequency 1             ; --                                                                                             ;
; Nominal PFD frequency         ; 10.0 MHz                                                                                       ;
; Nominal VCO frequency         ; 360.0 MHz                                                                                      ;
; VCO post scale K counter      ; 2                                                                                              ;
; VCO frequency control         ; Auto                                                                                           ;
; VCO phase shift step          ; 347 ps                                                                                         ;
; VCO multiply                  ; --                                                                                             ;
; VCO divide                    ; --                                                                                             ;
; Freq min lock                 ; 9.8 MHz                                                                                        ;
; Freq max lock                 ; 18.06 MHz                                                                                      ;
; M VCO Tap                     ; 0                                                                                              ;
; M Initial                     ; 1                                                                                              ;
; M value                       ; 36                                                                                             ;
; N value                       ; 1                                                                                              ;
; Charge pump current           ; setting 1                                                                                      ;
; Loop filter resistance        ; setting 24                                                                                     ;
; Loop filter capacitance       ; setting 0                                                                                      ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                             ;
; Bandwidth type                ; Medium                                                                                         ;
; Real time reconfigurable      ; Off                                                                                            ;
; Scan chain MIF file           ; --                                                                                             ;
; Preserve PLL counter order    ; Off                                                                                            ;
; PLL location                  ; PLL_4                                                                                          ;
; Inclk0 signal                 ; clk_10mhz                                                                                      ;
; Inclk1 signal                 ; --                                                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                                                  ;
; Inclk1 signal type            ; --                                                                                             ;
+-------------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                                                  ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+-----------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 12   ; 625  ; 0.19 MHz         ; 0 (0 ps)    ; 0.12 (347 ps)    ; 50/50      ; C1      ; 375           ; 188/187 Odd  ; C0            ; 1       ; 0       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 3    ; 1000 ; 0.03 MHz         ; 0 (0 ps)    ; 0.09 (347 ps)    ; 50/50      ; C3      ; 500           ; 250/250 Even ; C2            ; 1       ; 0       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[1]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C2      ; 24            ; 12/12 Even   ; --            ; 1       ; 0       ;                                                             ;
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C0      ; 5             ; 2/3 Odd      ; --            ; 1       ; 0       ;                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+-----------------+------------------------+
; Pin Name        ; Reason                 ;
+-----------------+------------------------+
; ad9866_rxen     ; Missing drive strength ;
; ad9866_rxclk    ; Missing drive strength ;
; ad9866_txen     ; Missing drive strength ;
; ad9866_txclk    ; Missing drive strength ;
; ad9866_sclk     ; Missing drive strength ;
; ad9866_sdio     ; Missing drive strength ;
; ad9866_sen_n    ; Missing drive strength ;
; ad9866_rst_n    ; Missing drive strength ;
; ad9866_mode     ; Missing drive strength ;
; spi_miso        ; Missing drive strength ;
; rb_info_1       ; Missing drive strength ;
; rb_info_2       ; Missing drive strength ;
; rx1_samples     ; Missing drive strength ;
; rx2_samples     ; Missing drive strength ;
; pistrobe        ; Missing drive strength ;
; txFIFOFull      ; Missing drive strength ;
; ptt_out         ; Missing drive strength ;
; filter[0]       ; Missing drive strength ;
; filter[1]       ; Missing drive strength ;
; filter[2]       ; Missing drive strength ;
; filter[3]       ; Missing drive strength ;
; filter[4]       ; Missing drive strength ;
; filter[5]       ; Missing drive strength ;
; filter[6]       ; Missing drive strength ;
; key_dot_rpi     ; Missing drive strength ;
; key_dash_rpi    ; Missing drive strength ;
; cw_ptt          ; Missing drive strength ;
; ad9866_adio[0]  ; Missing drive strength ;
; ad9866_adio[1]  ; Missing drive strength ;
; ad9866_adio[2]  ; Missing drive strength ;
; ad9866_adio[3]  ; Missing drive strength ;
; ad9866_adio[4]  ; Missing drive strength ;
; ad9866_adio[5]  ; Missing drive strength ;
; ad9866_adio[6]  ; Missing drive strength ;
; ad9866_adio[7]  ; Missing drive strength ;
; ad9866_adio[8]  ; Missing drive strength ;
; ad9866_adio[9]  ; Missing drive strength ;
; ad9866_adio[10] ; Missing drive strength ;
; ad9866_adio[11] ; Missing drive strength ;
+-----------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                           ; Entity Name          ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |radioberry                                                 ; 14795 (199) ; 11169 (94)                ; 37 (37)       ; 473216      ; 63   ; 94           ; 0       ; 47        ; 49   ; 0            ; 3626 (108)   ; 3185 (39)         ; 7984 (23)        ; |radioberry                                                                                                                                   ; radioberry           ; work         ;
;    |PLL_IAMBIC_10:PLL_IAMBIC_inst|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|PLL_IAMBIC_10:PLL_IAMBIC_inst                                                                                                     ; PLL_IAMBIC_10        ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component                                                                             ; altpll               ; work         ;
;          |PLL_IAMBIC_10_altpll:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated                                         ; PLL_IAMBIC_10_altpll ; work         ;
;    |ad9866:ad9866_inst|                                     ; 87 (87)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 4 (4)             ; 31 (31)          ; |radioberry|ad9866:ad9866_inst                                                                                                                ; ad9866               ; work         ;
;    |filter:filter_inst|                                     ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 21 (21)          ; |radioberry|filter:filter_inst                                                                                                                ; filter               ; work         ;
;    |iambic:iambic_inst|                                     ; 654 (95)    ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 619 (65)     ; 0 (0)             ; 35 (30)          ; |radioberry|iambic:iambic_inst                                                                                                                ; iambic               ; work         ;
;       |lpm_divide:Div0|                                     ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 5 (0)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div0                                                                                                ; lpm_divide           ; work         ;
;          |lpm_divide_tim:auto_generated|                    ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 5 (0)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                                  ; lpm_divide_tim       ; work         ;
;             |sign_div_unsign_slh:divider|                   ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 5 (0)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_slh:divider                                      ; sign_div_unsign_slh  ; work         ;
;                |alt_u_div_57f:divider|                      ; 191 (191)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (186)    ; 0 (0)             ; 5 (5)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_slh:divider|alt_u_div_57f:divider                ; alt_u_div_57f        ; work         ;
;       |lpm_divide:Div1|                                     ; 368 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 368 (0)      ; 0 (0)             ; 0 (0)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div1                                                                                                ; lpm_divide           ; work         ;
;          |lpm_divide_uim:auto_generated|                    ; 368 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 368 (0)      ; 0 (0)             ; 0 (0)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_uim:auto_generated                                                                  ; lpm_divide_uim       ; work         ;
;             |sign_div_unsign_tlh:divider|                   ; 368 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 368 (0)      ; 0 (0)             ; 0 (0)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_tlh:divider                                      ; sign_div_unsign_tlh  ; work         ;
;                |alt_u_div_77f:divider|                      ; 368 (368)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 368 (368)    ; 0 (0)             ; 0 (0)            ; |radioberry|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_77f:divider                ; alt_u_div_77f        ; work         ;
;       |lpm_mult:Mult0|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|iambic:iambic_inst|lpm_mult:Mult0                                                                                                 ; lpm_mult             ; work         ;
;          |mult_jbt:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated                                                                         ; mult_jbt             ; work         ;
;    |lpm_mult:Mult0|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult0                                                                                                                    ; lpm_mult             ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult0|mult_igt:auto_generated                                                                                            ; mult_igt             ; work         ;
;    |lpm_mult:Mult1|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult1                                                                                                                    ; lpm_mult             ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult1|mult_igt:auto_generated                                                                                            ; mult_igt             ; work         ;
;    |lpm_mult:Mult2|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 2 (0)            ; |radioberry|lpm_mult:Mult2                                                                                                                    ; lpm_mult             ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 70 (70)      ; 0 (0)             ; 2 (2)            ; |radioberry|lpm_mult:Mult2|mult_igt:auto_generated                                                                                            ; mult_igt             ; work         ;
;    |profile:profile_CW|                                     ; 106 (106)   ; 55 (55)                   ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 55 (55)          ; |radioberry|profile:profile_CW                                                                                                                ; profile              ; work         ;
;       |profile_ROM:profile_ROM_inst|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|profile:profile_CW|profile_ROM:profile_ROM_inst                                                                                   ; profile_ROM          ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                                                   ; altsyncram           ; work         ;
;             |altsyncram_6f91:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated                    ; altsyncram_6f91      ; work         ;
;    |receiver:receiver_rx2_inst|                             ; 4484 (0)    ; 3643 (0)                  ; 0 (0)         ; 110592      ; 16   ; 32           ; 0       ; 16        ; 0    ; 0            ; 834 (0)      ; 979 (0)           ; 2671 (0)         ; |radioberry|receiver:receiver_rx2_inst                                                                                                        ; receiver             ; work         ;
;       |cic:cic_inst_I2|                                     ; 257 (40)    ; 234 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 67 (1)            ; 167 (16)         ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2                                                                                        ; cic                  ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 26 (26)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                   ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                   ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 26 (26)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                   ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                       ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                       ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                       ; cic_integrator       ; work         ;
;       |cic:cic_inst_Q2|                                     ; 258 (40)    ; 234 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 69 (1)            ; 168 (18)         ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2                                                                                        ; cic                  ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                   ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 27 (27)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                   ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 44 (44)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                   ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                       ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                       ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                       ; cic_integrator       ; work         ;
;       |cordic:cordic_inst|                                  ; 1220 (1220) ; 796 (796)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 419 (419)    ; 48 (48)           ; 753 (753)        ; |radioberry|receiver:receiver_rx2_inst|cordic:cordic_inst                                                                                     ; cordic               ; work         ;
;       |firX8R8:fir2|                                        ; 1333 (264)  ; 1045 (61)                 ; 0 (0)         ; 110592      ; 16   ; 32           ; 0       ; 16        ; 0    ; 0            ; 288 (203)    ; 399 (0)           ; 646 (69)         ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2                                                                                           ; firX8R8              ; work         ;
;          |fir256:A|                                         ; 134 (134)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 11 (11)      ; 46 (46)           ; 77 (77)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_ca91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated       ; altsyncram_ca91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;          |fir256:B|                                         ; 135 (135)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 12 (12)      ; 53 (53)           ; 70 (70)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_da91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated       ; altsyncram_da91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;          |fir256:C|                                         ; 130 (130)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 7 (7)        ; 48 (48)           ; 75 (75)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_ea91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated       ; altsyncram_ea91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;          |fir256:D|                                         ; 139 (139)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 16 (16)      ; 57 (57)           ; 66 (66)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_fa91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated       ; altsyncram_fa91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;          |fir256:E|                                         ; 130 (130)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 7 (7)        ; 45 (45)           ; 78 (78)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_ga91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated       ; altsyncram_ga91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;          |fir256:F|                                         ; 132 (132)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 49 (49)           ; 74 (74)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_ha91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated       ; altsyncram_ha91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;          |fir256:G|                                         ; 130 (130)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 7 (7)        ; 45 (45)           ; 78 (78)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_ia91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated       ; altsyncram_ia91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;          |fir256:H|                                         ; 139 (139)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 16 (16)      ; 56 (56)           ; 67 (67)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H                                                                                  ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram                                                                     ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom                                                                      ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_ja91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated       ; altsyncram_ja91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                   ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t             ; work         ;
;       |varcic:varcic_inst_I1|                               ; 709 (75)    ; 667 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 200 (0)           ; 467 (33)         ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1                                                                                  ; varcic               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 48 (48)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 76 (76)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 33 (33)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 708 (74)    ; 667 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 196 (0)           ; 471 (33)         ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1                                                                                  ; varcic               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 87 (87)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 49 (49)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                             ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                 ; cic_integrator       ; work         ;
;    |receiver:receiver_rx_inst|                              ; 4514 (0)    ; 3643 (0)                  ; 0 (0)         ; 110592      ; 16   ; 32           ; 0       ; 16        ; 0    ; 0            ; 856 (0)      ; 1023 (0)          ; 2635 (0)         ; |radioberry|receiver:receiver_rx_inst                                                                                                         ; receiver             ; work         ;
;       |cic:cic_inst_I2|                                     ; 257 (40)    ; 234 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 68 (1)            ; 166 (16)         ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2                                                                                         ; cic                  ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                    ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                    ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                    ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                        ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                        ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                        ; cic_integrator       ; work         ;
;       |cic:cic_inst_Q2|                                     ; 257 (40)    ; 234 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 68 (1)            ; 166 (16)         ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2                                                                                         ; cic                  ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                    ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                    ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                    ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                        ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                        ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                        ; cic_integrator       ; work         ;
;       |cordic:cordic_inst|                                  ; 1225 (1225) ; 796 (796)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 414 (414)    ; 53 (53)           ; 758 (758)        ; |radioberry|receiver:receiver_rx_inst|cordic:cordic_inst                                                                                      ; cordic               ; work         ;
;       |firX8R8:fir2|                                        ; 1358 (271)  ; 1045 (61)                 ; 0 (0)         ; 110592      ; 16   ; 32           ; 0       ; 16        ; 0    ; 0            ; 313 (210)    ; 426 (0)           ; 619 (62)         ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2                                                                                            ; firX8R8              ; work         ;
;          |fir256:A|                                         ; 139 (139)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 16 (16)      ; 53 (53)           ; 70 (70)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_ca91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated        ; altsyncram_ca91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |fir256:B|                                         ; 135 (135)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 12 (12)      ; 53 (53)           ; 70 (70)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_da91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated        ; altsyncram_da91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |fir256:C|                                         ; 132 (132)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 50 (50)           ; 73 (73)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_ea91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated        ; altsyncram_ea91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |fir256:D|                                         ; 130 (130)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 7 (7)        ; 48 (48)           ; 75 (75)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_fa91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated        ; altsyncram_fa91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |fir256:E|                                         ; 140 (140)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 58 (58)           ; 65 (65)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_ga91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated        ; altsyncram_ga91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |fir256:F|                                         ; 142 (142)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 19 (19)      ; 60 (60)           ; 63 (63)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_ha91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated        ; altsyncram_ha91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |fir256:G|                                         ; 132 (132)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 50 (50)           ; 73 (73)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_ia91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated        ; altsyncram_ia91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |fir256:H|                                         ; 137 (137)   ; 123 (123)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (14)      ; 54 (54)           ; 69 (69)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H                                                                                   ; fir256               ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firram36:ram                                                                      ; firram36             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                      ; altsyncram           ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated       ; altsyncram_pin1      ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firromH:rom                                                                       ; firromH              ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;                   |altsyncram_ja91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated        ; altsyncram_ja91      ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;       |varcic:varcic_inst_I1|                               ; 708 (74)    ; 667 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 204 (0)           ; 463 (33)         ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1                                                                                   ; varcic               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 709 (75)    ; 667 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 204 (0)           ; 463 (33)         ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1                                                                                   ; varcic               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                              ; cic_comb             ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                  ; cic_integrator       ; work         ;
;    |reset_handler:reset_handler_inst|                       ; 32 (32)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 25 (25)          ; |radioberry|reset_handler:reset_handler_inst                                                                                                  ; reset_handler        ; work         ;
;    |rxFIFO:rx2_FIFO_inst|                                   ; 179 (0)     ; 165 (0)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 108 (0)           ; 57 (0)           ; |radioberry|rxFIFO:rx2_FIFO_inst                                                                                                              ; rxFIFO               ; work         ;
;       |dcfifo:dcfifo_component|                             ; 179 (0)     ; 165 (0)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 108 (0)           ; 57 (0)           ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component                                                                                      ; dcfifo               ; work         ;
;          |dcfifo_nkk1:auto_generated|                       ; 179 (36)    ; 165 (33)                  ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 108 (23)          ; 57 (11)          ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated                                                           ; dcfifo_nkk1          ; work         ;
;             |a_gray2bin_0ib:wrptr_g_gray2bin|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_gray2bin_0ib:wrptr_g_gray2bin                           ; a_gray2bin_0ib       ; work         ;
;             |a_gray2bin_0ib:ws_dgrp_gray2bin|               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_gray2bin_0ib:ws_dgrp_gray2bin                           ; a_gray2bin_0ib       ; work         ;
;             |a_graycounter_rkc:wrptr_g1p|                   ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p                               ; a_graycounter_rkc    ; work         ;
;             |a_graycounter_v67:rdptr_g1p|                   ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p                               ; a_graycounter_v67    ; work         ;
;             |alt_synch_pipe_mpl:ws_dgrp|                    ; 88 (0)      ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 83 (0)            ; 5 (0)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp                                ; alt_synch_pipe_mpl   ; work         ;
;                |dffpipe_7f9:dffpipe3|                       ; 88 (88)     ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 83 (83)           ; 5 (5)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3           ; dffpipe_7f9          ; work         ;
;             |altsyncram_b271:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram                                  ; altsyncram_b271      ; work         ;
;             |dffpipe_pe9:ws_brp|                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp                                        ; dffpipe_pe9          ; work         ;
;             |dffpipe_pe9:ws_bwp|                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp                                        ; dffpipe_pe9          ; work         ;
;    |rxLargeFIFO:rx1_FIFO_inst|                              ; 202 (0)     ; 180 (0)                   ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 112 (0)           ; 68 (0)           ; |radioberry|rxLargeFIFO:rx1_FIFO_inst                                                                                                         ; rxLargeFIFO          ; work         ;
;       |dcfifo:dcfifo_component|                             ; 202 (0)     ; 180 (0)                   ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 112 (0)           ; 68 (0)           ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component                                                                                 ; dcfifo               ; work         ;
;          |dcfifo_0lk1:auto_generated|                       ; 202 (44)    ; 180 (38)                  ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (2)       ; 112 (19)          ; 68 (8)           ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated                                                      ; dcfifo_0lk1          ; work         ;
;             |a_gray2bin_1ib:wrptr_g_gray2bin|               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_gray2bin_1ib:wrptr_g_gray2bin                      ; a_gray2bin_1ib       ; work         ;
;             |a_gray2bin_1ib:ws_dgrp_gray2bin|               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_gray2bin_1ib:ws_dgrp_gray2bin                      ; a_gray2bin_1ib       ; work         ;
;             |a_graycounter_077:rdptr_g1p|                   ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p                          ; a_graycounter_077    ; work         ;
;             |a_graycounter_skc:wrptr_g1p|                   ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p                          ; a_graycounter_skc    ; work         ;
;             |alt_synch_pipe_spl:ws_dgrp|                    ; 96 (0)      ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 93 (0)            ; 3 (0)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp                           ; alt_synch_pipe_spl   ; work         ;
;                |dffpipe_ef9:dffpipe3|                       ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 93 (93)           ; 3 (3)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3      ; dffpipe_ef9          ; work         ;
;             |altsyncram_d271:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 98304       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram                             ; altsyncram_d271      ; work         ;
;             |cmpr_566:wrfull_eq_comp_lsb|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|cmpr_566:wrfull_eq_comp_lsb                          ; cmpr_566             ; work         ;
;             |dffpipe_qe9:ws_brp|                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp                                   ; dffpipe_qe9          ; work         ;
;             |dffpipe_qe9:ws_bwp|                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp                                   ; dffpipe_qe9          ; work         ;
;             |mux_c28:wrfull_eq_comp_lsb_mux|                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|mux_c28:wrfull_eq_comp_lsb_mux                       ; mux_c28              ; work         ;
;             |mux_c28:wrfull_eq_comp_msb_mux|                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |radioberry|rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|mux_c28:wrfull_eq_comp_msb_mux                       ; mux_c28              ; work         ;
;    |spi_slave:spi_slave_rx2_inst|                           ; 159 (159)   ; 151 (151)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 91 (91)           ; 60 (60)          ; |radioberry|spi_slave:spi_slave_rx2_inst                                                                                                      ; spi_slave            ; work         ;
;    |spi_slave:spi_slave_rx_inst|                            ; 147 (147)   ; 137 (137)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 82 (82)           ; 55 (55)          ; |radioberry|spi_slave:spi_slave_rx_inst                                                                                                       ; spi_slave            ; work         ;
;    |transmitter:transmitter_inst|                           ; 3714 (96)   ; 2926 (91)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 780 (10)     ; 702 (22)          ; 2232 (64)        ; |radioberry|transmitter:transmitter_inst                                                                                                      ; transmitter          ; work         ;
;       |CicInterpM5:in2|                                     ; 1679 (1679) ; 1610 (1610)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 598 (598)         ; 1012 (1012)      ; |radioberry|transmitter:transmitter_inst|CicInterpM5:in2                                                                                      ; CicInterpM5          ; work         ;
;       |FirInterp8_1024:fi|                                  ; 183 (183)   ; 173 (173)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 52 (52)           ; 121 (121)        ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi                                                                                   ; FirInterp8_1024      ; work         ;
;          |firram36I_1024:ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram                                                                ; firram36I_1024       ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;                |altsyncram_jin1:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated ; altsyncram_jin1      ; work         ;
;          |firromI_1024:rom|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom                                                                  ; firromI_1024         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                  ; altsyncram           ; work         ;
;                |altsyncram_23b1:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated   ; altsyncram_23b1      ; work         ;
;          |lpm_mult:Mult0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0                                                                    ; lpm_mult             ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;          |lpm_mult:Mult1|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1                                                                    ; lpm_mult             ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t             ; work         ;
;       |cpl_cordic:cordic_inst|                              ; 1755 (1755) ; 1051 (1051)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 691 (691)    ; 30 (30)           ; 1034 (1034)      ; |radioberry|transmitter:transmitter_inst|cpl_cordic:cordic_inst                                                                               ; cpl_cordic           ; work         ;
;       |pulsegen:pulse_inst|                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|transmitter:transmitter_inst|pulsegen:pulse_inst                                                                                  ; pulsegen             ; work         ;
;    |txFIFO:txFIFO_inst|                                     ; 105 (0)     ; 92 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 45 (0)            ; 47 (0)           ; |radioberry|txFIFO:txFIFO_inst                                                                                                                ; txFIFO               ; work         ;
;       |dcfifo:dcfifo_component|                             ; 105 (0)     ; 92 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 45 (0)            ; 47 (0)           ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component                                                                                        ; dcfifo               ; work         ;
;          |dcfifo_ngk1:auto_generated|                       ; 105 (36)    ; 92 (36)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 45 (30)           ; 47 (4)           ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated                                                             ; dcfifo_ngk1          ; work         ;
;             |a_graycounter_077:rdptr_g1p|                   ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p                                 ; a_graycounter_077    ; work         ;
;             |a_graycounter_skc:wrptr_g1p|                   ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p                                 ; a_graycounter_skc    ; work         ;
;             |alt_synch_pipe_apl:rs_dgwp|                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 9 (0)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                  ; alt_synch_pipe_apl   ; work         ;
;                |dffpipe_re9:dffpipe10|                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 9 (9)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10            ; dffpipe_re9          ; work         ;
;             |altsyncram_v171:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram                                    ; altsyncram_v171      ; work         ;
;             |cmpr_i76:rdempty_eq_comp|                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdempty_eq_comp                                    ; cmpr_i76             ; work         ;
;             |cmpr_i76:rdfull_eq_comp|                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdfull_eq_comp                                     ; cmpr_i76             ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                  ;
+-----------------+----------+---------------+---------------+-----------------------+----------+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+----------+------+
; ad9866_rxen     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ad9866_rxclk    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ad9866_txen     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ad9866_txclk    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ad9866_sclk     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ad9866_sdio     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ad9866_sen_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ad9866_rst_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ad9866_mode     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; spi_miso        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rb_info_1       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; rb_info_2       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rx1_samples     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rx2_samples     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; pistrobe        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; txFIFOFull      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ptt_out         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; filter[0]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; filter[1]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; filter[2]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; filter[3]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; filter[4]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; filter[5]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; filter[6]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; key_dot_rpi     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; key_dash_rpi    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cw_ptt          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ad9866_adio[0]  ; Bidir    ; --            ; (0) 0 ps      ; (1) 368 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[1]  ; Bidir    ; --            ; (0) 0 ps      ; (2) 554 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[2]  ; Bidir    ; --            ; (0) 0 ps      ; (2) 554 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[3]  ; Bidir    ; --            ; (0) 0 ps      ; (2) 554 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[4]  ; Bidir    ; --            ; (0) 0 ps      ; (2) 554 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[5]  ; Bidir    ; --            ; (0) 0 ps      ; (1) 368 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[6]  ; Bidir    ; --            ; (1) 382 ps    ; (1) 368 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[7]  ; Bidir    ; --            ; (0) 0 ps      ; (2) 554 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[8]  ; Bidir    ; --            ; (0) 0 ps      ; (2) 554 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[9]  ; Bidir    ; --            ; (0) 0 ps      ; (2) 554 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[10] ; Bidir    ; --            ; (0) 0 ps      ; (1) 368 ps            ; (0) 0 ps ; --   ;
; ad9866_adio[11] ; Bidir    ; --            ; (0) 0 ps      ; (1) 368 ps            ; (0) 0 ps ; --   ;
; ptt_in          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; ad9866_clk      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --   ;
; KEY_DOT         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; KEY_DASH        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; clk_10mhz       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; spi_ce[1]       ; Input    ; (4) 935 ps    ; (0) 0 ps      ; --                    ; --       ; --   ;
; spi_ce[0]       ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
; spi_sck         ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --   ;
; spi_mosi        ; Input    ; --            ; (6) 1314 ps   ; (7) 1467 ps           ; --       ; --   ;
; ad9866_sdo      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+----------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ad9866_adio[0]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][0]~feeder                                                                                                                           ; 1                 ; 0       ;
; ad9866_adio[1]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][1]~feeder                                                                                                                           ; 1                 ; 0       ;
; ad9866_adio[2]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][2]~feeder                                                                                                                           ; 1                 ; 0       ;
; ad9866_adio[3]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][3]                                                                                                                                  ; 1                 ; 0       ;
; ad9866_adio[4]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][4]~feeder                                                                                                                           ; 1                 ; 0       ;
; ad9866_adio[5]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][5]~feeder                                                                                                                           ; 1                 ; 0       ;
; ad9866_adio[6]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][6]~feeder                                                                                                                           ; 1                 ; 1       ;
; ad9866_adio[7]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][7]~feeder                                                                                                                           ; 1                 ; 0       ;
; ad9866_adio[8]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][8]~feeder                                                                                                                           ; 1                 ; 0       ;
; ad9866_adio[9]                                                                                                                                        ;                   ;         ;
;      - adcpipe[0][9]                                                                                                                                  ; 1                 ; 0       ;
; ad9866_adio[10]                                                                                                                                       ;                   ;         ;
;      - adcpipe[0][10]~feeder                                                                                                                          ; 1                 ; 0       ;
; ad9866_adio[11]                                                                                                                                       ;                   ;         ;
;      - adcpipe[0][11]~feeder                                                                                                                          ; 1                 ; 0       ;
; ptt_in                                                                                                                                                ;                   ;         ;
;      - ad9866_adio[0]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[1]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[2]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[3]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[4]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[5]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[6]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[7]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[8]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[9]~output                                                                                                                          ; 1                 ; 6       ;
;      - ad9866_adio[10]~output                                                                                                                         ; 1                 ; 6       ;
;      - ad9866_adio[11]~output                                                                                                                         ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0                             ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4                             ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8                             ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44                            ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0                                  ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3                                  ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12                                 ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21                                 ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30                                 ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39                                 ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0                                    ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0                                    ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4                                    ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4                                    ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8                                    ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8                                    ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28                                   ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|LED~0                                                                                                             ; 1                 ; 6       ;
;      - cw_fpga                                                                                                                                        ; 1                 ; 6       ;
;      - rx1_freq[31]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[25]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[24]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[23]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[19]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[17]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[20]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[18]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[12]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[16]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[14]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[15]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[13]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[11]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[10]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[9]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[8]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[6]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[7]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[5]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[4]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[0]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[1]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[2]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[3]~_Duplicate_2                                                                                                                       ; 1                 ; 6       ;
;      - rx1_freq[21]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[22]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[29]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[30]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[26]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[27]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_freq[28]~_Duplicate_2                                                                                                                      ; 1                 ; 6       ;
;      - rx1_speed[0]                                                                                                                                   ; 1                 ; 6       ;
;      - rx1_speed[1]                                                                                                                                   ; 1                 ; 6       ;
;      - cw_speed[4]                                                                                                                                    ; 1                 ; 6       ;
;      - cw_speed[5]                                                                                                                                    ; 1                 ; 6       ;
;      - cw_speed[0]                                                                                                                                    ; 1                 ; 6       ;
;      - cw_speed[1]                                                                                                                                    ; 1                 ; 6       ;
;      - cw_speed[2]                                                                                                                                    ; 1                 ; 6       ;
;      - cw_speed[3]                                                                                                                                    ; 1                 ; 6       ;
;      - keyer_revers                                                                                                                                   ; 1                 ; 6       ;
;      - iambic_mode[0]                                                                                                                                 ; 1                 ; 6       ;
;      - iambic_mode[1]                                                                                                                                 ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                                 ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                              ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                              ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                               ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                               ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[2]~0                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[3]~1                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[4]~2                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[5]~3                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[6]~4                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[7]~5                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[8]~6                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[9]~7                                                                                                        ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[10]~8                                                                                                       ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[11]~9                                                                                                       ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[12]~10                                                                                                      ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[13]~11                                                                                                      ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                                    ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1~0                               ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|_~2                                        ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|_~3                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                               ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1~0                          ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|_~2                                   ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|_~3                                   ; 1                 ; 6       ;
;      - rx2_speed[0]                                                                                                                                   ; 1                 ; 6       ;
;      - rx2_speed[1]                                                                                                                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                   ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]                            ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]                            ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]                            ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]                       ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]                       ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                                      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|_~0                                          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1~0                                 ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|_~6                                          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                              ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                              ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                              ; 1                 ; 6       ;
;      - ad9866_tx_rqst~0                                                                                                                               ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[1]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[0]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[5]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[4]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[3]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[2]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[6]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[7]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[11]                                                       ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[10]                                                       ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[8]                                                        ; 1                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[9]                                                        ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                                            ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                             ; 1                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                             ; 1                 ; 6       ;
;      - rx_gain[5]                                                                                                                                     ; 1                 ; 6       ;
;      - tx_gain[5]                                                                                                                                     ; 1                 ; 6       ;
;      - rx_gain[4]                                                                                                                                     ; 1                 ; 6       ;
;      - tx_gain[4]                                                                                                                                     ; 1                 ; 6       ;
;      - rx_gain[3]                                                                                                                                     ; 1                 ; 6       ;
;      - tx_gain[3]                                                                                                                                     ; 1                 ; 6       ;
;      - rx_gain[2]                                                                                                                                     ; 1                 ; 6       ;
;      - tx_gain[2]                                                                                                                                     ; 1                 ; 6       ;
;      - rx_gain[1]                                                                                                                                     ; 1                 ; 6       ;
;      - tx_gain[1]                                                                                                                                     ; 1                 ; 6       ;
;      - rx_gain[0]                                                                                                                                     ; 1                 ; 6       ;
;      - tx_gain[0]                                                                                                                                     ; 1                 ; 6       ;
;      - ptt_in~_wirecell                                                                                                                               ; 1                 ; 6       ;
;      - ad9866_txen~output                                                                                                                             ; 1                 ; 6       ;
;      - ptt_out~output                                                                                                                                 ; 1                 ; 6       ;
;      - ad9866_rxen~output                                                                                                                             ; 1                 ; 6       ;
;      - iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                                                                            ; 1                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                                                               ; 1                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                                                               ; 1                 ; 6       ;
; ad9866_clk                                                                                                                                            ;                   ;         ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a0        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a0        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a0        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a0        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a0        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a0        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a0        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a0       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0      ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0                             ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4                             ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8                             ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44                            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0                                  ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3                                  ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12                                 ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39                                 ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0                                    ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a0   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a9   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[32]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[31]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[35]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[32]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Rmult[11]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[35]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[26]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[25]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[18]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[17]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[13]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[11]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[32]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[31]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[32]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[31]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Rmult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[35]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[34]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[26]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[25]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[22]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[21]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[20]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[19]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[18]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[17]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[16]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[15]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[14]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[13]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[12]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[11]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[26]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[35]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[34]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[26]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[25]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[22]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[21]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[20]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[19]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[18]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[17]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[16]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[15]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[14]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[13]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[12]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Rmult[11]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[35]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[34]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[33]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[32]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[31]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[30]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[29]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[28]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[27]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[26]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[25]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[24]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Rmult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[35]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[34]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[33]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[32]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[31]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[30]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[29]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[28]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[27]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[26]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[25]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[24]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Rmult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[34]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[26]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[24]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Rmult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[32]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Imult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[34]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[25]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[16]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[32]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[31]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Imult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[35]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[34]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[33]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[32]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[31]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[30]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[29]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[28]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[27]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[26]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[25]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[24]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[23]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[19]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[16]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Imult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[35]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[34]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[26]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[25]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[22]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[19]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[18]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[17]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[16]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[15]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[14]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Imult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[35]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[34]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[26]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[25]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[22]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[21]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[20]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[19]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[18]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[17]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[16]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[15]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[14]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[13]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[12]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Imult[11]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[35]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[34]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[33]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[32]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[31]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[30]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[29]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[28]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[27]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[26]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[25]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[24]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[23]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[22]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[21]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[20]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[19]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[18]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[17]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[16]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[15]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[14]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[13]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[12]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Imult[11]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[34]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[30]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[24]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[34]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[32]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[30]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[29]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[27]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[24]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[29]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[25]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[35]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[34]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[33]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[32]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[31]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[30]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[29]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[28]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[27]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[26]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[25]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[24]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Imult[11]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[32]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[31]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[30]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[29]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[28]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[27]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[26]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[25]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[24]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[23]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[22]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[21]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[20]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[19]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[18]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[17]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[16]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[15]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[14]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[13]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[12]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[11]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[32]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[31]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[30]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[29]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[28]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[27]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[26]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[25]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[24]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[23]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[22]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[21]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[20]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[19]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[18]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[17]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[16]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[15]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[14]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[13]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[12]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[11]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[26]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[24]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[25]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[23]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[22]                                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[21]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                              ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                              ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                              ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]                                                                                               ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[20]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][20]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[23]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[23]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[23]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[23]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[19]                                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[0]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[1]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[2]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[3]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[4]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[5]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[6]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[7]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[8]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[9]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[10]                                                                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[11]                                                                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[12]                                                                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[13]                                                                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[14]                                                                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|sample_no[15]                                                                                 ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[17][22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][20]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[2]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[3]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[4]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[5]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[6]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[7]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[8]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[2]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[3]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[4]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[5]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[6]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[7]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[2]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[3]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[4]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[5]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[6]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[7]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[8]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[2]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[3]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[4]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[5]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[6]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[7]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[8]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[2]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[3]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[4]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[5]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[6]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[7]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[8]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[2]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[3]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[4]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[5]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[6]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[7]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[8]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[2]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[3]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[4]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[5]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[6]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[7]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[8]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[2]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[3]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[4]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[5]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[6]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[7]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[18]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[0]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[1]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[2]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[3]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[4]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[5]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[6]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[7]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[8]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[17][21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[18][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][20]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[0]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[0]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[0]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[0]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[0]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[1]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[1]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[1]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[1]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[1]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[1]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[1]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[17]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[17][20]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][20]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[20]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[20]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[20]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[20]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[16]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][20]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[17][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][20]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[18]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[15]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[1]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[2]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[3]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[4]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[5]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[6]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[7]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|raddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[14]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[13]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[12]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[11]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[10]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[9]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[8]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[7]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[6]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[5]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[4]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[3]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[2]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[1]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_data[0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|caddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[0]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[1]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[2]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[3]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[4]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[5]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[6]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|raddr[7]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|raddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[0]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[1]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[2]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[3]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[4]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[5]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[6]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[7]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|raddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[0]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[1]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[2]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[3]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[4]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[5]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[6]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[7]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[0]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[1]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[2]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[3]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[4]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[5]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[6]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|raddr[7]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[0]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[1]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[2]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[3]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[4]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[5]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[6]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[7]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|raddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|caddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|raddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[0]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[1]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[2]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[3]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[4]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[5]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[6]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[7]                                                                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|raddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[0]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[1]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[2]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[3]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[4]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[5]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[6]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|caddr[7]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[15]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[1]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[2]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[3]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[4]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[5]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[6]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[7]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|raddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[14]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[13]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[12]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[11]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[10]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[9]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[8]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[7]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[6]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[5]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[4]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[3]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[2]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[1]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_data[0]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|raddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|raddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|raddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|caddr[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|raddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|raddr[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[7]                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[15]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][20]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[17][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][20]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[17]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[12]                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[14]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][20]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[17][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][20]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[16]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[13]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[11][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][20]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][20]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[15]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[15]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[12]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][22]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][20]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][21]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][20]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][20]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][20]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[14]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[14]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[11]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][19]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[17][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][20]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[13]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[13]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[10]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][22]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][21]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][20]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][18]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][19]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][17]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[16][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][20]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[12]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[42]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[41]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[40]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[12]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[42]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[41]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[40]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]                                 ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[9]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][22]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][22]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][21]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][20]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][19]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][17]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][17]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][16]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[15][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][16]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][17]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][19]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][20]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[11]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[27]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[37]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[32]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[42]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[36]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[26]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[31]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[41]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[25]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[35]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[30]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[40]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[34]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[24]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[29]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[39]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[23]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[33]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[28]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[22]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[21]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[20]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[19]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[18]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[17]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[16]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[15]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[14]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[13]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[12]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[11]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[11]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[27]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[37]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[32]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[42]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[36]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[26]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[31]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[41]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[25]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[35]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[30]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[40]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[34]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[24]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[29]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[39]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[23]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[33]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[28]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[22]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[21]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[20]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[19]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[18]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[17]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[16]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[15]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[14]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[13]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[11]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[12]                                 ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[8]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][22]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][22]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][21]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][21]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][20]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][19]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][16]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][17]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][16]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][16]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][15]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[14][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][16]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][17]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][19]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][20]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[10]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[37]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[32]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[42]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[36]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[31]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[41]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[35]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[40]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[34]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[29]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[39]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[33]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[28]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[38]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[10]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[10]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[37]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[32]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[42]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[36]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[31]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[41]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[35]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[40]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[34]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[29]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[39]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[33]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[28]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[38]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[10]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                 ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[7]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[5][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][22]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][21]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][21]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][20]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][19]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][17]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][16]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][14]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[13][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][20]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[9]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[10]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[10]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[10]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[10]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[10]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[27]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[37]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[32]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[42]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[36]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[31]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[41]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[35]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[40]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[34]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[29]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[39]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[33]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[28]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[9]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[10]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[10]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[27]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[37]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[32]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[42]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[36]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[31]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[41]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[35]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[40]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[34]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[29]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[39]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[33]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[28]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                 ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[6]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][13]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[12][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][19]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[8]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[9]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[9]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[9]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[9]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[9]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[27]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[32]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[26]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[31]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[25]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[29]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[28]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[8]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[8]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[9]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[9]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[27]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[32]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[26]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[31]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[25]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[29]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[28]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[8]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                 ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[5]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][12]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[11][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][17]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[7]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[7]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[7]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[7]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]                                              ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|counter[4]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][0]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][17]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][16]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][15]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][14]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][13]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][12]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][11]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][11]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[10][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][15]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[6]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[6]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[6]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[6]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[3]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][0]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][10]                                                                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][10]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[9][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][13]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[5]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[5]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[5]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[5]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[2]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][9]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][9]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[8][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[4]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[4]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[4]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[4]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[1]                                                                                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[11]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[29]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[12]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[28]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[27]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[26]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[25]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[21]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[24]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[23]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[22]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[20]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[19]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[18]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[15]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[16]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[13]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[14]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[17]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[31]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[30]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][8]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][8]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[3]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[3]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[10]                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][7]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][7]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[6][0]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[2]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[2]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[2]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[2]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[9]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[50]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[49]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[48]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[47]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[46]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[45]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[44]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[43]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[42]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[39]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][6]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[1][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[5][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[1]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[1]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[1]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[1]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[8]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[50]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[49]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[48]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[47]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[46]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[45]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[44]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[43]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[42]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[39]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[38]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][5]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[2][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Racc[0]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Racc[0]                                                                                                ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0]                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[7]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[50]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[49]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[48]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[47]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[46]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[45]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[44]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[43]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[42]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[38]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[37]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][4]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][4]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[36]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[1][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[23]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Raccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Raccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Raccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Raccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Raccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Raccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Raccum[0]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Raccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Raccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[0]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[6]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[50]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[16][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[49]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[48]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[47]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[46]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[45]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[44]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[43]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[42]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[37]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[39]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][3]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][3]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[36]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[35]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[2][2]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[22]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[23]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[23]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[23]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[23]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[23]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[23]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[23]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[5]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[15][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[39]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[38]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][2]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][2]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[35]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[34]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[33]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[36]                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[21]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[22]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[22]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[22]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[22]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][3]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[4]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[14][0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[39]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[38]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[37]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][1]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][1]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[33]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[32]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[36]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[20]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[21]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[21]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[12][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[12][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[12][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[12][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[21]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[21]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][4]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][3]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[3]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[50]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[13][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[49]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[48]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[47]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[46]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[45]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[44]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[43]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[42]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[38]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[37]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[12][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[10][0]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[9][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[8][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[7][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[6][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[5][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[4][0]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][0]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[32]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[31]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[35]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[34]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[36]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[19]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[20]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[20]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[20]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[20]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[20]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[20]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[20]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][18]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[2]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[37]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[31]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[30]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[35]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[34]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[33]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[36]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[18]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[19]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[19]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[15]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[14]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[13]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[12]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[11]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[10]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[9]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[8]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[7]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[6]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[5]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[4]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[3]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[2]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[1]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_data[0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[19]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[19]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[15]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[14]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[13]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[12]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[11]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[10]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[9]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[8]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[7]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[6]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[5]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[4]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[3]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[2]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[1]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_data[0]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][0]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][5]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][3]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][4]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][6]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][18]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][17]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[39]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[30]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[29]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[35]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[34]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[33]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[32]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[36]                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[17]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[18]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[37]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[32]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[42]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[36]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[31]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[41]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[35]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[30]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[40]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[34]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[29]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[39]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[33]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[9][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[18]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[42]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][17]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][16]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[0]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[39]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[38]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[29]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[28]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[33]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[32]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[31]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[36]                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[16]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[17]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[8][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[17]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][16]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][15]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[10]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[38]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[37]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[28]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[27]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[32]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[31]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[30]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[36]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[15]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[16]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[0]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[1]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[2]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[3]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[4]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[5]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[6]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[7]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[8]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[9]                                                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[10]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[11]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[12]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[13]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[14]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|sample_no[15]                                                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[16]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[0]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[1]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[2]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[3]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[4]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[5]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[6]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[7]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[8]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[9]                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[10]                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[11]                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[12]                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[13]                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[14]                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|sample_no[15]                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][15]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][14]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[9]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[19]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[19]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[37]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[27]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[26]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[35]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[34]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[31]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[30]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[29]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[36]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[14]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[15]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[15]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][14]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][13]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[20]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[18]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[20]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[18]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[26]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[35]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[34]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[33]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[30]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[29]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[28]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[25]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[13]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[14]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[37]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[42]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[41]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[40]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[39]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[14]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[42]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][13]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][12]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[19]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[17]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[19]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[17]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[33]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[32]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[29]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[28]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[27]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[24]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[12]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[13]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[42]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[41]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[40]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[13]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[42]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[26]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[41]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[25]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[40]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[24]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[23]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[22]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[21]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[19]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[18]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[17]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[16]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[13]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[11]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[12]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][12]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][11]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[18]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[16]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[18]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[16]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[32]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[31]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[28]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[27]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[26]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[23]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[11]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[12]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[37]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[27]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[32]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[42]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[26]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[36]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[31]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[41]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[35]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[25]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[30]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[40]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[24]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[34]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[29]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[39]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[33]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[23]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[28]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[22]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[21]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[20]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[19]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[18]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[17]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[16]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[15]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[14]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[13]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[12]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[11]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[12]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[37]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[27]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[32]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[42]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[26]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[36]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[31]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[41]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[35]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[25]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[30]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[40]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[24]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[34]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[29]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[39]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[33]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[23]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[28]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[22]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[21]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[20]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[19]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[18]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[17]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[16]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[15]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[14]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[13]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[11]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[10]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[12]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][11]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][10]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][8]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[17]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[15]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[17]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[15]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[31]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[30]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[27]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[26]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[22]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[10]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[11]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[37]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[32]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[42]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[36]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[31]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[41]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[35]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[40]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[34]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[29]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[39]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[33]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[28]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[38]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[10]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[10]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[11]                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[37]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[32]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[42]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[36]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[31]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[41]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[35]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[40]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[34]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[29]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[39]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[33]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[28]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[38]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[10]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][10]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][9]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][8]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][7]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[1]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[2]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[3]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[4]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[5]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[6]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[0]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[1]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[2]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[3]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[4]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[5]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[6]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[3]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[6]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[7]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[9]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[16]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[14]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[16]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[14]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[30]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[29]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[26]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[21]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[9]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[10]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[10]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[37]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[27]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[32]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[42]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[36]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[31]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[41]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[35]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[40]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[34]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[29]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[39]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[33]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[28]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][18]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[9]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[37]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[27]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[32]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[42]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[36]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[31]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[41]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[35]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[40]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[34]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[29]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[39]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[33]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[28]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[8]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][9]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][8]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][7]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][6]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[15]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[13]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[15]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[13]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[29]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[28]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[20]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[8]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[9]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[9]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[27]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[32]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[26]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[31]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[25]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[29]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[28]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[8]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][17]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[8]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[27]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[32]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[26]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[31]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[25]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[29]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[28]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[8]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[7]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][18]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][8]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][7]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][6]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][5]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[14]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[12]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[14]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[12]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[28]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[27]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[19]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[7]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[8]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[7]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[29]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[26]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[28]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[27]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[24]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[25]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[23]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[22]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[21]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[19]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[20]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[31]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[30]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][16]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_I[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[7]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[8]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                 ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[7]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[29]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[26]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[28]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[27]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[24]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[25]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[23]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[22]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[21]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[19]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[20]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][17]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][7]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][6]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][5]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][4]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_I[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[13]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[11]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[13]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[11]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[27]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[26]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[18]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[6]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[7]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[6]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][15]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[6]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[7]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[6]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][6]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][5]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][4]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][3]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                        ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[12]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[10]                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[12]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[10]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[26]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[17]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[5]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[6]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[5]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][14]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[15][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[5]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[6]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[5]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][5]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][4]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][3]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[15][0]                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[11]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[9]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[11]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[9]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[16]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[4]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[5]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[4]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][13]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[14][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[14][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[4]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[5]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[4]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][4]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][3]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[14][0]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[14][0]                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[10]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[8]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[10]                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[8]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[15]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[3]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[4]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][12]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[13][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[3]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[4]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][3]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[13][0]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[13][0]                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[9]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[7]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[9]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[7]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[16]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[23]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[14]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[2]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[3]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[2]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][11]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[12][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[2]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[3]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[2]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[1]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[12][0]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[12][0]                                                                                         ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[8]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[6]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[8]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[6]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[15]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[22]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[13]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[1]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[2]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[1]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][10]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[11][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[11][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[1]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[2]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[23]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[22]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[20]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[1]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[21]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[11][0]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[11][0]                                                                                         ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[7]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[5]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[7]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[5]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[16]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[21]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[12]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|Iacc[0]                                                                                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[1]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[18]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][9]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[10][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[10][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[0]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[1]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[18]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[19]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[10][0]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[10][0]                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[6]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[4]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[6]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[4]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[16]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[15]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[11]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Iaccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Iaccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Iaccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Iaccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Iaccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Iaccum[0]                                                                                      ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Iaccum[0]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[17]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][8]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[9][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[9][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[0]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][18]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[17]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[18]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[9][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[9][0]                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[5]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[3]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[5]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[3]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[15]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[16]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[10]                                                                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[16]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][7]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[8][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[8][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][17]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[16]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[17]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[8][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[8][0]                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[4]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[2]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[4]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[2]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[18]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[15]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[9]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[15]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][6]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[7][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[7][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][16]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[15]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[16]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[7][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[7][0]                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[3]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_real[1]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[3]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|y_imag[1]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[16]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[16]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[8]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[14]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[0][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[1][5]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][4]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[6][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[6][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[14]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[15]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[0][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[1][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[1][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[6][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][0]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[2]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[1]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[2]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[1]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[16]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[15]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[15]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[7]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[13]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[2][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[2][3]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[5][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[5][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[13]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[14]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[2][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[5][0]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[0]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[0]                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[15]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[6]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[12]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[4][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[4][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[12]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[13]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[12]                                       ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[4][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[4][0]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[14]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[5]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[11]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|phase[0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|X[3][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[3][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[11]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[12]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[11]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|phase[0]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|X[3][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[3][0]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[4]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[10]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[10]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[11]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[10]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[3]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[9]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[9]                                                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10]                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[9]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[8]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[11]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[2]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[8]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[8]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[9]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[8]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[7]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y5[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s5[1]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[7]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[7]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[7]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[6]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y4[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[9]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s4[1]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[6]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[6]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[6]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[5]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y3[1]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[8]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s3[1]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[5]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[5]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[5]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[4]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y2[1]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[7]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s2[1]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][5]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[4]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[4]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[4]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[3]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|y1[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|s1[1]                                                                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][4]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[3]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                                     ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[3]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[3]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[2]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x5[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[5]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q5[1]                                                                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][3]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[2]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[2]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[1]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x4[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[4]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q4[1]                                                                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|rounded_Q[1]                                                                                      ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|rounded_Q[1]                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0]                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x3[1]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q3[1]                                                                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x2[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[2]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q2[1]                                                                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[15][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[15][0]                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x1[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q1[1]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][6]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][5]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][5]                                                                                    ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[6]                                      ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[6]                                      ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[5]                                      ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[5]                                      ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[4]                                      ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[4]                                      ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[3]                                      ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[3]                                      ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[2]                                      ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[2]                                      ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[1]                                      ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[1]                                      ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_bwp|dffe3a[0]                                      ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|dffpipe_qe9:ws_brp|dffe3a[0]                                      ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[6]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[6]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[5]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[5]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[4]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[4]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[3]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[3]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[2]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[2]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[1]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[1]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                                           ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[0]                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|wstate[4]                                                                                               ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[10]                                                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[11]                                                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11]             ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10]             ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[0]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[1]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[6]                                                               ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[7]                                                               ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[8]                                                               ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[9]                                                               ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[4]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[5]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[2]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|rdptr_g[3]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]              ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|counter[0]                                                                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[11]                                                       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[10]                                                       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[9]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[8]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[7]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[6]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[11]                                                   ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[10]                                                   ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[9]                                                    ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[8]                                                    ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[7]                                                    ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[6]                                                    ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[5]                                                    ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[4]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[4]                                                    ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[3]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[3]                                                    ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[2]                                                    ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[1]                                                    ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[0]                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[0]                                                    ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[6]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[10]                                                            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[9]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[8]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[6]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[10]                                                        ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[9]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[8]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[7]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[5]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[4]                                                         ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[3]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[2]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[1]                                                         ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[0]                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_strobe                                                                                     ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[1]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[5]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[4]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[3]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[2]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[6]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[7]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[11]       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[10]       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[8]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[9]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                           ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                           ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                            ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                                  ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|pulsegen:pulse_inst|p1                                                                                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                                  ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11]             ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10]             ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                 ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                                                                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                                                                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|wstate[4]                                                                                              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[6]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[10]            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[9]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[7]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[5]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4]             ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[3]             ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[2]             ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0]             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|out_strobe                                                                                           ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                               ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[1]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[0]        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5]        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[4]        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[2]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[6]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[7]        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[11]       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[10]       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[8]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[9]        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd3                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd4                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[2]                                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[3]                                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[4]                                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[5]                                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[6]                                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[7]                                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[8]                                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[9]                                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[10]                                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[11]                                                                                                      ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[12]                                                                                                      ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|out_data[13]                                                                                                      ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_strobe                                                                                    ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[6]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[10]            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[9]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[8]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[7]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4]             ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[3]             ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2]             ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[1]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0]             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[0]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|sample_no[15]                                                                                        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                       ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[0]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[2]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[6]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[7]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[11]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[10]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[9]         ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]                              ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                              ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd2                                                                                   ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[2]                            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[1]                            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|out_strobe                                                                                          ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[6]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[10]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[9]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[8]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[7]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[3]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[2]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[1]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]              ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[0]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[5]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[6]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[11]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[10]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[9]         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd1                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[2]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[0]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[1]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[3]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[4]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[5]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[6]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[7]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[8]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[9]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[10]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[11]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[12]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[13]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[14]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|sample_no[15]                                                                                       ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[10]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[9]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[7]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]              ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[1]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[0]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[5]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[3]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[11]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[10]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9]         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rDone                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                                   ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[9]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]              ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[1]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[0]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[2]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[11]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[10]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                                   ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[9]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[7]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[2]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[1]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]              ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[1]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[5]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[6]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[10]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[9]         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rAddrB                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|req                                                                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][0]                                                                                   ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[10]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[9]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[8]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[4]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[2]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[1]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]              ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[1]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[0]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[5]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[4]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[3]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[2]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[6]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[7]         ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[11]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[10]        ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8]         ; 0                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[9]         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rAddrA                                                                                  ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[0]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[1]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[2]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[3]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[4]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[5]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[7]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[6]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|counter[8]                                                                                        ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][0]                                                                                   ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[10]             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[9]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[8]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[7]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[5]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[4]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[3]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[2]              ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[1]              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[0]              ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rAddr                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[39]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[41]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[42]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[42]                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][1]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][0]                                                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[37]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[39]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[41]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[42]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[42]                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[39]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[41]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[42]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[42]                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[37]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[39]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[41]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[42]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[42]                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[27]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[33]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[34]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[37]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[41]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[42]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[42]                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                                   ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][19]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][18]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][17]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][16]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][15]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][14]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][13]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][12]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][11]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][10]                                                                                   ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][9]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][8]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][7]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][6]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][5]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][4]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][3]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][2]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][1]                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][0]                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[50]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[49]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[48]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[47]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[46]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[45]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[44]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[43]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[42]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[41]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[40]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[39]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[38]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[36]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[34]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[32]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[29]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[24]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[23]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[22]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[21]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[20]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[19]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[18]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[17]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[16]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[15]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[13]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[12]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[11]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[10]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[9]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[8]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[7]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[6]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[5]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[4]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[3]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[2]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq4[1]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[50]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[49]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[47]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[43]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[41]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[39]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[38]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[37]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[36]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[32]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[24]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[23]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[22]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[21]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[20]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[19]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[18]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[17]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[16]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[15]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[13]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[12]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[11]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[10]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[8]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[7]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[6]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[5]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[3]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[2]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx4[1]                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][0]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[50]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[49]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[47]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[43]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[41]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[39]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[38]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[36]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[32]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[24]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[23]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[22]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[21]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[20]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[19]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[18]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[17]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[16]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[15]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[13]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[12]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[11]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[10]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[8]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[7]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[6]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[5]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[3]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[2]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq3[1]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[50]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[49]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[47]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[46]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[45]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[44]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[43]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[42]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[41]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[39]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[38]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[36]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[35]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[32]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[30]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[27]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[26]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[24]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[23]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[22]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[21]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[20]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[19]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[18]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[17]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[16]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[15]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[13]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[12]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[11]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[10]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[8]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[7]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[6]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[5]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[3]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[2]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx3[1]                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][0]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[12][0]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[50]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[49]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[47]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[43]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[41]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[39]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[38]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[36]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[33]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[32]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[25]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[24]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[23]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[22]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[21]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[20]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[19]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[18]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[17]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[16]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[15]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[14]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[13]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[12]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[11]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[10]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[8]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[7]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[6]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[5]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[3]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[2]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq2[1]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[50]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[49]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[47]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[43]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[41]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[39]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[38]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[36]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[32]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[31]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[26]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[24]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[23]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[22]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[21]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[20]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[19]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[18]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[17]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[16]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[15]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[13]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[12]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[11]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[10]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[9]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[8]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[7]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[6]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[5]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[4]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[3]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[2]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx2[1]                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][1]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][0]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][0]                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[50]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[49]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[47]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[43]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[41]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[39]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[38]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[36]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[32]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[24]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[23]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[22]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[21]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[20]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[19]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[18]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[17]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[16]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[15]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[13]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[12]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[11]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[10]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[8]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[7]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[6]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[5]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[3]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[2]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq1[1]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[50]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[49]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[47]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[43]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[41]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[39]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[38]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[36]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[33]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[32]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[30]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[24]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[23]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[22]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[21]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[20]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[19]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[18]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[17]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[16]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[15]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[14]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[13]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[12]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[11]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[10]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[8]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[7]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[6]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[5]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[3]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[2]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx1[1]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[50]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[50]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[49]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[47]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[46]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[43]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[43]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[41]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[41]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[40]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[40]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[39]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[38]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[36]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[32]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[25]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[25]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[24]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[24]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[23]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[22]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[21]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[20]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[20]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[19]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[19]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[18]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[17]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[17]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[16]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[15]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[13]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[13]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[12]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[12]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[11]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[10]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[10]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[8]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[7]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[6]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[6]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[5]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[3]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[3]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[2]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|q0[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dq0[1]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[50]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[50]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[49]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[49]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[48]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[48]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[47]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[47]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[46]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[46]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[45]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[45]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[44]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[44]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[43]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[43]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[42]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[42]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[41]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[41]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[40]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[40]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[39]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[39]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[38]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[38]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[37]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[37]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[36]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[36]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[35]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[35]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[34]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[34]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[33]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[33]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[32]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[32]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[31]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[31]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[30]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[30]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[29]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[29]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[28]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[28]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[27]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[27]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[26]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[26]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[25]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[25]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[24]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[24]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[23]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[23]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[22]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[22]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[21]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[21]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[20]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[20]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[19]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[18]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[18]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[17]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[17]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[16]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[16]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[15]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[15]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[14]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[14]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[13]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[13]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[12]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[12]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[11]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[11]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[10]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[10]                                                                                           ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[9]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[9]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[8]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[8]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[7]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[7]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[6]                                                                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[6]                                                                                            ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[5]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[5]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[4]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[4]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[3]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[3]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[2]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[2]                                                                                            ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|x0[1]                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|CicInterpM5:in2|dx0[1]                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[7][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_strobe                                                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[39]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[41]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[42]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_strobe                                                                                     ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][2]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[37]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[39]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[41]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[42]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[42]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[39]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[41]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[42]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[42]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[37]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[38]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[39]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[41]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[42]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[37]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[38]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[39]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[40]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[41]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[42]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][1]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[25]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[27]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[29]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[32]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[33]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[34]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[37]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[40]                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[41]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[42]                                            ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][2]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[27]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[25]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]                                             ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[29]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[32]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[33]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[34]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[37]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[40]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[41]                                             ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[42]                                             ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                             ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[0]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                       ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[1]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[2]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[3]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[4]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[5]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[6]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[7]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[8]                                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[9]                                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[10]                                                                                                         ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[11]                                                                                                         ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[12]                                                                                                         ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[13]                                                                                                         ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[14]                                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_q[15]                                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[0]                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[1]                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[2]                                                                                       ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[0]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[1]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[2]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[3]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[4]                                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[5]                                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[6]                                                                                                          ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[7]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[8]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[9]                                                                                                          ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[10]                                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[11]                                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[12]                                                                                                         ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[13]                                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[14]                                                                                                         ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|fir_i[15]                                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][1]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][0]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][2]                                                                                           ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[0]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[1]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[2]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[3]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[4]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[5]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[6]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[7]                                                                                                     ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[8]                                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[9]                                                                                                     ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[10]                                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[11]                                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[12]                                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[13]                                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[14]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[15]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[16]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[17]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[18]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[19]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[20]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[21]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[22]                                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[23]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[24]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[25]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[26]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[27]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[28]                                                                                                    ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[29]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[30]                                                                                                    ; 0                 ; 0       ;
;      - transmitter:transmitter_inst|tx_IQ_data[31]                                                                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][1]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][15]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][14]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][13]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][12]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][11]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][10]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][9]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][8]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][7]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][6]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][5]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][4]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][16]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][0]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][3]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][2]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][18]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][17]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][16]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][15]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][14]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][13]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][12]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][11]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][10]                                                                                         ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][9]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][8]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][7]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cordic:cordic_inst|Y[0][6]                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][1]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][6]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][5]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][4]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][0]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][3]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][2]                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][18]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][17]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][16]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][15]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][14]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][13]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][12]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][11]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][10]                                                                                          ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][9]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][8]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][7]                                                                                           ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cordic:cordic_inst|Y[0][6]                                                                                           ; 0                 ; 0       ;
;      - adcpipe[1][11]                                                                                                                                 ; 1                 ; 0       ;
;      - adcpipe[1][10]                                                                                                                                 ; 1                 ; 0       ;
;      - adcpipe[1][9]                                                                                                                                  ; 0                 ; 0       ;
;      - adcpipe[1][8]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][7]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][6]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][5]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][4]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][3]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][2]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][1]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[1][0]                                                                                                                                  ; 0                 ; 0       ;
;      - adcpipe[0][11]                                                                                                                                 ; 0                 ; 0       ;
;      - adcpipe[0][10]                                                                                                                                 ; 0                 ; 0       ;
;      - adcpipe[0][9]                                                                                                                                  ; 0                 ; 0       ;
;      - adcpipe[0][8]                                                                                                                                  ; 0                 ; 0       ;
;      - adcpipe[0][7]                                                                                                                                  ; 0                 ; 0       ;
;      - adcpipe[0][6]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[0][5]                                                                                                                                  ; 0                 ; 0       ;
;      - adcpipe[0][4]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[0][3]                                                                                                                                  ; 0                 ; 0       ;
;      - adcpipe[0][2]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[0][1]                                                                                                                                  ; 1                 ; 0       ;
;      - adcpipe[0][0]                                                                                                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|out_strobe                                                                                          ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|out_strobe                                                                                           ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[2]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[0]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[1]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[3]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[4]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[5]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[6]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[7]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[8]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[9]                                                                                        ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[10]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[11]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[12]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[13]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[14]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|sample_no[15]                                                                                       ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                                                    ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[2]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[0]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[1]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[3]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[4]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[5]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[6]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[7]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[8]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[9]                                                                                         ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[10]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[11]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[12]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[13]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[14]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|sample_no[15]                                                                                        ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                                  ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                                  ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                                                   ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                                   ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[3]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                    ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                                    ; 0                 ; 0       ;
;      - ad9866_rxclk~output                                                                                                                            ; 1                 ; 0       ;
;      - ad9866_txclk~output                                                                                                                            ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                              ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                              ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 0                 ; 0       ;
;      - receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
;      - transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                                               ; 1                 ; 0       ;
; KEY_DOT                                                                                                                                               ;                   ;         ;
;      - iambic:iambic_inst|Selector0~1                                                                                                                 ; 1                 ; 6       ;
;      - iambic:iambic_inst|Selector0~3                                                                                                                 ; 1                 ; 6       ;
;      - iambic:iambic_inst|Selector1~1                                                                                                                 ; 1                 ; 6       ;
;      - iambic:iambic_inst|dash~0                                                                                                                      ; 1                 ; 6       ;
;      - iambic:iambic_inst|key_state~27                                                                                                                ; 1                 ; 6       ;
;      - iambic:iambic_inst|Selector11~0                                                                                                                ; 1                 ; 6       ;
;      - key_dot_rpi~output                                                                                                                             ; 1                 ; 6       ;
; KEY_DASH                                                                                                                                              ;                   ;         ;
;      - iambic:iambic_inst|Selector0~1                                                                                                                 ; 0                 ; 6       ;
;      - iambic:iambic_inst|Selector0~3                                                                                                                 ; 0                 ; 6       ;
;      - iambic:iambic_inst|Selector1~1                                                                                                                 ; 0                 ; 6       ;
;      - iambic:iambic_inst|dash~0                                                                                                                      ; 0                 ; 6       ;
;      - iambic:iambic_inst|key_state~27                                                                                                                ; 0                 ; 6       ;
;      - iambic:iambic_inst|Selector11~0                                                                                                                ; 0                 ; 6       ;
;      - key_dash_rpi~output                                                                                                                            ; 0                 ; 6       ;
; clk_10mhz                                                                                                                                             ;                   ;         ;
; spi_ce[1]                                                                                                                                             ;                   ;         ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0                                  ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3                                  ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[47]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx_inst|sdout~1                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|sdout~2                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[46]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|nb[6]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[5]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[4]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[3]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[2]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[1]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[0]                                                                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                                 ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[45]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|done                                                                                                              ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[44]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[43]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[39]~0                                                                                                       ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[44]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[39]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[40]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[41]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[42]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[38]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[45]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[46]                                                                                                          ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]                            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]                            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[43]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[37]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[42]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[36]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[31]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[32]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[33]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[34]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[35]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[41]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[30]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[40]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[29]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[39]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[28]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[38]                                                                                                          ; 0                 ; 4       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                                            ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                             ; 1                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[27]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[37]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[26]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[36]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[25]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[35]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[24]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[34]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[23]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[33]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[22]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[32]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[21]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[31]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[20]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[30]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[19]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[29]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[18]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[28]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[17]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[27]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[16]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[15]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[25]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[14]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[24]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[13]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[23]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[12]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[22]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[11]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[21]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[10]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[20]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[9]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[3]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[4]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[5]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[6]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[7]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[8]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[19]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[18]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[17]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[16]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[15]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[14]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[13]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[12]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[11]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[10]                                                                                                          ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[9]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[8]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[7]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[6]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[5]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[4]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[3]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[2]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[1]                                                                                                           ; 0                 ; 4       ;
;      - spi_slave:spi_slave_rx2_inst|treg[0]                                                                                                           ; 0                 ; 4       ;
; spi_ce[0]                                                                                                                                             ;                   ;         ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0                             ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4                             ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8                             ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44                            ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0                                    ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4                                    ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8                                    ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[47]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|sdout~1                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|sdout~2                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|done                                                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[46]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|nb[6]                                                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[5]                                                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[4]                                                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[3]                                                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[2]                                                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[1]                                                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[0]                                                                                                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[11]                                                      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                                                      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[1]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[0]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[7]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[6]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[5]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[2]                                                       ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[37]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[38]~0                                                                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[45]                                                                                                           ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[30]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[24]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[23]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[22]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[18]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[16]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[19]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[17]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[11]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[15]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[13]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[14]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[12]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[10]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[9]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[8]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[7]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[5]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[6]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[4]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[3]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[1]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[2]                                                                                                            ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[20]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[21]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[28]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[29]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[25]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[26]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[27]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[36]                                                                                                           ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[44]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[39]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[40]                                                                                                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                  ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                  ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[35]                                                                                                           ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]                       ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]                       ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                       ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[43]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[38]                                                                                                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[34]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[42]                                                                                                           ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[33]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[41]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[32]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[40]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[31]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[39]                                                                                                           ; 0                 ; 6       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[1]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[0]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[5]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[4]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[3]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[2]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[6]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[7]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[11]                                                       ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[10]                                                       ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[8]                                                        ; 1                 ; 0       ;
;      - rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[9]                                                        ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[38]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[37]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[36]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[35]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[34]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[33]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[32]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[31]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[30]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[29]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[28]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[27]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[26]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[25]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[24]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[23]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[22]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[21]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[20]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[19]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[18]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[17]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[16]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[15]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[14]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[13]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[12]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[11]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[10]                                                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[9]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[8]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[7]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[6]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[5]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[4]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[3]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[2]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[1]                                                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[0]                                                                                                            ; 0                 ; 6       ;
; spi_sck                                                                                                                                               ;                   ;         ;
;      - spi_slave:spi_slave_rx_inst|done                                                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[38]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[47]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[0]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[1]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[2]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[3]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[4]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[5]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[6]                                                                                                             ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[46]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[47]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[46]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[6]                                                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[5]                                                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[4]                                                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[3]                                                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[2]                                                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[1]                                                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[0]                                                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[31]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[25]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[24]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[23]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[19]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[17]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[20]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[18]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[12]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[16]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[14]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[15]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[13]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[11]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[9]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[8]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[6]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[7]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[5]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[4]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[0]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[1]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[2]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[3]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[21]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[22]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[30]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[26]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[27]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[28]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[37]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[45]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[45]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[40]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[41]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[30]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[24]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[23]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[22]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[18]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[16]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[19]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[17]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[11]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[15]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[13]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[14]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[12]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[10]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[9]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[8]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[7]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[5]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[6]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[4]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[3]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[1]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[2]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[20]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[21]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[28]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[29]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[25]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[26]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[27]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[36]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[44]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|done                                                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[45]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[40]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[42]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[43]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[39]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[46]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[47]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[44]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[44]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[39]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[40]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[35]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[43]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[44]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[39]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[40]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[41]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[42]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[38]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[45]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[46]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[43]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[43]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[38]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[34]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[37]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[32]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[33]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[34]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[35]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[36]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[37]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[38]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[42]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[42]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[33]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[36]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[31]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[32]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[33]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[34]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[35]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[41]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[41]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[32]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[30]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[40]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[40]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[31]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[29]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[39]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[39]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[28]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[38]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[38]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[27]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[37]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[37]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[26]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[36]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[36]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[25]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[37]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[35]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[35]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[24]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[36]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[34]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[34]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[23]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[35]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[33]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[33]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[22]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[34]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[32]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[32]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[21]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[33]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[31]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[31]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[20]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[32]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[30]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[30]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[19]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[29]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[29]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[18]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[28]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[28]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[17]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[27]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[27]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[16]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[26]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[15]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[25]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[25]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[14]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[24]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[24]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[13]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[23]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[23]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[12]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[22]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[22]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[11]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[21]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[21]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[10]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[18]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[19]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[20]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[21]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[22]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[23]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[24]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[25]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[26]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[27]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[28]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[29]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[30]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[31]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[0]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[1]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[2]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[3]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[4]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[5]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[6]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[7]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[8]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[9]                                                                                                          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[10]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[11]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[12]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[13]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[14]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[15]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[16]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[17]                                                                                                         ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[20]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[20]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[9]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[3]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[4]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[5]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[6]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[7]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[8]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[19]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[19]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[18]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[18]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[17]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[17]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[16]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[16]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[15]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[15]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[14]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[14]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[13]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[13]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[12]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[12]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[11]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[11]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[10]                                                                                                          ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[10]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[9]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[9]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[8]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[8]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[7]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[7]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[6]                                                                                                           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[6]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[5]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[5]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[4]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[4]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[3]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[3]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[2]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[2]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[1]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[1]                                                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[0]                                                                                                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[0]                                                                                                            ; 0                 ; 0       ;
; spi_mosi                                                                                                                                              ;                   ;         ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]~feeder                                                                                                     ; 1                 ; 6       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]~feeder                                                                                                    ; 1                 ; 6       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[0]~feeder                                                                                                   ; 1                 ; 6       ;
; ad9866_sdo                                                                                                                                            ;                   ;         ;
;      - ad9866:ad9866_inst|dut2_data~16                                                                                                                ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4              ; 57      ; Clock                                               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4              ; 30      ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; ad9866:ad9866_inst|always0~1                                                                               ; LCCOMB_X14_Y16_N2  ; 6       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|datain[1]~2                                                                             ; LCCOMB_X15_Y16_N28 ; 13      ; Latch enable                                        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ad9866:ad9866_inst|dut2_data~1                                                                             ; LCCOMB_X15_Y15_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|sclk~0                                                                                  ; LCCOMB_X16_Y15_N10 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|sen_n~_Duplicate_1                                                                      ; FF_X15_Y16_N25     ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866_clk                                                                                                 ; PIN_69             ; 10688   ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; clk_10mhz                                                                                                  ; PIN_55             ; 83      ; Clock                                               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; clk_10mhz                                                                                                  ; PIN_55             ; 8       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; iambic:iambic_inst|WideOr6                                                                                 ; LCCOMB_X11_Y29_N30 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; iambic:iambic_inst|delay[0]~44                                                                             ; LCCOMB_X11_Y30_N28 ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|Selector33~4                                                                            ; LCCOMB_X20_Y32_N10 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|hang_timer[14]~20                                                                       ; LCCOMB_X19_Y31_N10 ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|hang_timer[14]~21                                                                       ; LCCOMB_X19_Y30_N28 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|profile_count[7]~1                                                                      ; LCCOMB_X21_Y31_N8  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|timer[17]~52                                                                            ; LCCOMB_X20_Y31_N26 ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ptt_in                                                                                                     ; PIN_42             ; 186     ; Clock enable, Output enable, Write enable           ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|out_strobe                                                      ; FF_X47_Y11_N15     ; 606     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|out_strobe                                                      ; FF_X49_Y4_N5       ; 142     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][16]                                                     ; FF_X19_Y16_N27     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][6]                                                     ; FF_X24_Y6_N29      ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][5]                                                     ; FF_X25_Y6_N19      ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][15]                                                     ; FF_X18_Y16_N25     ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][14]                                                     ; FF_X18_Y15_N29     ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][13]                                                     ; FF_X20_Y15_N23     ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][11]                                                     ; FF_X20_Y14_N23     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][10]                                                     ; FF_X19_Y14_N17     ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30]                                                    ; FF_X19_Y20_N29     ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal0~1                                                           ; LCCOMB_X36_Y24_N28 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal9~0                                                           ; LCCOMB_X36_Y24_N30 ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal9~1                                                           ; LCCOMB_X36_Y24_N22 ; 27      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[14]~1                                               ; LCCOMB_X37_Y23_N28 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[2]~29                                             ; LCCOMB_X37_Y23_N24 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[35]~2                                               ; LCCOMB_X37_Y23_N26 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[20]~1                                               ; LCCOMB_X39_Y21_N26 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[2]~29                                             ; LCCOMB_X39_Y21_N28 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[35]~2                                               ; LCCOMB_X39_Y21_N20 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Iaccum[22]~25                                             ; LCCOMB_X38_Y29_N18 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[0]~26                                               ; LCCOMB_X38_Y29_N30 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[35]~2                                               ; LCCOMB_X38_Y29_N26 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Rmult[35]~1                                               ; LCCOMB_X44_Y32_N10 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[3]~26                                               ; LCCOMB_X44_Y32_N2  ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[35]~2                                               ; LCCOMB_X44_Y32_N8  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[4]~25                                              ; LCCOMB_X38_Y27_N20 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[8]~29                                             ; LCCOMB_X37_Y27_N30 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[35]~2                                               ; LCCOMB_X37_Y27_N2  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Iaccum[17]~25                                             ; LCCOMB_X39_Y29_N30 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[1]~29                                             ; LCCOMB_X39_Y29_N26 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[35]~2                                               ; LCCOMB_X39_Y29_N28 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Raccum[0]~75                                              ; LCCOMB_X40_Y25_N28 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[1]~26                                               ; LCCOMB_X40_Y25_N24 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[35]~2                                               ; LCCOMB_X40_Y25_N26 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[17]~25                                             ; LCCOMB_X43_Y23_N0  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|counter[7]~29                                             ; LCCOMB_X39_Y23_N30 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[35]~2                                               ; LCCOMB_X39_Y23_N2  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weA                                                                ; LCCOMB_X38_Y26_N6  ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weB                                                                ; LCCOMB_X36_Y24_N26 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weC                                                                ; LCCOMB_X38_Y26_N12 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weD                                                                ; LCCOMB_X38_Y26_N2  ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weE                                                                ; LCCOMB_X38_Y26_N14 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weF                                                                ; LCCOMB_X38_Y26_N24 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weG                                                                ; LCCOMB_X38_Y26_N30 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weH                                                                ; LCCOMB_X38_Y26_N20 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weH~0                                                              ; LCCOMB_X36_Y24_N6  ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[4]~0                                                        ; LCCOMB_X36_Y24_N4  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|Equal0~6                                                  ; LCCOMB_X38_Y20_N16 ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_strobe                                                ; FF_X38_Y20_N15     ; 423     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|Equal0~6                                                  ; LCCOMB_X37_Y21_N26 ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|out_strobe                                                ; FF_X44_Y21_N23     ; 419     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cic:cic_inst_I2|out_strobe                                                       ; FF_X20_Y6_N5       ; 606     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cic:cic_inst_Q2|out_strobe                                                       ; FF_X34_Y18_N1      ; 142     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][16]                                                      ; FF_X27_Y22_N27     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][6]                                                      ; FF_X47_Y21_N13     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][5]                                                      ; FF_X48_Y21_N11     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][15]                                                      ; FF_X27_Y22_N23     ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][14]                                                      ; FF_X35_Y22_N29     ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][13]                                                      ; FF_X37_Y22_N23     ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][11]                                                      ; FF_X46_Y22_N29     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][10]                                                      ; FF_X47_Y22_N21     ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|phase[30]                                                     ; FF_X16_Y18_N29     ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|Equal0~1                                                            ; LCCOMB_X19_Y11_N30 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|Equal9~0                                                            ; LCCOMB_X16_Y10_N14 ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|Equal9~1                                                            ; LCCOMB_X16_Y8_N8   ; 39      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|Rmult[16]~1                                                ; LCCOMB_X30_Y11_N4  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|counter[3]~29                                              ; LCCOMB_X30_Y11_N0  ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|reg_q[35]~2                                                ; LCCOMB_X30_Y11_N28 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|Imult[20]~1                                                ; LCCOMB_X8_Y9_N0    ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[0]~29                                              ; LCCOMB_X7_Y8_N26   ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|reg_q[35]~2                                                ; LCCOMB_X7_Y8_N28   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|Rmult[22]~1                                                ; LCCOMB_X14_Y12_N30 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[6]~29                                              ; LCCOMB_X15_Y12_N26 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|reg_q[35]~2                                                ; LCCOMB_X14_Y12_N28 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|Raccum[17]~75                                              ; LCCOMB_X9_Y6_N30   ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|counter[5]~29                                              ; LCCOMB_X9_Y6_N8    ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|reg_q[35]~2                                                ; LCCOMB_X9_Y6_N0    ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Imult[35]~1                                                ; LCCOMB_X14_Y4_N22  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|caddr[0]~26                                                ; LCCOMB_X15_Y4_N30  ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|reg_q[35]~2                                                ; LCCOMB_X14_Y4_N30  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|Rmult[35]~1                                                ; LCCOMB_X15_Y13_N28 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[2]~26                                                ; LCCOMB_X20_Y13_N24 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|reg_q[35]~2                                                ; LCCOMB_X20_Y13_N0  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Iaccum[14]~25                                              ; LCCOMB_X16_Y14_N2  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|caddr[1]~26                                                ; LCCOMB_X16_Y14_N26 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|reg_q[35]~2                                                ; LCCOMB_X16_Y14_N6  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|Rmult[26]~1                                                ; LCCOMB_X18_Y8_N6   ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[4]~29                                              ; LCCOMB_X18_Y8_N28  ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|reg_q[35]~2                                                ; LCCOMB_X18_Y8_N4   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weA                                                                 ; LCCOMB_X16_Y8_N10  ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weB                                                                 ; LCCOMB_X16_Y10_N12 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weC                                                                 ; LCCOMB_X16_Y10_N4  ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weD                                                                 ; LCCOMB_X16_Y8_N28  ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weE                                                                 ; LCCOMB_X16_Y8_N30  ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weF                                                                 ; LCCOMB_X16_Y10_N28 ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weG                                                                 ; LCCOMB_X16_Y10_N2  ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weH                                                                 ; LCCOMB_X16_Y8_N4   ; 127     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|weH~0                                                               ; LCCOMB_X16_Y8_N6   ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|wstate[4]~0                                                         ; LCCOMB_X16_Y8_N0   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|varcic:varcic_inst_I1|Equal0~6                                                   ; LCCOMB_X6_Y6_N16   ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_strobe                                                 ; FF_X8_Y6_N1        ; 423     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|Equal0~6                                                   ; LCCOMB_X18_Y6_N24  ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|out_strobe                                                 ; FF_X20_Y6_N31      ; 419     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|LessThan0~7                                                               ; LCCOMB_X1_Y16_N8   ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|reset~_Duplicate_1                                                        ; FF_X1_Y16_N9       ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|reset~_Duplicate_1                                                        ; FF_X1_Y16_N9       ; 783     ; Async. clear, Async. load                           ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; spi_ce[0]                                                                                                  ; PIN_51             ; 188     ; Clock, Clock enable                                 ; no     ; --                   ; --               ; --                        ;
; spi_ce[1]                                                                                                  ; PIN_50             ; 138     ; Clock, Clock enable                                 ; no     ; --                   ; --               ; --                        ;
; spi_sck                                                                                                    ; PIN_58             ; 289     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx2_inst|done                                                                          ; FF_X24_Y30_N5      ; 20      ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; spi_slave:spi_slave_rx2_inst|rdata[39]~0                                                                   ; LCCOMB_X18_Y25_N20 ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx_inst|done                                                                           ; FF_X27_Y1_N27      ; 51      ; Clock                                               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; spi_slave:spi_slave_rx_inst|rdata[38]~0                                                                    ; LCCOMB_X21_Y1_N6   ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx_inst|sdout~2                                                                        ; LCCOMB_X21_Y1_N16  ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|CicInterpM5:in2|Equal0~2                                                      ; LCCOMB_X35_Y12_N6  ; 1101    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[29]~0                                                ; LCCOMB_X34_Y15_N28 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Selector1~0                                                ; LCCOMB_X32_Y16_N6  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|WideOr10~0                                                 ; LCCOMB_X38_Y13_N22 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[5]~10                                                ; LCCOMB_X32_Y16_N16 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                        ; FF_X32_Y16_N11     ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rDone                                               ; FF_X38_Y13_N25     ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd1                                               ; FF_X32_Y16_N3      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                ; FF_X38_Y13_N27     ; 100     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                               ; FF_X32_Y16_N31     ; 18      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                         ; FF_X32_Y16_N29     ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|afTxFIFOReadStrobe~0                                                          ; LCCOMB_X24_Y18_N10 ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][19]                                               ; FF_X24_Y27_N29     ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][6]                                               ; FF_X26_Y21_N13     ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][5]                                               ; FF_X30_Y18_N19     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][18]                                               ; FF_X24_Y27_N19     ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][17]                                               ; FF_X25_Y27_N17     ; 58      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][16]                                               ; FF_X27_Y28_N31     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][13]                                               ; FF_X28_Y23_N27     ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][12]                                               ; FF_X26_Y23_N15     ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][11]                                               ; FF_X24_Y23_N21     ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][10]                                               ; FF_X24_Y22_N19     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[30]                                              ; FF_X19_Y27_N29     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|tx_IQ_data[31]~1                                                              ; LCCOMB_X24_Y18_N0  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4              ; 57      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4              ; 30      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; ad9866:ad9866_inst|datain[1]~2                                                                             ; LCCOMB_X15_Y16_N28 ; 13      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk_10mhz                                                                                                  ; PIN_55             ; 83      ; 1                                    ; Global Clock         ; GCLK17           ; --                        ;
; reset_handler:reset_handler_inst|reset~_Duplicate_1                                                        ; FF_X1_Y16_N9       ; 783     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; spi_slave:spi_slave_rx2_inst|done                                                                          ; FF_X24_Y30_N5      ; 20      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; spi_slave:spi_slave_rx_inst|done                                                                           ; FF_X27_Y1_N27      ; 51      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                 ;
+-------------------------------------------------------+---------+
; Name                                                  ; Fan-Out ;
+-------------------------------------------------------+---------+
; ad9866_clk~input                                      ; 10705   ;
; transmitter:transmitter_inst|CicInterpM5:in2|Equal0~2 ; 1101    ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|out_strobe ; 606     ;
; receiver:receiver_rx_inst|cic:cic_inst_I2|out_strobe  ; 606     ;
+-------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location                                                                                                                                                                            ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM              ; Single Clock ; 1000         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16000 ; 1000                        ; 16                          ; --                          ; --                          ; 16000               ; 2    ; profile.mif                     ; M9K_X22_Y31_N0, M9K_X22_Y32_N0                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y21_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8A.mif                     ; M9K_X33_Y18_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y19_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8B.mif                     ; M9K_X33_Y17_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y29_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8C.mif                     ; M9K_X33_Y31_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y27_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8D.mif                     ; M9K_X33_Y26_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y24_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8E.mif                     ; M9K_X33_Y23_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y28_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8F.mif                     ; M9K_X33_Y30_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y25_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8G.mif                     ; M9K_X33_Y22_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X33_Y20_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8H.mif                     ; M9K_X33_Y16_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y9_N0                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8A.mif                     ; M9K_X33_Y11_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y10_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8B.mif                     ; M9K_X22_Y11_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y12_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8C.mif                     ; M9K_X22_Y30_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y5_N0                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8D.mif                     ; M9K_X22_Y1_N0                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y4_N0                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8E.mif                     ; M9K_X22_Y3_N0                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y13_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8F.mif                     ; M9K_X33_Y14_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y14_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8G.mif                     ; M9K_X22_Y15_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                            ; M9K_X22_Y6_N0                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8H.mif                     ; M9K_X22_Y7_N0                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 48           ; 1024         ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 49152 ; 1024                        ; 48                          ; 1024                        ; 48                          ; 49152               ; 6    ; None                            ; M9K_X22_Y26_N0, M9K_X22_Y27_N0, M9K_X22_Y28_N0, M9K_X22_Y24_N0, M9K_X22_Y25_N0, M9K_X22_Y29_N0                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 48           ; 2048         ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 98304 ; 2048                        ; 48                          ; 2048                        ; 48                          ; 98304               ; 12   ; None                            ; M9K_X33_Y5_N0, M9K_X33_Y9_N0, M9K_X33_Y2_N0, M9K_X33_Y3_N0, M9K_X33_Y10_N0, M9K_X33_Y6_N0, M9K_X33_Y7_N0, M9K_X33_Y8_N0, M9K_X22_Y8_N0, M9K_X22_Y2_N0, M9K_X33_Y4_N0, M9K_X33_Y1_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 4608  ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None                            ; M9K_X33_Y15_N0                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; Single Clock ; 1024         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18432 ; 1024                        ; 18                          ; --                          ; --                          ; 18432               ; 2    ; ./Polyphase_FIR/coefI8_1024.mif ; M9K_X33_Y13_N0, M9K_X33_Y12_N0                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; None                            ; M9K_X22_Y23_N0, M9K_X22_Y20_N0, M9K_X22_Y19_N0, M9K_X22_Y21_N0, M9K_X22_Y18_N0, M9K_X22_Y17_N0, M9K_X22_Y16_N0, M9K_X22_Y22_N0                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;16;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;24;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;32;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;40;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;48;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;56;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;64;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;72;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;80;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;88;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;96;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;104;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;112;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;120;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;8;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;16;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;24;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;32;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;40;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;48;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;56;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;64;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;72;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;80;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;88;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;96;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;104;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;112;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;120;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;8;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;16;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;24;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;32;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;40;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;48;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;56;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;64;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;72;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;80;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;88;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;96;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;104;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;112;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;120;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;8;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;16;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;24;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;32;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;40;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;48;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;56;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;64;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;72;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;80;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;88;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;96;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;104;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;112;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;120;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;16;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;24;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;32;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;40;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;48;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;56;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;64;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;72;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;80;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;88;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;96;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;104;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;112;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;120;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;8;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;16;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;24;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;32;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;40;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;48;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;56;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;64;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;72;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;80;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;88;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;96;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;104;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;112;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;120;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;8;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;16;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;24;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;32;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;40;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;48;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;56;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;64;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;72;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;80;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;88;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;96;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;104;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;112;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;120;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;8;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;16;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;24;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;32;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;40;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;48;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;56;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;64;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;72;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;80;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;88;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;96;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;104;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;112;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;120;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ALTSYNCRAM                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000010) (2) (2) (02)   ;
;8;(0000000000000010) (2) (2) (02)    ;(0000000000000011) (3) (3) (03)   ;(0000000000000100) (4) (4) (04)   ;(0000000000000101) (5) (5) (05)   ;(0000000000000110) (6) (6) (06)   ;(0000000000000111) (7) (7) (07)   ;(0000000000001001) (11) (9) (09)   ;(0000000000001010) (12) (10) (0A)   ;
;16;(0000000000001011) (13) (11) (0B)    ;(0000000000001101) (15) (13) (0D)   ;(0000000000001110) (16) (14) (0E)   ;(0000000000010000) (20) (16) (10)   ;(0000000000010010) (22) (18) (12)   ;(0000000000010100) (24) (20) (14)   ;(0000000000010110) (26) (22) (16)   ;(0000000000011000) (30) (24) (18)   ;
;24;(0000000000011010) (32) (26) (1A)    ;(0000000000011100) (34) (28) (1C)   ;(0000000000011111) (37) (31) (1F)   ;(0000000000100001) (41) (33) (21)   ;(0000000000100100) (44) (36) (24)   ;(0000000000100110) (46) (38) (26)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101100) (54) (44) (2C)   ;
;32;(0000000000101111) (57) (47) (2F)    ;(0000000000110010) (62) (50) (32)   ;(0000000000110101) (65) (53) (35)   ;(0000000000111000) (70) (56) (38)   ;(0000000000111011) (73) (59) (3B)   ;(0000000000111110) (76) (62) (3E)   ;(0000000001000010) (102) (66) (42)   ;(0000000001000101) (105) (69) (45)   ;
;40;(0000000001001001) (111) (73) (49)    ;(0000000001001101) (115) (77) (4D)   ;(0000000001010001) (121) (81) (51)   ;(0000000001010100) (124) (84) (54)   ;(0000000001011000) (130) (88) (58)   ;(0000000001011100) (134) (92) (5C)   ;(0000000001100001) (141) (97) (61)   ;(0000000001100101) (145) (101) (65)   ;
;48;(0000000001101001) (151) (105) (69)    ;(0000000001101110) (156) (110) (6E)   ;(0000000001110010) (162) (114) (72)   ;(0000000001110111) (167) (119) (77)   ;(0000000001111100) (174) (124) (7C)   ;(0000000010000000) (200) (128) (80)   ;(0000000010000101) (205) (133) (85)   ;(0000000010001010) (212) (138) (8A)   ;
;56;(0000000010001111) (217) (143) (8F)    ;(0000000010010101) (225) (149) (95)   ;(0000000010011010) (232) (154) (9A)   ;(0000000010011111) (237) (159) (9F)   ;(0000000010100101) (245) (165) (A5)   ;(0000000010101010) (252) (170) (AA)   ;(0000000010110000) (260) (176) (B0)   ;(0000000010110101) (265) (181) (B5)   ;
;64;(0000000010111011) (273) (187) (BB)    ;(0000000011000001) (301) (193) (C1)   ;(0000000011000111) (307) (199) (C7)   ;(0000000011001101) (315) (205) (CD)   ;(0000000011010011) (323) (211) (D3)   ;(0000000011011010) (332) (218) (DA)   ;(0000000011100000) (340) (224) (E0)   ;(0000000011100110) (346) (230) (E6)   ;
;72;(0000000011101101) (355) (237) (ED)    ;(0000000011110011) (363) (243) (F3)   ;(0000000011111010) (372) (250) (FA)   ;(0000000100000001) (401) (257) (101)   ;(0000000100001000) (410) (264) (108)   ;(0000000100001111) (417) (271) (10F)   ;(0000000100010110) (426) (278) (116)   ;(0000000100011101) (435) (285) (11D)   ;
;80;(0000000100100100) (444) (292) (124)    ;(0000000100101100) (454) (300) (12C)   ;(0000000100110011) (463) (307) (133)   ;(0000000100111011) (473) (315) (13B)   ;(0000000101000010) (502) (322) (142)   ;(0000000101001010) (512) (330) (14A)   ;(0000000101010010) (522) (338) (152)   ;(0000000101011001) (531) (345) (159)   ;
;88;(0000000101100001) (541) (353) (161)    ;(0000000101101001) (551) (361) (169)   ;(0000000101110010) (562) (370) (172)   ;(0000000101111010) (572) (378) (17A)   ;(0000000110000010) (602) (386) (182)   ;(0000000110001010) (612) (394) (18A)   ;(0000000110010011) (623) (403) (193)   ;(0000000110011011) (633) (411) (19B)   ;
;96;(0000000110100100) (644) (420) (1A4)    ;(0000000110101101) (655) (429) (1AD)   ;(0000000110110110) (666) (438) (1B6)   ;(0000000110111111) (677) (447) (1BF)   ;(0000000111001000) (710) (456) (1C8)   ;(0000000111010001) (721) (465) (1D1)   ;(0000000111011010) (732) (474) (1DA)   ;(0000000111100011) (743) (483) (1E3)   ;
;104;(0000000111101100) (754) (492) (1EC)    ;(0000000111110110) (766) (502) (1F6)   ;(0000000111111111) (777) (511) (1FF)   ;(0000001000001001) (1011) (521) (209)   ;(0000001000010011) (1023) (531) (213)   ;(0000001000011101) (1035) (541) (21D)   ;(0000001000100110) (1046) (550) (226)   ;(0000001000110000) (1060) (560) (230)   ;
;112;(0000001000111010) (1072) (570) (23A)    ;(0000001001000101) (1105) (581) (245)   ;(0000001001001111) (1117) (591) (24F)   ;(0000001001011001) (1131) (601) (259)   ;(0000001001100011) (1143) (611) (263)   ;(0000001001101110) (1156) (622) (26E)   ;(0000001001111000) (1170) (632) (278)   ;(0000001010000011) (1203) (643) (283)   ;
;120;(0000001010001110) (1216) (654) (28E)    ;(0000001010011001) (1231) (665) (299)   ;(0000001010100100) (1244) (676) (2A4)   ;(0000001010101111) (1257) (687) (2AF)   ;(0000001010111010) (1272) (698) (2BA)   ;(0000001011000101) (1305) (709) (2C5)   ;(0000001011010000) (1320) (720) (2D0)   ;(0000001011011011) (1333) (731) (2DB)   ;
;128;(0000001011100111) (1347) (743) (2E7)    ;(0000001011110010) (1362) (754) (2F2)   ;(0000001011111110) (1376) (766) (2FE)   ;(0000001100001010) (1412) (778) (30A)   ;(0000001100010101) (1425) (789) (315)   ;(0000001100100001) (1441) (801) (321)   ;(0000001100101101) (1455) (813) (32D)   ;(0000001100111001) (1471) (825) (339)   ;
;136;(0000001101000101) (1505) (837) (345)    ;(0000001101010001) (1521) (849) (351)   ;(0000001101011110) (1536) (862) (35E)   ;(0000001101101010) (1552) (874) (36A)   ;(0000001101110110) (1566) (886) (376)   ;(0000001110000011) (1603) (899) (383)   ;(0000001110001111) (1617) (911) (38F)   ;(0000001110011100) (1634) (924) (39C)   ;
;144;(0000001110101001) (1651) (937) (3A9)    ;(0000001110110110) (1666) (950) (3B6)   ;(0000001111000011) (1703) (963) (3C3)   ;(0000001111010000) (1720) (976) (3D0)   ;(0000001111011101) (1735) (989) (3DD)   ;(0000001111101010) (1752) (1002) (3EA)   ;(0000001111110111) (1767) (1015) (3F7)   ;(0000010000000100) (2004) (1028) (404)   ;
;152;(0000010000010010) (2022) (1042) (412)    ;(0000010000011111) (2037) (1055) (41F)   ;(0000010000101101) (2055) (1069) (42D)   ;(0000010000111011) (2073) (1083) (43B)   ;(0000010001001000) (2110) (1096) (448)   ;(0000010001010110) (2126) (1110) (456)   ;(0000010001100100) (2144) (1124) (464)   ;(0000010001110010) (2162) (1138) (472)   ;
;160;(0000010010000000) (2200) (1152) (480)    ;(0000010010001110) (2216) (1166) (48E)   ;(0000010010011100) (2234) (1180) (49C)   ;(0000010010101011) (2253) (1195) (4AB)   ;(0000010010111001) (2271) (1209) (4B9)   ;(0000010011001000) (2310) (1224) (4C8)   ;(0000010011010110) (2326) (1238) (4D6)   ;(0000010011100101) (2345) (1253) (4E5)   ;
;168;(0000010011110011) (2363) (1267) (4F3)    ;(0000010100000010) (2402) (1282) (502)   ;(0000010100010001) (2421) (1297) (511)   ;(0000010100100000) (2440) (1312) (520)   ;(0000010100101111) (2457) (1327) (52F)   ;(0000010100111110) (2476) (1342) (53E)   ;(0000010101001101) (2515) (1357) (54D)   ;(0000010101011101) (2535) (1373) (55D)   ;
;176;(0000010101101100) (2554) (1388) (56C)    ;(0000010101111011) (2573) (1403) (57B)   ;(0000010110001011) (2613) (1419) (58B)   ;(0000010110011010) (2632) (1434) (59A)   ;(0000010110101010) (2652) (1450) (5AA)   ;(0000010110111010) (2672) (1466) (5BA)   ;(0000010111001010) (2712) (1482) (5CA)   ;(0000010111011001) (2731) (1497) (5D9)   ;
;184;(0000010111101001) (2751) (1513) (5E9)    ;(0000010111111001) (2771) (1529) (5F9)   ;(0000011000001010) (3012) (1546) (60A)   ;(0000011000011010) (3032) (1562) (61A)   ;(0000011000101010) (3052) (1578) (62A)   ;(0000011000111010) (3072) (1594) (63A)   ;(0000011001001011) (3113) (1611) (64B)   ;(0000011001011011) (3133) (1627) (65B)   ;
;192;(0000011001101100) (3154) (1644) (66C)    ;(0000011001111100) (3174) (1660) (67C)   ;(0000011010001101) (3215) (1677) (68D)   ;(0000011010011110) (3236) (1694) (69E)   ;(0000011010101111) (3257) (1711) (6AF)   ;(0000011011000000) (3300) (1728) (6C0)   ;(0000011011010001) (3321) (1745) (6D1)   ;(0000011011100010) (3342) (1762) (6E2)   ;
;200;(0000011011110011) (3363) (1779) (6F3)    ;(0000011100000100) (3404) (1796) (704)   ;(0000011100010110) (3426) (1814) (716)   ;(0000011100100111) (3447) (1831) (727)   ;(0000011100111000) (3470) (1848) (738)   ;(0000011101001010) (3512) (1866) (74A)   ;(0000011101011100) (3534) (1884) (75C)   ;(0000011101101101) (3555) (1901) (76D)   ;
;208;(0000011101111111) (3577) (1919) (77F)    ;(0000011110010001) (3621) (1937) (791)   ;(0000011110100011) (3643) (1955) (7A3)   ;(0000011110110101) (3665) (1973) (7B5)   ;(0000011111000111) (3707) (1991) (7C7)   ;(0000011111011001) (3731) (2009) (7D9)   ;(0000011111101011) (3753) (2027) (7EB)   ;(0000011111111101) (3775) (2045) (7FD)   ;
;216;(0000100000010000) (4020) (2064) (810)    ;(0000100000100010) (4042) (2082) (822)   ;(0000100000110101) (4065) (2101) (835)   ;(0000100001000111) (4107) (2119) (847)   ;(0000100001011010) (4132) (2138) (85A)   ;(0000100001101101) (4155) (2157) (86D)   ;(0000100001111111) (4177) (2175) (87F)   ;(0000100010010010) (4222) (2194) (892)   ;
;224;(0000100010100101) (4245) (2213) (8A5)    ;(0000100010111000) (4270) (2232) (8B8)   ;(0000100011001011) (4313) (2251) (8CB)   ;(0000100011011110) (4336) (2270) (8DE)   ;(0000100011110001) (4361) (2289) (8F1)   ;(0000100100000101) (4405) (2309) (905)   ;(0000100100011000) (4430) (2328) (918)   ;(0000100100101011) (4453) (2347) (92B)   ;
;232;(0000100100111111) (4477) (2367) (93F)    ;(0000100101010010) (4522) (2386) (952)   ;(0000100101100110) (4546) (2406) (966)   ;(0000100101111010) (4572) (2426) (97A)   ;(0000100110001101) (4615) (2445) (98D)   ;(0000100110100001) (4641) (2465) (9A1)   ;(0000100110110101) (4665) (2485) (9B5)   ;(0000100111001001) (4711) (2505) (9C9)   ;
;240;(0000100111011101) (4735) (2525) (9DD)    ;(0000100111110001) (4761) (2545) (9F1)   ;(0000101000000101) (5005) (2565) (A05)   ;(0000101000011001) (5031) (2585) (A19)   ;(0000101000101110) (5056) (2606) (A2E)   ;(0000101001000010) (5102) (2626) (A42)   ;(0000101001010110) (5126) (2646) (A56)   ;(0000101001101011) (5153) (2667) (A6B)   ;
;248;(0000101001111111) (5177) (2687) (A7F)    ;(0000101010010100) (5224) (2708) (A94)   ;(0000101010101001) (5251) (2729) (AA9)   ;(0000101010111101) (5275) (2749) (ABD)   ;(0000101011010010) (5322) (2770) (AD2)   ;(0000101011100111) (5347) (2791) (AE7)   ;(0000101011111100) (5374) (2812) (AFC)   ;(0000101100010001) (5421) (2833) (B11)   ;
;256;(0000101100100110) (5446) (2854) (B26)    ;(0000101100111011) (5473) (2875) (B3B)   ;(0000101101010000) (5520) (2896) (B50)   ;(0000101101100101) (5545) (2917) (B65)   ;(0000101101111011) (5573) (2939) (B7B)   ;(0000101110010000) (5620) (2960) (B90)   ;(0000101110100110) (5646) (2982) (BA6)   ;(0000101110111011) (5673) (3003) (BBB)   ;
;264;(0000101111010001) (5721) (3025) (BD1)    ;(0000101111100110) (5746) (3046) (BE6)   ;(0000101111111100) (5774) (3068) (BFC)   ;(0000110000010010) (6022) (3090) (C12)   ;(0000110000100111) (6047) (3111) (C27)   ;(0000110000111101) (6075) (3133) (C3D)   ;(0000110001010011) (6123) (3155) (C53)   ;(0000110001101001) (6151) (3177) (C69)   ;
;272;(0000110001111111) (6177) (3199) (C7F)    ;(0000110010010101) (6225) (3221) (C95)   ;(0000110010101100) (6254) (3244) (CAC)   ;(0000110011000010) (6302) (3266) (CC2)   ;(0000110011011000) (6330) (3288) (CD8)   ;(0000110011101110) (6356) (3310) (CEE)   ;(0000110100000101) (6405) (3333) (D05)   ;(0000110100011011) (6433) (3355) (D1B)   ;
;280;(0000110100110010) (6462) (3378) (D32)    ;(0000110101001000) (6510) (3400) (D48)   ;(0000110101011111) (6537) (3423) (D5F)   ;(0000110101110110) (6566) (3446) (D76)   ;(0000110110001100) (6614) (3468) (D8C)   ;(0000110110100011) (6643) (3491) (DA3)   ;(0000110110111010) (6672) (3514) (DBA)   ;(0000110111010001) (6721) (3537) (DD1)   ;
;288;(0000110111101000) (6750) (3560) (DE8)    ;(0000110111111111) (6777) (3583) (DFF)   ;(0000111000010110) (7026) (3606) (E16)   ;(0000111000101101) (7055) (3629) (E2D)   ;(0000111001000101) (7105) (3653) (E45)   ;(0000111001011100) (7134) (3676) (E5C)   ;(0000111001110011) (7163) (3699) (E73)   ;(0000111010001010) (7212) (3722) (E8A)   ;
;296;(0000111010100010) (7242) (3746) (EA2)    ;(0000111010111001) (7271) (3769) (EB9)   ;(0000111011010001) (7321) (3793) (ED1)   ;(0000111011101001) (7351) (3817) (EE9)   ;(0000111100000000) (7400) (3840) (F00)   ;(0000111100011000) (7430) (3864) (F18)   ;(0000111100110000) (7460) (3888) (F30)   ;(0000111101000111) (7507) (3911) (F47)   ;
;304;(0000111101011111) (7537) (3935) (F5F)    ;(0000111101110111) (7567) (3959) (F77)   ;(0000111110001111) (7617) (3983) (F8F)   ;(0000111110100111) (7647) (4007) (FA7)   ;(0000111110111111) (7677) (4031) (FBF)   ;(0000111111010111) (7727) (4055) (FD7)   ;(0000111111110000) (7760) (4080) (FF0)   ;(0001000000001000) (10010) (4104) (1008)   ;
;312;(0001000000100000) (10040) (4128) (1020)    ;(0001000000111000) (10070) (4152) (1038)   ;(0001000001010001) (10121) (4177) (1051)   ;(0001000001101001) (10151) (4201) (1069)   ;(0001000010000010) (10202) (4226) (1082)   ;(0001000010011010) (10232) (4250) (109A)   ;(0001000010110011) (10263) (4275) (10B3)   ;(0001000011001100) (10314) (4300) (10CC)   ;
;320;(0001000011100100) (10344) (4324) (10E4)    ;(0001000011111101) (10375) (4349) (10FD)   ;(0001000100010110) (10426) (4374) (1116)   ;(0001000100101111) (10457) (4399) (112F)   ;(0001000101000111) (10507) (4423) (1147)   ;(0001000101100000) (10540) (4448) (1160)   ;(0001000101111001) (10571) (4473) (1179)   ;(0001000110010010) (10622) (4498) (1192)   ;
;328;(0001000110101011) (10653) (4523) (11AB)    ;(0001000111000101) (10705) (4549) (11C5)   ;(0001000111011110) (10736) (4574) (11DE)   ;(0001000111110111) (10767) (4599) (11F7)   ;(0001001000010000) (11020) (4624) (1210)   ;(0001001000101010) (11052) (4650) (122A)   ;(0001001001000011) (11103) (4675) (1243)   ;(0001001001011100) (11134) (4700) (125C)   ;
;336;(0001001001110110) (11166) (4726) (1276)    ;(0001001010001111) (11217) (4751) (128F)   ;(0001001010101001) (11251) (4777) (12A9)   ;(0001001011000010) (11302) (4802) (12C2)   ;(0001001011011100) (11334) (4828) (12DC)   ;(0001001011110110) (11366) (4854) (12F6)   ;(0001001100001111) (11417) (4879) (130F)   ;(0001001100101001) (11451) (4905) (1329)   ;
;344;(0001001101000011) (11503) (4931) (1343)    ;(0001001101011101) (11535) (4957) (135D)   ;(0001001101110111) (11567) (4983) (1377)   ;(0001001110010000) (11620) (5008) (1390)   ;(0001001110101010) (11652) (5034) (13AA)   ;(0001001111000100) (11704) (5060) (13C4)   ;(0001001111011111) (11737) (5087) (13DF)   ;(0001001111111001) (11771) (5113) (13F9)   ;
;352;(0001010000010011) (12023) (5139) (1413)    ;(0001010000101101) (12055) (5165) (142D)   ;(0001010001000111) (12107) (5191) (1447)   ;(0001010001100001) (12141) (5217) (1461)   ;(0001010001111100) (12174) (5244) (147C)   ;(0001010010010110) (12226) (5270) (1496)   ;(0001010010110000) (12260) (5296) (14B0)   ;(0001010011001011) (12313) (5323) (14CB)   ;
;360;(0001010011100101) (12345) (5349) (14E5)    ;(0001010100000000) (12400) (5376) (1500)   ;(0001010100011010) (12432) (5402) (151A)   ;(0001010100110101) (12465) (5429) (1535)   ;(0001010101001111) (12517) (5455) (154F)   ;(0001010101101010) (12552) (5482) (156A)   ;(0001010110000101) (12605) (5509) (1585)   ;(0001010110100000) (12640) (5536) (15A0)   ;
;368;(0001010110111010) (12672) (5562) (15BA)    ;(0001010111010101) (12725) (5589) (15D5)   ;(0001010111110000) (12760) (5616) (15F0)   ;(0001011000001011) (13013) (5643) (160B)   ;(0001011000100110) (13046) (5670) (1626)   ;(0001011001000001) (13101) (5697) (1641)   ;(0001011001011100) (13134) (5724) (165C)   ;(0001011001110111) (13167) (5751) (1677)   ;
;376;(0001011010010010) (13222) (5778) (1692)    ;(0001011010101101) (13255) (5805) (16AD)   ;(0001011011001000) (13310) (5832) (16C8)   ;(0001011011100011) (13343) (5859) (16E3)   ;(0001011011111110) (13376) (5886) (16FE)   ;(0001011100011001) (13431) (5913) (1719)   ;(0001011100110101) (13465) (5941) (1735)   ;(0001011101010000) (13520) (5968) (1750)   ;
;384;(0001011101101011) (13553) (5995) (176B)    ;(0001011110000111) (13607) (6023) (1787)   ;(0001011110100010) (13642) (6050) (17A2)   ;(0001011110111110) (13676) (6078) (17BE)   ;(0001011111011001) (13731) (6105) (17D9)   ;(0001011111110100) (13764) (6132) (17F4)   ;(0001100000010000) (14020) (6160) (1810)   ;(0001100000101100) (14054) (6188) (182C)   ;
;392;(0001100001000111) (14107) (6215) (1847)    ;(0001100001100011) (14143) (6243) (1863)   ;(0001100001111110) (14176) (6270) (187E)   ;(0001100010011010) (14232) (6298) (189A)   ;(0001100010110110) (14266) (6326) (18B6)   ;(0001100011010001) (14321) (6353) (18D1)   ;(0001100011101101) (14355) (6381) (18ED)   ;(0001100100001001) (14411) (6409) (1909)   ;
;400;(0001100100100101) (14445) (6437) (1925)    ;(0001100101000001) (14501) (6465) (1941)   ;(0001100101011100) (14534) (6492) (195C)   ;(0001100101111000) (14570) (6520) (1978)   ;(0001100110010100) (14624) (6548) (1994)   ;(0001100110110000) (14660) (6576) (19B0)   ;(0001100111001100) (14714) (6604) (19CC)   ;(0001100111101000) (14750) (6632) (19E8)   ;
;408;(0001101000000100) (15004) (6660) (1A04)    ;(0001101000100000) (15040) (6688) (1A20)   ;(0001101000111100) (15074) (6716) (1A3C)   ;(0001101001011001) (15131) (6745) (1A59)   ;(0001101001110101) (15165) (6773) (1A75)   ;(0001101010010001) (15221) (6801) (1A91)   ;(0001101010101101) (15255) (6829) (1AAD)   ;(0001101011001001) (15311) (6857) (1AC9)   ;
;416;(0001101011100101) (15345) (6885) (1AE5)    ;(0001101100000010) (15402) (6914) (1B02)   ;(0001101100011110) (15436) (6942) (1B1E)   ;(0001101100111010) (15472) (6970) (1B3A)   ;(0001101101010111) (15527) (6999) (1B57)   ;(0001101101110011) (15563) (7027) (1B73)   ;(0001101110001111) (15617) (7055) (1B8F)   ;(0001101110101100) (15654) (7084) (1BAC)   ;
;424;(0001101111001000) (15710) (7112) (1BC8)    ;(0001101111100101) (15745) (7141) (1BE5)   ;(0001110000000001) (16001) (7169) (1C01)   ;(0001110000011101) (16035) (7197) (1C1D)   ;(0001110000111010) (16072) (7226) (1C3A)   ;(0001110001010111) (16127) (7255) (1C57)   ;(0001110001110011) (16163) (7283) (1C73)   ;(0001110010010000) (16220) (7312) (1C90)   ;
;432;(0001110010101100) (16254) (7340) (1CAC)    ;(0001110011001001) (16311) (7369) (1CC9)   ;(0001110011100101) (16345) (7397) (1CE5)   ;(0001110100000010) (16402) (7426) (1D02)   ;(0001110100011111) (16437) (7455) (1D1F)   ;(0001110100111011) (16473) (7483) (1D3B)   ;(0001110101011000) (16530) (7512) (1D58)   ;(0001110101110101) (16565) (7541) (1D75)   ;
;440;(0001110110010001) (16621) (7569) (1D91)    ;(0001110110101110) (16656) (7598) (1DAE)   ;(0001110111001011) (16713) (7627) (1DCB)   ;(0001110111101000) (16750) (7656) (1DE8)   ;(0001111000000101) (17005) (7685) (1E05)   ;(0001111000100001) (17041) (7713) (1E21)   ;(0001111000111110) (17076) (7742) (1E3E)   ;(0001111001011011) (17133) (7771) (1E5B)   ;
;448;(0001111001111000) (17170) (7800) (1E78)    ;(0001111010010101) (17225) (7829) (1E95)   ;(0001111010110010) (17262) (7858) (1EB2)   ;(0001111011001111) (17317) (7887) (1ECF)   ;(0001111011101011) (17353) (7915) (1EEB)   ;(0001111100001000) (17410) (7944) (1F08)   ;(0001111100100101) (17445) (7973) (1F25)   ;(0001111101000010) (17502) (8002) (1F42)   ;
;456;(0001111101011111) (17537) (8031) (1F5F)    ;(0001111101111100) (17574) (8060) (1F7C)   ;(0001111110011001) (17631) (8089) (1F99)   ;(0001111110110110) (17666) (8118) (1FB6)   ;(0001111111010011) (17723) (8147) (1FD3)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0010000000001101) (20015) (8205) (200D)   ;(0010000000101010) (20052) (8234) (202A)   ;
;464;(0010000001000111) (20107) (8263) (2047)    ;(0010000001100100) (20144) (8292) (2064)   ;(0010000010000010) (20202) (8322) (2082)   ;(0010000010011111) (20237) (8351) (209F)   ;(0010000010111100) (20274) (8380) (20BC)   ;(0010000011011001) (20331) (8409) (20D9)   ;(0010000011110110) (20366) (8438) (20F6)   ;(0010000100010011) (20423) (8467) (2113)   ;
;472;(0010000100110000) (20460) (8496) (2130)    ;(0010000101001101) (20515) (8525) (214D)   ;(0010000101101011) (20553) (8555) (216B)   ;(0010000110001000) (20610) (8584) (2188)   ;(0010000110100101) (20645) (8613) (21A5)   ;(0010000111000010) (20702) (8642) (21C2)   ;(0010000111011111) (20737) (8671) (21DF)   ;(0010000111111100) (20774) (8700) (21FC)   ;
;480;(0010001000011010) (21032) (8730) (221A)    ;(0010001000110111) (21067) (8759) (2237)   ;(0010001001010100) (21124) (8788) (2254)   ;(0010001001110001) (21161) (8817) (2271)   ;(0010001010001110) (21216) (8846) (228E)   ;(0010001010101100) (21254) (8876) (22AC)   ;(0010001011001001) (21311) (8905) (22C9)   ;(0010001011100110) (21346) (8934) (22E6)   ;
;488;(0010001100000011) (21403) (8963) (2303)    ;(0010001100100000) (21440) (8992) (2320)   ;(0010001100111110) (21476) (9022) (233E)   ;(0010001101011011) (21533) (9051) (235B)   ;(0010001101111000) (21570) (9080) (2378)   ;(0010001110010101) (21625) (9109) (2395)   ;(0010001110110011) (21663) (9139) (23B3)   ;(0010001111010000) (21720) (9168) (23D0)   ;
;496;(0010001111101101) (21755) (9197) (23ED)    ;(0010010000001010) (22012) (9226) (240A)   ;(0010010000101000) (22050) (9256) (2428)   ;(0010010001000101) (22105) (9285) (2445)   ;(0010010001100010) (22142) (9314) (2462)   ;(0010010001111111) (22177) (9343) (247F)   ;(0010010010011101) (22235) (9373) (249D)   ;(0010010010111010) (22272) (9402) (24BA)   ;
;504;(0010010011010111) (22327) (9431) (24D7)    ;(0010010011110100) (22364) (9460) (24F4)   ;(0010010100010010) (22422) (9490) (2512)   ;(0010010100101111) (22457) (9519) (252F)   ;(0010010101001100) (22514) (9548) (254C)   ;(0010010101101001) (22551) (9577) (2569)   ;(0010010110000111) (22607) (9607) (2587)   ;(0010010110100100) (22644) (9636) (25A4)   ;
;512;(0010010111000001) (22701) (9665) (25C1)    ;(0010010111011110) (22736) (9694) (25DE)   ;(0010010111111011) (22773) (9723) (25FB)   ;(0010011000011001) (23031) (9753) (2619)   ;(0010011000110110) (23066) (9782) (2636)   ;(0010011001010011) (23123) (9811) (2653)   ;(0010011001110000) (23160) (9840) (2670)   ;(0010011010001101) (23215) (9869) (268D)   ;
;520;(0010011010101011) (23253) (9899) (26AB)    ;(0010011011001000) (23310) (9928) (26C8)   ;(0010011011100101) (23345) (9957) (26E5)   ;(0010011100000010) (23402) (9986) (2702)   ;(0010011100011111) (23437) (10015) (271F)   ;(0010011100111100) (23474) (10044) (273C)   ;(0010011101011010) (23532) (10074) (275A)   ;(0010011101110111) (23567) (10103) (2777)   ;
;528;(0010011110010100) (23624) (10132) (2794)    ;(0010011110110001) (23661) (10161) (27B1)   ;(0010011111001110) (23716) (10190) (27CE)   ;(0010011111101011) (23753) (10219) (27EB)   ;(0010100000001000) (24010) (10248) (2808)   ;(0010100000100101) (24045) (10277) (2825)   ;(0010100001000011) (24103) (10307) (2843)   ;(0010100001100000) (24140) (10336) (2860)   ;
;536;(0010100001111101) (24175) (10365) (287D)    ;(0010100010011010) (24232) (10394) (289A)   ;(0010100010110111) (24267) (10423) (28B7)   ;(0010100011010100) (24324) (10452) (28D4)   ;(0010100011110001) (24361) (10481) (28F1)   ;(0010100100001110) (24416) (10510) (290E)   ;(0010100100101011) (24453) (10539) (292B)   ;(0010100101001000) (24510) (10568) (2948)   ;
;544;(0010100101100101) (24545) (10597) (2965)    ;(0010100110000010) (24602) (10626) (2982)   ;(0010100110011111) (24637) (10655) (299F)   ;(0010100110111100) (24674) (10684) (29BC)   ;(0010100111011000) (24730) (10712) (29D8)   ;(0010100111110101) (24765) (10741) (29F5)   ;(0010101000010010) (25022) (10770) (2A12)   ;(0010101000101111) (25057) (10799) (2A2F)   ;
;552;(0010101001001100) (25114) (10828) (2A4C)    ;(0010101001101001) (25151) (10857) (2A69)   ;(0010101010000110) (25206) (10886) (2A86)   ;(0010101010100010) (25242) (10914) (2AA2)   ;(0010101010111111) (25277) (10943) (2ABF)   ;(0010101011011100) (25334) (10972) (2ADC)   ;(0010101011111001) (25371) (11001) (2AF9)   ;(0010101100010110) (25426) (11030) (2B16)   ;
;560;(0010101100110010) (25462) (11058) (2B32)    ;(0010101101001111) (25517) (11087) (2B4F)   ;(0010101101101100) (25554) (11116) (2B6C)   ;(0010101110001000) (25610) (11144) (2B88)   ;(0010101110100101) (25645) (11173) (2BA5)   ;(0010101111000010) (25702) (11202) (2BC2)   ;(0010101111011110) (25736) (11230) (2BDE)   ;(0010101111111011) (25773) (11259) (2BFB)   ;
;568;(0010110000010111) (26027) (11287) (2C17)    ;(0010110000110100) (26064) (11316) (2C34)   ;(0010110001010000) (26120) (11344) (2C50)   ;(0010110001101101) (26155) (11373) (2C6D)   ;(0010110010001010) (26212) (11402) (2C8A)   ;(0010110010100110) (26246) (11430) (2CA6)   ;(0010110011000010) (26302) (11458) (2CC2)   ;(0010110011011111) (26337) (11487) (2CDF)   ;
;576;(0010110011111011) (26373) (11515) (2CFB)    ;(0010110100011000) (26430) (11544) (2D18)   ;(0010110100110100) (26464) (11572) (2D34)   ;(0010110101010000) (26520) (11600) (2D50)   ;(0010110101101101) (26555) (11629) (2D6D)   ;(0010110110001001) (26611) (11657) (2D89)   ;(0010110110100101) (26645) (11685) (2DA5)   ;(0010110111000010) (26702) (11714) (2DC2)   ;
;584;(0010110111011110) (26736) (11742) (2DDE)    ;(0010110111111010) (26772) (11770) (2DFA)   ;(0010111000010110) (27026) (11798) (2E16)   ;(0010111000110010) (27062) (11826) (2E32)   ;(0010111001001110) (27116) (11854) (2E4E)   ;(0010111001101011) (27153) (11883) (2E6B)   ;(0010111010000111) (27207) (11911) (2E87)   ;(0010111010100011) (27243) (11939) (2EA3)   ;
;592;(0010111010111111) (27277) (11967) (2EBF)    ;(0010111011011011) (27333) (11995) (2EDB)   ;(0010111011110111) (27367) (12023) (2EF7)   ;(0010111100010011) (27423) (12051) (2F13)   ;(0010111100101111) (27457) (12079) (2F2F)   ;(0010111101001011) (27513) (12107) (2F4B)   ;(0010111101100110) (27546) (12134) (2F66)   ;(0010111110000010) (27602) (12162) (2F82)   ;
;600;(0010111110011110) (27636) (12190) (2F9E)    ;(0010111110111010) (27672) (12218) (2FBA)   ;(0010111111010110) (27726) (12246) (2FD6)   ;(0010111111110001) (27761) (12273) (2FF1)   ;(0011000000001101) (30015) (12301) (300D)   ;(0011000000101001) (30051) (12329) (3029)   ;(0011000001000100) (30104) (12356) (3044)   ;(0011000001100000) (30140) (12384) (3060)   ;
;608;(0011000001111011) (30173) (12411) (307B)    ;(0011000010010111) (30227) (12439) (3097)   ;(0011000010110011) (30263) (12467) (30B3)   ;(0011000011001110) (30316) (12494) (30CE)   ;(0011000011101001) (30351) (12521) (30E9)   ;(0011000100000101) (30405) (12549) (3105)   ;(0011000100100000) (30440) (12576) (3120)   ;(0011000100111100) (30474) (12604) (313C)   ;
;616;(0011000101010111) (30527) (12631) (3157)    ;(0011000101110010) (30562) (12658) (3172)   ;(0011000110001110) (30616) (12686) (318E)   ;(0011000110101001) (30651) (12713) (31A9)   ;(0011000111000100) (30704) (12740) (31C4)   ;(0011000111011111) (30737) (12767) (31DF)   ;(0011000111111010) (30772) (12794) (31FA)   ;(0011001000010101) (31025) (12821) (3215)   ;
;624;(0011001000110000) (31060) (12848) (3230)    ;(0011001001001011) (31113) (12875) (324B)   ;(0011001001100110) (31146) (12902) (3266)   ;(0011001010000001) (31201) (12929) (3281)   ;(0011001010011100) (31234) (12956) (329C)   ;(0011001010110111) (31267) (12983) (32B7)   ;(0011001011010010) (31322) (13010) (32D2)   ;(0011001011101101) (31355) (13037) (32ED)   ;
;632;(0011001100000111) (31407) (13063) (3307)    ;(0011001100100010) (31442) (13090) (3322)   ;(0011001100111101) (31475) (13117) (333D)   ;(0011001101011000) (31530) (13144) (3358)   ;(0011001101110010) (31562) (13170) (3372)   ;(0011001110001101) (31615) (13197) (338D)   ;(0011001110100111) (31647) (13223) (33A7)   ;(0011001111000010) (31702) (13250) (33C2)   ;
;640;(0011001111011100) (31734) (13276) (33DC)    ;(0011001111110111) (31767) (13303) (33F7)   ;(0011010000010001) (32021) (13329) (3411)   ;(0011010000101011) (32053) (13355) (342B)   ;(0011010001000110) (32106) (13382) (3446)   ;(0011010001100000) (32140) (13408) (3460)   ;(0011010001111010) (32172) (13434) (347A)   ;(0011010010010100) (32224) (13460) (3494)   ;
;648;(0011010010101110) (32256) (13486) (34AE)    ;(0011010011001000) (32310) (13512) (34C8)   ;(0011010011100011) (32343) (13539) (34E3)   ;(0011010011111101) (32375) (13565) (34FD)   ;(0011010100010111) (32427) (13591) (3517)   ;(0011010100110000) (32460) (13616) (3530)   ;(0011010101001010) (32512) (13642) (354A)   ;(0011010101100100) (32544) (13668) (3564)   ;
;656;(0011010101111110) (32576) (13694) (357E)    ;(0011010110011000) (32630) (13720) (3598)   ;(0011010110110001) (32661) (13745) (35B1)   ;(0011010111001011) (32713) (13771) (35CB)   ;(0011010111100101) (32745) (13797) (35E5)   ;(0011010111111110) (32776) (13822) (35FE)   ;(0011011000011000) (33030) (13848) (3618)   ;(0011011000110001) (33061) (13873) (3631)   ;
;664;(0011011001001011) (33113) (13899) (364B)    ;(0011011001100100) (33144) (13924) (3664)   ;(0011011001111110) (33176) (13950) (367E)   ;(0011011010010111) (33227) (13975) (3697)   ;(0011011010110000) (33260) (14000) (36B0)   ;(0011011011001001) (33311) (14025) (36C9)   ;(0011011011100010) (33342) (14050) (36E2)   ;(0011011011111100) (33374) (14076) (36FC)   ;
;672;(0011011100010101) (33425) (14101) (3715)    ;(0011011100101110) (33456) (14126) (372E)   ;(0011011101000111) (33507) (14151) (3747)   ;(0011011101100000) (33540) (14176) (3760)   ;(0011011101111000) (33570) (14200) (3778)   ;(0011011110010001) (33621) (14225) (3791)   ;(0011011110101010) (33652) (14250) (37AA)   ;(0011011111000011) (33703) (14275) (37C3)   ;
;680;(0011011111011011) (33733) (14299) (37DB)    ;(0011011111110100) (33764) (14324) (37F4)   ;(0011100000001101) (34015) (14349) (380D)   ;(0011100000100101) (34045) (14373) (3825)   ;(0011100000111110) (34076) (14398) (383E)   ;(0011100001010110) (34126) (14422) (3856)   ;(0011100001101111) (34157) (14447) (386F)   ;(0011100010000111) (34207) (14471) (3887)   ;
;688;(0011100010011111) (34237) (14495) (389F)    ;(0011100010110111) (34267) (14519) (38B7)   ;(0011100011010000) (34320) (14544) (38D0)   ;(0011100011101000) (34350) (14568) (38E8)   ;(0011100100000000) (34400) (14592) (3900)   ;(0011100100011000) (34430) (14616) (3918)   ;(0011100100110000) (34460) (14640) (3930)   ;(0011100101001000) (34510) (14664) (3948)   ;
;696;(0011100101100000) (34540) (14688) (3960)    ;(0011100101110111) (34567) (14711) (3977)   ;(0011100110001111) (34617) (14735) (398F)   ;(0011100110100111) (34647) (14759) (39A7)   ;(0011100110111110) (34676) (14782) (39BE)   ;(0011100111010110) (34726) (14806) (39D6)   ;(0011100111101110) (34756) (14830) (39EE)   ;(0011101000000101) (35005) (14853) (3A05)   ;
;704;(0011101000011101) (35035) (14877) (3A1D)    ;(0011101000110100) (35064) (14900) (3A34)   ;(0011101001001011) (35113) (14923) (3A4B)   ;(0011101001100010) (35142) (14946) (3A62)   ;(0011101001111010) (35172) (14970) (3A7A)   ;(0011101010010001) (35221) (14993) (3A91)   ;(0011101010101000) (35250) (15016) (3AA8)   ;(0011101010111111) (35277) (15039) (3ABF)   ;
;712;(0011101011010110) (35326) (15062) (3AD6)    ;(0011101011101101) (35355) (15085) (3AED)   ;(0011101100000100) (35404) (15108) (3B04)   ;(0011101100011011) (35433) (15131) (3B1B)   ;(0011101100110001) (35461) (15153) (3B31)   ;(0011101101001000) (35510) (15176) (3B48)   ;(0011101101011111) (35537) (15199) (3B5F)   ;(0011101101110101) (35565) (15221) (3B75)   ;
;720;(0011101110001100) (35614) (15244) (3B8C)    ;(0011101110100010) (35642) (15266) (3BA2)   ;(0011101110111001) (35671) (15289) (3BB9)   ;(0011101111001111) (35717) (15311) (3BCF)   ;(0011101111100101) (35745) (15333) (3BE5)   ;(0011101111111011) (35773) (15355) (3BFB)   ;(0011110000010010) (36022) (15378) (3C12)   ;(0011110000101000) (36050) (15400) (3C28)   ;
;728;(0011110000111110) (36076) (15422) (3C3E)    ;(0011110001010100) (36124) (15444) (3C54)   ;(0011110001101010) (36152) (15466) (3C6A)   ;(0011110010000000) (36200) (15488) (3C80)   ;(0011110010010101) (36225) (15509) (3C95)   ;(0011110010101011) (36253) (15531) (3CAB)   ;(0011110011000001) (36301) (15553) (3CC1)   ;(0011110011010110) (36326) (15574) (3CD6)   ;
;736;(0011110011101100) (36354) (15596) (3CEC)    ;(0011110100000001) (36401) (15617) (3D01)   ;(0011110100010111) (36427) (15639) (3D17)   ;(0011110100101100) (36454) (15660) (3D2C)   ;(0011110101000010) (36502) (15682) (3D42)   ;(0011110101010111) (36527) (15703) (3D57)   ;(0011110101101100) (36554) (15724) (3D6C)   ;(0011110110000001) (36601) (15745) (3D81)   ;
;744;(0011110110010110) (36626) (15766) (3D96)    ;(0011110110101011) (36653) (15787) (3DAB)   ;(0011110111000000) (36700) (15808) (3DC0)   ;(0011110111010101) (36725) (15829) (3DD5)   ;(0011110111101010) (36752) (15850) (3DEA)   ;(0011110111111110) (36776) (15870) (3DFE)   ;(0011111000010011) (37023) (15891) (3E13)   ;(0011111000101000) (37050) (15912) (3E28)   ;
;752;(0011111000111100) (37074) (15932) (3E3C)    ;(0011111001010001) (37121) (15953) (3E51)   ;(0011111001100101) (37145) (15973) (3E65)   ;(0011111001111001) (37171) (15993) (3E79)   ;(0011111010001110) (37216) (16014) (3E8E)   ;(0011111010100010) (37242) (16034) (3EA2)   ;(0011111010110110) (37266) (16054) (3EB6)   ;(0011111011001010) (37312) (16074) (3ECA)   ;
;760;(0011111011011110) (37336) (16094) (3EDE)    ;(0011111011110010) (37362) (16114) (3EF2)   ;(0011111100000110) (37406) (16134) (3F06)   ;(0011111100011010) (37432) (16154) (3F1A)   ;(0011111100101101) (37455) (16173) (3F2D)   ;(0011111101000001) (37501) (16193) (3F41)   ;(0011111101010101) (37525) (16213) (3F55)   ;(0011111101101000) (37550) (16232) (3F68)   ;
;768;(0011111101111100) (37574) (16252) (3F7C)    ;(0011111110001111) (37617) (16271) (3F8F)   ;(0011111110100010) (37642) (16290) (3FA2)   ;(0011111110110110) (37666) (16310) (3FB6)   ;(0011111111001001) (37711) (16329) (3FC9)   ;(0011111111011100) (37734) (16348) (3FDC)   ;(0011111111101111) (37757) (16367) (3FEF)   ;(0100000000000010) (40002) (16386) (4002)   ;
;776;(0100000000010101) (40025) (16405) (4015)    ;(0100000000101000) (40050) (16424) (4028)   ;(0100000000111010) (40072) (16442) (403A)   ;(0100000001001101) (40115) (16461) (404D)   ;(0100000001100000) (40140) (16480) (4060)   ;(0100000001110010) (40162) (16498) (4072)   ;(0100000010000101) (40205) (16517) (4085)   ;(0100000010010111) (40227) (16535) (4097)   ;
;784;(0100000010101010) (40252) (16554) (40AA)    ;(0100000010111100) (40274) (16572) (40BC)   ;(0100000011001110) (40316) (16590) (40CE)   ;(0100000011100000) (40340) (16608) (40E0)   ;(0100000011110010) (40362) (16626) (40F2)   ;(0100000100000100) (40404) (16644) (4104)   ;(0100000100010110) (40426) (16662) (4116)   ;(0100000100101000) (40450) (16680) (4128)   ;
;792;(0100000100111010) (40472) (16698) (413A)    ;(0100000101001011) (40513) (16715) (414B)   ;(0100000101011101) (40535) (16733) (415D)   ;(0100000101101111) (40557) (16751) (416F)   ;(0100000110000000) (40600) (16768) (4180)   ;(0100000110010001) (40621) (16785) (4191)   ;(0100000110100011) (40643) (16803) (41A3)   ;(0100000110110100) (40664) (16820) (41B4)   ;
;800;(0100000111000101) (40705) (16837) (41C5)    ;(0100000111010110) (40726) (16854) (41D6)   ;(0100000111100111) (40747) (16871) (41E7)   ;(0100000111111000) (40770) (16888) (41F8)   ;(0100001000001001) (41011) (16905) (4209)   ;(0100001000011010) (41032) (16922) (421A)   ;(0100001000101011) (41053) (16939) (422B)   ;(0100001000111011) (41073) (16955) (423B)   ;
;808;(0100001001001100) (41114) (16972) (424C)    ;(0100001001011100) (41134) (16988) (425C)   ;(0100001001101101) (41155) (17005) (426D)   ;(0100001001111101) (41175) (17021) (427D)   ;(0100001010001101) (41215) (17037) (428D)   ;(0100001010011101) (41235) (17053) (429D)   ;(0100001010101110) (41256) (17070) (42AE)   ;(0100001010111110) (41276) (17086) (42BE)   ;
;816;(0100001011001110) (41316) (17102) (42CE)    ;(0100001011011101) (41335) (17117) (42DD)   ;(0100001011101101) (41355) (17133) (42ED)   ;(0100001011111101) (41375) (17149) (42FD)   ;(0100001100001101) (41415) (17165) (430D)   ;(0100001100011100) (41434) (17180) (431C)   ;(0100001100101100) (41454) (17196) (432C)   ;(0100001100111011) (41473) (17211) (433B)   ;
;824;(0100001101001010) (41512) (17226) (434A)    ;(0100001101011010) (41532) (17242) (435A)   ;(0100001101101001) (41551) (17257) (4369)   ;(0100001101111000) (41570) (17272) (4378)   ;(0100001110000111) (41607) (17287) (4387)   ;(0100001110010110) (41626) (17302) (4396)   ;(0100001110100101) (41645) (17317) (43A5)   ;(0100001110110100) (41664) (17332) (43B4)   ;
;832;(0100001111000010) (41702) (17346) (43C2)    ;(0100001111010001) (41721) (17361) (43D1)   ;(0100001111011111) (41737) (17375) (43DF)   ;(0100001111101110) (41756) (17390) (43EE)   ;(0100001111111100) (41774) (17404) (43FC)   ;(0100010000001011) (42013) (17419) (440B)   ;(0100010000011001) (42031) (17433) (4419)   ;(0100010000100111) (42047) (17447) (4427)   ;
;840;(0100010000110101) (42065) (17461) (4435)    ;(0100010001000011) (42103) (17475) (4443)   ;(0100010001010001) (42121) (17489) (4451)   ;(0100010001011111) (42137) (17503) (445F)   ;(0100010001101100) (42154) (17516) (446C)   ;(0100010001111010) (42172) (17530) (447A)   ;(0100010010001000) (42210) (17544) (4488)   ;(0100010010010101) (42225) (17557) (4495)   ;
;848;(0100010010100011) (42243) (17571) (44A3)    ;(0100010010110000) (42260) (17584) (44B0)   ;(0100010010111101) (42275) (17597) (44BD)   ;(0100010011001010) (42312) (17610) (44CA)   ;(0100010011010111) (42327) (17623) (44D7)   ;(0100010011100100) (42344) (17636) (44E4)   ;(0100010011110001) (42361) (17649) (44F1)   ;(0100010011111110) (42376) (17662) (44FE)   ;
;856;(0100010100001011) (42413) (17675) (450B)    ;(0100010100011000) (42430) (17688) (4518)   ;(0100010100100100) (42444) (17700) (4524)   ;(0100010100110001) (42461) (17713) (4531)   ;(0100010100111101) (42475) (17725) (453D)   ;(0100010101001001) (42511) (17737) (4549)   ;(0100010101010110) (42526) (17750) (4556)   ;(0100010101100010) (42542) (17762) (4562)   ;
;864;(0100010101101110) (42556) (17774) (456E)    ;(0100010101111010) (42572) (17786) (457A)   ;(0100010110000110) (42606) (17798) (4586)   ;(0100010110010010) (42622) (17810) (4592)   ;(0100010110011101) (42635) (17821) (459D)   ;(0100010110101001) (42651) (17833) (45A9)   ;(0100010110110101) (42665) (17845) (45B5)   ;(0100010111000000) (42700) (17856) (45C0)   ;
;872;(0100010111001100) (42714) (17868) (45CC)    ;(0100010111010111) (42727) (17879) (45D7)   ;(0100010111100010) (42742) (17890) (45E2)   ;(0100010111101101) (42755) (17901) (45ED)   ;(0100010111111000) (42770) (17912) (45F8)   ;(0100011000000011) (43003) (17923) (4603)   ;(0100011000001110) (43016) (17934) (460E)   ;(0100011000011001) (43031) (17945) (4619)   ;
;880;(0100011000100100) (43044) (17956) (4624)    ;(0100011000101111) (43057) (17967) (462F)   ;(0100011000111001) (43071) (17977) (4639)   ;(0100011001000100) (43104) (17988) (4644)   ;(0100011001001110) (43116) (17998) (464E)   ;(0100011001011000) (43130) (18008) (4658)   ;(0100011001100010) (43142) (18018) (4662)   ;(0100011001101101) (43155) (18029) (466D)   ;
;888;(0100011001110111) (43167) (18039) (4677)    ;(0100011010000001) (43201) (18049) (4681)   ;(0100011010001010) (43212) (18058) (468A)   ;(0100011010010100) (43224) (18068) (4694)   ;(0100011010011110) (43236) (18078) (469E)   ;(0100011010101000) (43250) (18088) (46A8)   ;(0100011010110001) (43261) (18097) (46B1)   ;(0100011010111011) (43273) (18107) (46BB)   ;
;896;(0100011011000100) (43304) (18116) (46C4)    ;(0100011011001101) (43315) (18125) (46CD)   ;(0100011011010110) (43326) (18134) (46D6)   ;(0100011011011111) (43337) (18143) (46DF)   ;(0100011011101000) (43350) (18152) (46E8)   ;(0100011011110001) (43361) (18161) (46F1)   ;(0100011011111010) (43372) (18170) (46FA)   ;(0100011100000011) (43403) (18179) (4703)   ;
;904;(0100011100001100) (43414) (18188) (470C)    ;(0100011100010100) (43424) (18196) (4714)   ;(0100011100011101) (43435) (18205) (471D)   ;(0100011100100101) (43445) (18213) (4725)   ;(0100011100101101) (43455) (18221) (472D)   ;(0100011100110101) (43465) (18229) (4735)   ;(0100011100111110) (43476) (18238) (473E)   ;(0100011101000110) (43506) (18246) (4746)   ;
;912;(0100011101001110) (43516) (18254) (474E)    ;(0100011101010101) (43525) (18261) (4755)   ;(0100011101011101) (43535) (18269) (475D)   ;(0100011101100101) (43545) (18277) (4765)   ;(0100011101101100) (43554) (18284) (476C)   ;(0100011101110100) (43564) (18292) (4774)   ;(0100011101111011) (43573) (18299) (477B)   ;(0100011110000011) (43603) (18307) (4783)   ;
;920;(0100011110001010) (43612) (18314) (478A)    ;(0100011110010001) (43621) (18321) (4791)   ;(0100011110011000) (43630) (18328) (4798)   ;(0100011110011111) (43637) (18335) (479F)   ;(0100011110100110) (43646) (18342) (47A6)   ;(0100011110101101) (43655) (18349) (47AD)   ;(0100011110110100) (43664) (18356) (47B4)   ;(0100011110111010) (43672) (18362) (47BA)   ;
;928;(0100011111000001) (43701) (18369) (47C1)    ;(0100011111000111) (43707) (18375) (47C7)   ;(0100011111001101) (43715) (18381) (47CD)   ;(0100011111010100) (43724) (18388) (47D4)   ;(0100011111011010) (43732) (18394) (47DA)   ;(0100011111100000) (43740) (18400) (47E0)   ;(0100011111100110) (43746) (18406) (47E6)   ;(0100011111101100) (43754) (18412) (47EC)   ;
;936;(0100011111110010) (43762) (18418) (47F2)    ;(0100011111110111) (43767) (18423) (47F7)   ;(0100011111111101) (43775) (18429) (47FD)   ;(0100100000000010) (44002) (18434) (4802)   ;(0100100000001000) (44010) (18440) (4808)   ;(0100100000001101) (44015) (18445) (480D)   ;(0100100000010010) (44022) (18450) (4812)   ;(0100100000011000) (44030) (18456) (4818)   ;
;944;(0100100000011101) (44035) (18461) (481D)    ;(0100100000100010) (44042) (18466) (4822)   ;(0100100000100111) (44047) (18471) (4827)   ;(0100100000101011) (44053) (18475) (482B)   ;(0100100000110000) (44060) (18480) (4830)   ;(0100100000110101) (44065) (18485) (4835)   ;(0100100000111001) (44071) (18489) (4839)   ;(0100100000111110) (44076) (18494) (483E)   ;
;952;(0100100001000010) (44102) (18498) (4842)    ;(0100100001000110) (44106) (18502) (4846)   ;(0100100001001011) (44113) (18507) (484B)   ;(0100100001001111) (44117) (18511) (484F)   ;(0100100001010011) (44123) (18515) (4853)   ;(0100100001010110) (44126) (18518) (4856)   ;(0100100001011010) (44132) (18522) (485A)   ;(0100100001011110) (44136) (18526) (485E)   ;
;960;(0100100001100010) (44142) (18530) (4862)    ;(0100100001100101) (44145) (18533) (4865)   ;(0100100001101001) (44151) (18537) (4869)   ;(0100100001101100) (44154) (18540) (486C)   ;(0100100001101111) (44157) (18543) (486F)   ;(0100100001110010) (44162) (18546) (4872)   ;(0100100001110101) (44165) (18549) (4875)   ;(0100100001111000) (44170) (18552) (4878)   ;
;968;(0100100001111011) (44173) (18555) (487B)    ;(0100100001111110) (44176) (18558) (487E)   ;(0100100010000001) (44201) (18561) (4881)   ;(0100100010000011) (44203) (18563) (4883)   ;(0100100010000110) (44206) (18566) (4886)   ;(0100100010001000) (44210) (18568) (4888)   ;(0100100010001011) (44213) (18571) (488B)   ;(0100100010001101) (44215) (18573) (488D)   ;
;976;(0100100010001111) (44217) (18575) (488F)    ;(0100100010010001) (44221) (18577) (4891)   ;(0100100010010011) (44223) (18579) (4893)   ;(0100100010010101) (44225) (18581) (4895)   ;(0100100010010111) (44227) (18583) (4897)   ;(0100100010011001) (44231) (18585) (4899)   ;(0100100010011010) (44232) (18586) (489A)   ;(0100100010011100) (44234) (18588) (489C)   ;
;984;(0100100010011101) (44235) (18589) (489D)    ;(0100100010011110) (44236) (18590) (489E)   ;(0100100010100000) (44240) (18592) (48A0)   ;(0100100010100001) (44241) (18593) (48A1)   ;(0100100010100010) (44242) (18594) (48A2)   ;(0100100010100011) (44243) (18595) (48A3)   ;(0100100010100100) (44244) (18596) (48A4)   ;(0100100010100101) (44245) (18597) (48A5)   ;
;992;(0100100010100101) (44245) (18597) (48A5)    ;(0100100010100110) (44246) (18598) (48A6)   ;(0100100010100110) (44246) (18598) (48A6)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010101000) (44250) (18600) (48A8)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ALTSYNCRAM                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;
;8;(000000000000001001) (11) (9) (09)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;
;16;(111111111111111101) (777775) (262141) (3FFFD)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;24;(111111111111111010) (777772) (262138) (3FFFA)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;
;32;(000000000000001011) (13) (11) (0B)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;
;40;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;48;(000000000000000100) (4) (4) (04)    ;(000000000000001000) (10) (8) (08)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;
;56;(000000000000000100) (4) (4) (04)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;64;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001010) (12) (10) (0A)   ;
;72;(000000000000001100) (14) (12) (0C)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;80;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;88;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;
;96;(000000000000001011) (13) (11) (0B)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;104;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;
;112;(000000000000001001) (11) (9) (09)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;
;120;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;128;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010000) (20) (16) (10)   ;
;136;(000000000000010001) (21) (17) (11)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;144;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;
;152;(000000000000000001) (1) (1) (01)    ;(000000000000000110) (6) (6) (06)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010000) (20) (16) (10)   ;
;160;(000000000000001101) (15) (13) (0D)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;
;168;(111111111111101100) (777754) (262124) (3FFEC)    ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001100) (14) (12) (0C)   ;
;176;(000000000000010001) (21) (17) (11)    ;(000000000000010101) (25) (21) (15)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000011) (3) (3) (03)   ;
;184;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101101) (777755) (262125) (3FFED)   ;
;192;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010100) (24) (20) (14)   ;(000000000000011000) (30) (24) (18)   ;(000000000000011010) (32) (26) (1A)   ;
;200;(000000000000011010) (32) (26) (1A)    ;(000000000000010111) (27) (23) (17)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;208;(111111111111101000) (777750) (262120) (3FFE8)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;216;(000000000000001000) (10) (8) (08)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;
;224;(000000000000010000) (20) (16) (10)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;
;232;(111111111111011110) (777736) (262110) (3FFDE)    ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010011) (23) (19) (13)   ;(000000000000011100) (34) (28) (1C)   ;
;240;(000000000000100010) (42) (34) (22)    ;(000000000000100110) (46) (38) (26)   ;(000000000000100111) (47) (39) (27)   ;(000000000000100100) (44) (36) (24)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000010101) (25) (21) (15)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;
;248;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;
;256;(111111111111101110) (777756) (262126) (3FFEE)    ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000001001) (11) (9) (09)   ;(000000000000010110) (26) (22) (16)   ;(000000000000100010) (42) (34) (22)   ;(000000000000101011) (53) (43) (2B)   ;(000000000000110000) (60) (48) (30)   ;(000000000000110001) (61) (49) (31)   ;
;264;(000000000000101110) (56) (46) (2E)    ;(000000000000100111) (47) (39) (27)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000001110) (16) (14) (0E)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;272;(111111111111001100) (777714) (262092) (3FFCC)    ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000001001) (11) (9) (09)   ;
;280;(000000000000011011) (33) (27) (1B)    ;(000000000000101010) (52) (42) (2A)   ;(000000000000110111) (67) (55) (37)   ;(000000000000111110) (76) (62) (3E)   ;(000000000001000001) (101) (65) (41)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110101) (65) (53) (35)   ;(000000000000100111) (47) (39) (27)   ;
;288;(000000000000010101) (25) (21) (15)    ;(000000000000000001) (1) (1) (01)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;296;(111111111110111100) (777674) (262076) (3FFBC)    ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000001001) (11) (9) (09)   ;(000000000000100001) (41) (33) (21)   ;(000000000000110111) (67) (55) (37)   ;(000000000001001001) (111) (73) (49)   ;
;304;(000000000001010100) (124) (84) (54)    ;(000000000001011001) (131) (89) (59)   ;(000000000001010101) (125) (85) (55)   ;(000000000001001010) (112) (74) (4A)   ;(000000000000111000) (70) (56) (38)   ;(000000000000100000) (40) (32) (20)   ;(000000000000000101) (5) (5) (05)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;312;(111111111111001100) (777714) (262092) (3FFCC)    ;(111111111110110100) (777664) (262068) (3FFB4)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;
;320;(111111111111101000) (777750) (262120) (3FFE8)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000101100) (54) (44) (2C)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001100110) (146) (102) (66)   ;(000000000001111000) (170) (120) (78)   ;(000000000010000000) (200) (128) (80)   ;(000000000001111100) (174) (124) (7C)   ;
;328;(000000000001101101) (155) (109) (6D)    ;(000000000001010100) (124) (84) (54)   ;(000000000000110010) (62) (50) (32)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111110110111) (777667) (262071) (3FFB7)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111101110111) (777567) (262007) (3FF77)   ;
;336;(111111111101100110) (777546) (261990) (3FF66)    ;(111111111101100011) (777543) (261987) (3FF63)   ;(111111111101101110) (777556) (261998) (3FF6E)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(000000000000001110) (16) (14) (0E)   ;(000000000001000010) (102) (66) (42)   ;
;344;(000000000001110011) (163) (115) (73)    ;(000000000010011100) (234) (156) (9C)   ;(000000000010111000) (270) (184) (B8)   ;(000000000011000101) (305) (197) (C5)   ;(000000000011000000) (300) (192) (C0)   ;(000000000010101001) (251) (169) (A9)   ;(000000000010000001) (201) (129) (81)   ;(000000000001001100) (114) (76) (4C)   ;
;352;(000000000000001101) (15) (13) (0D)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(111111111110001001) (777611) (262025) (3FF89)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(111111111100100100) (777444) (261924) (3FF24)   ;(111111111100001010) (777412) (261898) (3FF0A)   ;(111111111100000110) (777406) (261894) (3FF06)   ;(111111111100011010) (777432) (261914) (3FF1A)   ;
;360;(111111111101000011) (777503) (261955) (3FF43)    ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(000000000000100010) (42) (34) (22)   ;(000000000001111001) (171) (121) (79)   ;(000000000011001000) (310) (200) (C8)   ;(000000000100001000) (410) (264) (108)   ;(000000000100110011) (463) (307) (133)   ;
;368;(000000000101000011) (503) (323) (143)    ;(000000000100110110) (466) (310) (136)   ;(000000000100001010) (412) (266) (10A)   ;(000000000011000011) (303) (195) (C3)   ;(000000000001100101) (145) (101) (65)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111100011100) (777434) (261916) (3FF1C)   ;
;376;(111111111011000000) (777300) (261824) (3FEC0)    ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111001011101) (777135) (261725) (3FE5D)   ;(111111111001100010) (777142) (261730) (3FE62)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;
;384;(000000000001110111) (167) (119) (77)    ;(000000000100001001) (411) (265) (109)   ;(000000000110001001) (611) (393) (189)   ;(000000000111101010) (752) (490) (1EA)   ;(000000001000100001) (1041) (545) (221)   ;(000000001000100110) (1046) (550) (226)   ;(000000000111110101) (765) (501) (1F5)   ;(000000000110010001) (621) (401) (191)   ;
;392;(000000000100000000) (400) (256) (100)    ;(000000000001001101) (115) (77) (4D)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111011000100) (777304) (261828) (3FEC4)   ;(111111111000010100) (777024) (261652) (3FE14)   ;(111111110110001011) (776613) (261515) (3FD8B)   ;(111111110100111000) (776470) (261432) (3FD38)   ;(111111110100100111) (776447) (261415) (3FD27)   ;
;400;(111111110101011101) (776535) (261469) (3FD5D)    ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111111010010100) (777224) (261780) (3FE94)   ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000010000001) (201) (129) (81)   ;(000000000110000111) (607) (391) (187)   ;(000000001001110100) (1164) (628) (274)   ;(000000001100110001) (1461) (817) (331)   ;
;408;(000000001110100110) (1646) (934) (3A6)    ;(000000001111000100) (1704) (964) (3C4)   ;(000000001110000011) (1603) (899) (383)   ;(000000001011100100) (1344) (740) (2E4)   ;(000000000111110000) (760) (496) (1F0)   ;(000000000010111101) (275) (189) (BD)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(111111111000001000) (777010) (261640) (3FE08)   ;
;416;(111111110011001010) (776312) (261322) (3FCCA)    ;(111111101111001110) (775716) (261070) (3FBCE)   ;(111111101100110000) (775460) (260912) (3FB30)   ;(111111101100000111) (775407) (260871) (3FB07)   ;(111111101101011101) (775535) (260957) (3FB5D)   ;(111111110000110010) (776062) (261170) (3FC32)   ;(111111110101110110) (776566) (261494) (3FD76)   ;(111111111100001111) (777417) (261903) (3FF0F)   ;
;424;(000000000011011001) (331) (217) (D9)    ;(000000001010100111) (1247) (679) (2A7)   ;(000000010001001010) (2112) (1098) (44A)   ;(000000010110010100) (2624) (1428) (594)   ;(000000011001011110) (3136) (1630) (65E)   ;(000000011010001100) (3214) (1676) (68C)   ;(000000011000001111) (3017) (1551) (60F)   ;(000000010011101011) (2353) (1259) (4EB)   ;
;432;(000000001100110100) (1464) (820) (334)    ;(000000000100001111) (417) (271) (10F)   ;(111111111010101110) (777256) (261806) (3FEAE)   ;(111111110001001100) (776114) (261196) (3FC4C)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111100010000100) (774204) (260228) (3F884)   ;(111111011110001100) (773614) (259980) (3F78C)   ;(111111011101101000) (773550) (259944) (3F768)   ;
;440;(111111100000100110) (774046) (260134) (3F826)    ;(111111100111000010) (774702) (260546) (3F9C2)   ;(111111110000011100) (776034) (261148) (3FC1C)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(000000001000101101) (1055) (557) (22D)   ;(000000010101001110) (2516) (1358) (54E)   ;(000000100000001111) (4017) (2063) (80F)   ;(000000101000100000) (5040) (2592) (A20)   ;
;448;(000000101101000001) (5501) (2881) (B41)    ;(000000101101000100) (5504) (2884) (B44)   ;(000000101000010111) (5027) (2583) (A17)   ;(000000011111001001) (3711) (1993) (7C9)   ;(000000010010000101) (2205) (1157) (485)   ;(000000000010010110) (226) (150) (96)   ;(111111110001011010) (776132) (261210) (3FC5A)   ;(111111100001000000) (774100) (260160) (3F840)   ;
;456;(111111010010111001) (772271) (259257) (3F4B9)    ;(111111001000101100) (771054) (258604) (3F22C)   ;(111111000011101110) (770356) (258286) (3F0EE)   ;(111111000100110110) (770466) (258358) (3F136)   ;(111111001100010101) (771425) (258837) (3F315)   ;(111111011001110000) (773160) (259696) (3F670)   ;(111111101100000101) (775405) (260869) (3FB05)   ;(000000000001101011) (153) (107) (6B)   ;
;464;(000000011000011110) (3036) (1566) (61E)    ;(000000101110000110) (5606) (2950) (B86)   ;(000001000000001110) (10016) (4110) (100E)   ;(000001001100101001) (11451) (4905) (1329)   ;(000001010001101101) (12155) (5229) (146D)   ;(000001001110010111) (11627) (5015) (1397)   ;(000001000010011010) (10232) (4250) (109A)   ;(000000101110100010) (5642) (2978) (BA2)   ;
;472;(000000010100010100) (2424) (1300) (514)    ;(111111110110000101) (776605) (261509) (3FD85)   ;(111111010110110001) (772661) (259505) (3F5B1)   ;(111110111001101010) (767152) (257642) (3EE6A)   ;(111110100010000001) (764201) (256129) (3E881)   ;(111110010010101111) (762257) (255151) (3E4AF)   ;(111110001110000110) (761606) (254854) (3E386)   ;(111110010101011001) (762531) (255321) (3E559)   ;
;480;(111110101000110010) (765062) (256562) (3EA32)    ;(111111000111001001) (770711) (258505) (3F1C9)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(000000011010010111) (3227) (1687) (697)   ;(000001000111011111) (10737) (4575) (11DF)   ;(000001110000110100) (16064) (7220) (1C34)   ;(000010010001100101) (22145) (9317) (2465)   ;(000010100101100010) (24542) (10594) (2962)   ;
;488;(000010101001010101) (25125) (10837) (2A55)    ;(000010011010111101) (23275) (9917) (26BD)   ;(000001111010000111) (17207) (7815) (1E87)   ;(000001001000010101) (11025) (4629) (1215)   ;(000000001000111111) (1077) (575) (23F)   ;(111111000001010000) (770120) (258128) (3F050)   ;(111101110111101010) (756752) (253418) (3DDEA)   ;(111100110011101101) (746355) (249069) (3CCED)   ;
;496;(111011111101001110) (737516) (245582) (3BF4E)    ;(111011011011110011) (733363) (243443) (3B6F3)   ;(111011010110000000) (732600) (243072) (3B580)   ;(111011110000110111) (736067) (244791) (3BC37)   ;(111100101111010001) (745721) (248785) (3CBD1)   ;(111110010001101000) (762150) (255080) (3E468)   ;(000000010101101010) (2552) (1386) (56A)   ;(000010110110011011) (26633) (11675) (2D9B)   ;
;504;(000101101100100101) (55445) (23333) (5B25)    ;(001000101110110001) (105661) (35761) (8BB1)   ;(001011110010010101) (136225) (48277) (BC95)   ;(001110101011111011) (165373) (60155) (EAFB)   ;(010001010000011101) (212035) (70685) (1141D)   ;(010011010101110101) (232565) (79221) (13575)   ;(010100110011101111) (246357) (85231) (14CEF)   ;(010101100100001110) (254416) (88334) (1590E)   ;
;512;(010101100100001110) (254416) (88334) (1590E)    ;(010100110011101111) (246357) (85231) (14CEF)   ;(010011010101110101) (232565) (79221) (13575)   ;(010001010000011101) (212035) (70685) (1141D)   ;(001110101011111011) (165373) (60155) (EAFB)   ;(001011110010010101) (136225) (48277) (BC95)   ;(001000101110110001) (105661) (35761) (8BB1)   ;(000101101100100101) (55445) (23333) (5B25)   ;
;520;(000010110110011011) (26633) (11675) (2D9B)    ;(000000010101101010) (2552) (1386) (56A)   ;(111110010001101000) (762150) (255080) (3E468)   ;(111100101111010001) (745721) (248785) (3CBD1)   ;(111011110000110111) (736067) (244791) (3BC37)   ;(111011010110000000) (732600) (243072) (3B580)   ;(111011011011110011) (733363) (243443) (3B6F3)   ;(111011111101001110) (737516) (245582) (3BF4E)   ;
;528;(111100110011101101) (746355) (249069) (3CCED)    ;(111101110111101010) (756752) (253418) (3DDEA)   ;(111111000001010000) (770120) (258128) (3F050)   ;(000000001000111111) (1077) (575) (23F)   ;(000001001000010101) (11025) (4629) (1215)   ;(000001111010000111) (17207) (7815) (1E87)   ;(000010011010111101) (23275) (9917) (26BD)   ;(000010101001010101) (25125) (10837) (2A55)   ;
;536;(000010100101100010) (24542) (10594) (2962)    ;(000010010001100101) (22145) (9317) (2465)   ;(000001110000110100) (16064) (7220) (1C34)   ;(000001000111011111) (10737) (4575) (11DF)   ;(000000011010010111) (3227) (1687) (697)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111000111001001) (770711) (258505) (3F1C9)   ;(111110101000110010) (765062) (256562) (3EA32)   ;
;544;(111110010101011001) (762531) (255321) (3E559)    ;(111110001110000110) (761606) (254854) (3E386)   ;(111110010010101111) (762257) (255151) (3E4AF)   ;(111110100010000001) (764201) (256129) (3E881)   ;(111110111001101010) (767152) (257642) (3EE6A)   ;(111111010110110001) (772661) (259505) (3F5B1)   ;(111111110110000101) (776605) (261509) (3FD85)   ;(000000010100010100) (2424) (1300) (514)   ;
;552;(000000101110100010) (5642) (2978) (BA2)    ;(000001000010011010) (10232) (4250) (109A)   ;(000001001110010111) (11627) (5015) (1397)   ;(000001010001101101) (12155) (5229) (146D)   ;(000001001100101001) (11451) (4905) (1329)   ;(000001000000001110) (10016) (4110) (100E)   ;(000000101110000110) (5606) (2950) (B86)   ;(000000011000011110) (3036) (1566) (61E)   ;
;560;(000000000001101011) (153) (107) (6B)    ;(111111101100000101) (775405) (260869) (3FB05)   ;(111111011001110000) (773160) (259696) (3F670)   ;(111111001100010101) (771425) (258837) (3F315)   ;(111111000100110110) (770466) (258358) (3F136)   ;(111111000011101110) (770356) (258286) (3F0EE)   ;(111111001000101100) (771054) (258604) (3F22C)   ;(111111010010111001) (772271) (259257) (3F4B9)   ;
;568;(111111100001000000) (774100) (260160) (3F840)    ;(111111110001011010) (776132) (261210) (3FC5A)   ;(000000000010010110) (226) (150) (96)   ;(000000010010000101) (2205) (1157) (485)   ;(000000011111001001) (3711) (1993) (7C9)   ;(000000101000010111) (5027) (2583) (A17)   ;(000000101101000100) (5504) (2884) (B44)   ;(000000101101000001) (5501) (2881) (B41)   ;
;576;(000000101000100000) (5040) (2592) (A20)    ;(000000100000001111) (4017) (2063) (80F)   ;(000000010101001110) (2516) (1358) (54E)   ;(000000001000101101) (1055) (557) (22D)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(111111110000011100) (776034) (261148) (3FC1C)   ;(111111100111000010) (774702) (260546) (3F9C2)   ;(111111100000100110) (774046) (260134) (3F826)   ;
;584;(111111011101101000) (773550) (259944) (3F768)    ;(111111011110001100) (773614) (259980) (3F78C)   ;(111111100010000100) (774204) (260228) (3F884)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111110001001100) (776114) (261196) (3FC4C)   ;(111111111010101110) (777256) (261806) (3FEAE)   ;(000000000100001111) (417) (271) (10F)   ;(000000001100110100) (1464) (820) (334)   ;
;592;(000000010011101011) (2353) (1259) (4EB)    ;(000000011000001111) (3017) (1551) (60F)   ;(000000011010001100) (3214) (1676) (68C)   ;(000000011001011110) (3136) (1630) (65E)   ;(000000010110010100) (2624) (1428) (594)   ;(000000010001001010) (2112) (1098) (44A)   ;(000000001010100111) (1247) (679) (2A7)   ;(000000000011011001) (331) (217) (D9)   ;
;600;(111111111100001111) (777417) (261903) (3FF0F)    ;(111111110101110110) (776566) (261494) (3FD76)   ;(111111110000110010) (776062) (261170) (3FC32)   ;(111111101101011101) (775535) (260957) (3FB5D)   ;(111111101100000111) (775407) (260871) (3FB07)   ;(111111101100110000) (775460) (260912) (3FB30)   ;(111111101111001110) (775716) (261070) (3FBCE)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;608;(111111111000001000) (777010) (261640) (3FE08)    ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111101) (275) (189) (BD)   ;(000000000111110000) (760) (496) (1F0)   ;(000000001011100100) (1344) (740) (2E4)   ;(000000001110000011) (1603) (899) (383)   ;(000000001111000100) (1704) (964) (3C4)   ;(000000001110100110) (1646) (934) (3A6)   ;
;616;(000000001100110001) (1461) (817) (331)    ;(000000001001110100) (1164) (628) (274)   ;(000000000110000111) (607) (391) (187)   ;(000000000010000001) (201) (129) (81)   ;(111111111101111101) (777575) (262013) (3FF7D)   ;(111111111010010100) (777224) (261780) (3FE94)   ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111110101011101) (776535) (261469) (3FD5D)   ;
;624;(111111110100100111) (776447) (261415) (3FD27)    ;(111111110100111000) (776470) (261432) (3FD38)   ;(111111110110001011) (776613) (261515) (3FD8B)   ;(111111111000010100) (777024) (261652) (3FE14)   ;(111111111011000100) (777304) (261828) (3FEC4)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(000000000001001101) (115) (77) (4D)   ;(000000000100000000) (400) (256) (100)   ;
;632;(000000000110010001) (621) (401) (191)    ;(000000000111110101) (765) (501) (1F5)   ;(000000001000100110) (1046) (550) (226)   ;(000000001000100001) (1041) (545) (221)   ;(000000000111101010) (752) (490) (1EA)   ;(000000000110001001) (611) (393) (189)   ;(000000000100001001) (411) (265) (109)   ;(000000000001110111) (167) (119) (77)   ;
;640;(111111111111100010) (777742) (262114) (3FFE2)    ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(111111111001100010) (777142) (261730) (3FE62)   ;(111111111001011101) (777135) (261725) (3FE5D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;
;648;(111111111100011100) (777434) (261916) (3FF1C)    ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000001100101) (145) (101) (65)   ;(000000000011000011) (303) (195) (C3)   ;(000000000100001010) (412) (266) (10A)   ;(000000000100110110) (466) (310) (136)   ;(000000000101000011) (503) (323) (143)   ;
;656;(000000000100110011) (463) (307) (133)    ;(000000000100001000) (410) (264) (108)   ;(000000000011001000) (310) (200) (C8)   ;(000000000001111001) (171) (121) (79)   ;(000000000000100010) (42) (34) (22)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111101000011) (777503) (261955) (3FF43)   ;
;664;(111111111100011010) (777432) (261914) (3FF1A)    ;(111111111100000110) (777406) (261894) (3FF06)   ;(111111111100001010) (777412) (261898) (3FF0A)   ;(111111111100100100) (777444) (261924) (3FF24)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(111111111110001001) (777611) (262025) (3FF89)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000001101) (15) (13) (0D)   ;
;672;(000000000001001100) (114) (76) (4C)    ;(000000000010000001) (201) (129) (81)   ;(000000000010101001) (251) (169) (A9)   ;(000000000011000000) (300) (192) (C0)   ;(000000000011000101) (305) (197) (C5)   ;(000000000010111000) (270) (184) (B8)   ;(000000000010011100) (234) (156) (9C)   ;(000000000001110011) (163) (115) (73)   ;
;680;(000000000001000010) (102) (66) (42)    ;(000000000000001110) (16) (14) (0E)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111101101110) (777556) (261998) (3FF6E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;688;(111111111101110111) (777567) (262007) (3FF77)    ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110110111) (777667) (262071) (3FFB7)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000110010) (62) (50) (32)   ;(000000000001010100) (124) (84) (54)   ;(000000000001101101) (155) (109) (6D)   ;
;696;(000000000001111100) (174) (124) (7C)    ;(000000000010000000) (200) (128) (80)   ;(000000000001111000) (170) (120) (78)   ;(000000000001100110) (146) (102) (66)   ;(000000000001001100) (114) (76) (4C)   ;(000000000000101100) (54) (44) (2C)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;704;(111111111111001001) (777711) (262089) (3FFC9)    ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110110100) (777664) (262068) (3FFB4)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;
;712;(111111111111101000) (777750) (262120) (3FFE8)    ;(000000000000000101) (5) (5) (05)   ;(000000000000100000) (40) (32) (20)   ;(000000000000111000) (70) (56) (38)   ;(000000000001001010) (112) (74) (4A)   ;(000000000001010101) (125) (85) (55)   ;(000000000001011001) (131) (89) (59)   ;(000000000001010100) (124) (84) (54)   ;
;720;(000000000001001001) (111) (73) (49)    ;(000000000000110111) (67) (55) (37)   ;(000000000000100001) (41) (33) (21)   ;(000000000000001001) (11) (9) (09)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;
;728;(111111111110110101) (777665) (262069) (3FFB5)    ;(111111111110110101) (777665) (262069) (3FFB5)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000010101) (25) (21) (15)   ;
;736;(000000000000100111) (47) (39) (27)    ;(000000000000110101) (65) (53) (35)   ;(000000000000111110) (76) (62) (3E)   ;(000000000001000001) (101) (65) (41)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110111) (67) (55) (37)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000011011) (33) (27) (1B)   ;
;744;(000000000000001001) (11) (9) (09)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;
;752;(111111111111010101) (777725) (262101) (3FFD5)    ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000100111) (47) (39) (27)   ;(000000000000101110) (56) (46) (2E)   ;
;760;(000000000000110001) (61) (49) (31)    ;(000000000000110000) (60) (48) (30)   ;(000000000000101011) (53) (43) (2B)   ;(000000000000100010) (42) (34) (22)   ;(000000000000010110) (26) (22) (16)   ;(000000000000001001) (11) (9) (09)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;768;(111111111111100011) (777743) (262115) (3FFE3)    ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;776;(111111111111111110) (777776) (262142) (3FFFE)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000010101) (25) (21) (15)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000100100) (44) (36) (24)   ;(000000000000100111) (47) (39) (27)   ;(000000000000100110) (46) (38) (26)   ;(000000000000100010) (42) (34) (22)   ;
;784;(000000000000011100) (34) (28) (1C)    ;(000000000000010011) (23) (19) (13)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;
;792;(111111111111011101) (777735) (262109) (3FFDD)    ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000111) (7) (7) (07)   ;(000000000000010000) (20) (16) (10)   ;
;800;(000000000000010111) (27) (23) (17)    ;(000000000000011100) (34) (28) (1C)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001000) (10) (8) (08)   ;
;808;(111111111111111111) (777777) (262143) (3FFFF)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;816;(111111111111101110) (777756) (262126) (3FFEE)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011010) (32) (26) (1A)   ;
;824;(000000000000011010) (32) (26) (1A)    ;(000000000000011000) (30) (24) (18)   ;(000000000000010100) (24) (20) (14)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;832;(111111111111101101) (777755) (262125) (3FFED)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;840;(000000000000000011) (3) (3) (03)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010001) (21) (17) (11)   ;
;848;(000000000000001100) (14) (12) (0C)    ;(000000000000000111) (7) (7) (07)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;
;856;(111111111111101100) (777754) (262124) (3FFEC)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001101) (15) (13) (0D)   ;
;864;(000000000000010000) (20) (16) (10)    ;(000000000000010011) (23) (19) (13)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;
;872;(111111111111111011) (777773) (262139) (3FFFB)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;880;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;
;888;(000000000000010000) (20) (16) (10)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;896;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;904;(000000000000000110) (6) (6) (06)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;
;912;(000000000000000101) (5) (5) (05)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;920;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001011) (13) (11) (0B)   ;
;928;(000000000000001101) (15) (13) (0D)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;936;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;944;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;
;952;(000000000000001010) (12) (10) (0A)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;
;960;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;
;968;(000000000000000111) (7) (7) (07)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000100) (4) (4) (04)   ;
;976;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;
;984;(111111111111110111) (777767) (262135) (3FFF7)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;
;992;(000000000000001100) (14) (12) (0C)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;1000;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;1008;(000000000000000001) (1) (1) (01)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001001) (11) (9) (09)   ;
;1016;(000000000000000111) (7) (7) (07)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 47          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 47          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 94          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 34          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 13          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_out2                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    iambic:iambic_inst|lpm_mult:Mult0|mult_jbt:auto_generated|mac_mult1                               ;                            ; DSPMULT_X13_Y27_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|mac_out8                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ;                            ; DSPMULT_X13_Y24_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|mac_out6                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ;                            ; DSPMULT_X13_Y25_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|mac_out4                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ;                            ; DSPMULT_X13_Y28_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|w507w[0]                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ;                            ; DSPMULT_X13_Y29_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y2_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|mac_out6                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ;                            ; DSPMULT_X13_Y22_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|mac_out8                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ;                            ; DSPMULT_X13_Y21_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|mac_out4                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ;                            ; DSPMULT_X13_Y26_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|w507w[0]                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ;                            ; DSPMULT_X13_Y23_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_igt:auto_generated|mac_out6                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ;                            ; DSPMULT_X13_Y18_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult0|mult_igt:auto_generated|mac_out8                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ;                            ; DSPMULT_X13_Y17_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_igt:auto_generated|mac_out4                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ;                            ; DSPMULT_X13_Y20_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_igt:auto_generated|w507w[0]                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ;                            ; DSPMULT_X13_Y19_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 23,404 / 71,559 ( 33 % ) ;
; C16 interconnects     ; 214 / 2,597 ( 8 % )      ;
; C4 interconnects      ; 9,754 / 46,848 ( 21 % )  ;
; Direct links          ; 5,441 / 71,559 ( 8 % )   ;
; Global clocks         ; 7 / 20 ( 35 % )          ;
; Local interconnects   ; 5,084 / 24,624 ( 21 % )  ;
; R24 interconnects     ; 306 / 2,496 ( 12 % )     ;
; R4 interconnects      ; 14,628 / 62,424 ( 23 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 13.14) ; Number of LABs  (Total = 1126) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 26                             ;
; 2                                           ; 20                             ;
; 3                                           ; 13                             ;
; 4                                           ; 17                             ;
; 5                                           ; 10                             ;
; 6                                           ; 11                             ;
; 7                                           ; 17                             ;
; 8                                           ; 48                             ;
; 9                                           ; 70                             ;
; 10                                          ; 40                             ;
; 11                                          ; 29                             ;
; 12                                          ; 43                             ;
; 13                                          ; 62                             ;
; 14                                          ; 64                             ;
; 15                                          ; 60                             ;
; 16                                          ; 596                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.68) ; Number of LABs  (Total = 1126) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 73                             ;
; 1 Clock                            ; 961                            ;
; 1 Clock enable                     ; 559                            ;
; 1 Sync. clear                      ; 170                            ;
; 1 Sync. load                       ; 92                             ;
; 2 Clock enables                    ; 27                             ;
; 2 Clocks                           ; 11                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 21.52) ; Number of LABs  (Total = 1126) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 18                             ;
; 2                                            ; 16                             ;
; 3                                            ; 6                              ;
; 4                                            ; 16                             ;
; 5                                            ; 9                              ;
; 6                                            ; 14                             ;
; 7                                            ; 8                              ;
; 8                                            ; 16                             ;
; 9                                            ; 30                             ;
; 10                                           ; 13                             ;
; 11                                           ; 7                              ;
; 12                                           ; 15                             ;
; 13                                           ; 19                             ;
; 14                                           ; 31                             ;
; 15                                           ; 28                             ;
; 16                                           ; 106                            ;
; 17                                           ; 16                             ;
; 18                                           ; 46                             ;
; 19                                           ; 18                             ;
; 20                                           ; 34                             ;
; 21                                           ; 21                             ;
; 22                                           ; 32                             ;
; 23                                           ; 27                             ;
; 24                                           ; 72                             ;
; 25                                           ; 39                             ;
; 26                                           ; 102                            ;
; 27                                           ; 36                             ;
; 28                                           ; 73                             ;
; 29                                           ; 19                             ;
; 30                                           ; 33                             ;
; 31                                           ; 55                             ;
; 32                                           ; 151                            ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 10.92) ; Number of LABs  (Total = 1126) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 6                              ;
; 1                                                ; 39                             ;
; 2                                                ; 39                             ;
; 3                                                ; 32                             ;
; 4                                                ; 36                             ;
; 5                                                ; 28                             ;
; 6                                                ; 20                             ;
; 7                                                ; 39                             ;
; 8                                                ; 77                             ;
; 9                                                ; 101                            ;
; 10                                               ; 75                             ;
; 11                                               ; 65                             ;
; 12                                               ; 64                             ;
; 13                                               ; 95                             ;
; 14                                               ; 83                             ;
; 15                                               ; 50                             ;
; 16                                               ; 264                            ;
; 17                                               ; 4                              ;
; 18                                               ; 2                              ;
; 19                                               ; 1                              ;
; 20                                               ; 0                              ;
; 21                                               ; 1                              ;
; 22                                               ; 1                              ;
; 23                                               ; 1                              ;
; 24                                               ; 0                              ;
; 25                                               ; 0                              ;
; 26                                               ; 1                              ;
; 27                                               ; 1                              ;
; 28                                               ; 0                              ;
; 29                                               ; 0                              ;
; 30                                               ; 1                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 16.61) ; Number of LABs  (Total = 1126) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 2                              ;
; 2                                            ; 12                             ;
; 3                                            ; 58                             ;
; 4                                            ; 34                             ;
; 5                                            ; 28                             ;
; 6                                            ; 36                             ;
; 7                                            ; 16                             ;
; 8                                            ; 18                             ;
; 9                                            ; 18                             ;
; 10                                           ; 36                             ;
; 11                                           ; 40                             ;
; 12                                           ; 34                             ;
; 13                                           ; 50                             ;
; 14                                           ; 53                             ;
; 15                                           ; 73                             ;
; 16                                           ; 54                             ;
; 17                                           ; 96                             ;
; 18                                           ; 81                             ;
; 19                                           ; 69                             ;
; 20                                           ; 26                             ;
; 21                                           ; 29                             ;
; 22                                           ; 24                             ;
; 23                                           ; 22                             ;
; 24                                           ; 21                             ;
; 25                                           ; 21                             ;
; 26                                           ; 22                             ;
; 27                                           ; 12                             ;
; 28                                           ; 14                             ;
; 29                                           ; 27                             ;
; 30                                           ; 15                             ;
; 31                                           ; 8                              ;
; 32                                           ; 5                              ;
; 33                                           ; 12                             ;
; 34                                           ; 1                              ;
; 35                                           ; 49                             ;
; 36                                           ; 9                              ;
; 37                                           ; 0                              ;
; 38                                           ; 1                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 49        ; 13           ; 49        ; 0            ; 0            ; 49        ; 49        ; 0            ; 49        ; 49        ; 0            ; 0            ; 0            ; 2            ; 23           ; 0            ; 0            ; 23           ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 49        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 36           ; 0         ; 49           ; 49           ; 0         ; 0         ; 49           ; 0         ; 0         ; 49           ; 49           ; 49           ; 47           ; 26           ; 49           ; 49           ; 26           ; 47           ; 49           ; 49           ; 49           ; 49           ; 49           ; 49           ; 49           ; 49           ; 0         ; 49           ; 49           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ad9866_rxen        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rxclk       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txen        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txclk       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sclk        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdio        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sen_n       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rst_n       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_mode        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_miso           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rb_info_1          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rb_info_2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx1_samples        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx2_samples        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pistrobe           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; txFIFOFull         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ptt_out            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[2]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[3]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[4]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[5]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[6]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_dot_rpi        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_dash_rpi       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cw_ptt             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[5]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[6]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[7]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[8]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[9]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[10]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[11]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ptt_in             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DOT            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DASH           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_10mhz          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_sck            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_mosi           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdo         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable open drain on CRC_ERROR pin                               ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; On                  ;
; nCEO                                                             ; Unreserved          ;
; Data[0]                                                          ; Unreserved          ;
; Data[1]/ASDO                                                     ; Unreserved          ;
; Data[7..2]                                                       ; Unreserved          ;
; FLASH_nCE/nCSO                                                   ; Unreserved          ;
; Other Active Parallel pins                                       ; Unreserved          ;
; DCLK                                                             ; As input tri-stated ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                      ;
+------------------------------------------------+-------------------------------+-------------------+
; Source Clock(s)                                ; Destination Clock(s)          ; Delay Added in ns ;
+------------------------------------------------+-------------------------------+-------------------+
; I/O                                            ; ad9866_clk                    ; 316.6             ;
; I/O                                            ; spi_sck                       ; 47.2              ;
; clk_10mhz                                      ; ad9866:ad9866_inst|dut1_pc[0] ; 33.3              ;
; clk_10mhz,spi_slave:spi_slave_rx_inst|done,I/O ; ad9866:ad9866_inst|dut1_pc[0] ; 8.2               ;
+------------------------------------------------+-------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                     ; Destination Register                                                                                                                           ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ad9866:ad9866_inst|dut1_pc[0]                                                                                       ; ad9866:ad9866_inst|datain[2]                                                                                                                   ; 4.844             ;
; spi_mosi                                                                                                            ; spi_slave:spi_slave_rx2_inst|rdata[0]                                                                                                          ; 4.681             ;
; spi_ce[1]                                                                                                           ; spi_slave:spi_slave_rx2_inst|treg[37]                                                                                                          ; 4.333             ;
; ad9866:ad9866_inst|dut1_pc[3]                                                                                       ; ad9866:ad9866_inst|datain[6]                                                                                                                   ; 4.219             ;
; ad9866:ad9866_inst|dut1_pc[4]                                                                                       ; ad9866:ad9866_inst|datain[6]                                                                                                                   ; 4.219             ;
; ad9866:ad9866_inst|dut1_pc[5]                                                                                       ; ad9866:ad9866_inst|datain[6]                                                                                                                   ; 4.219             ;
; spi_ce[0]                                                                                                           ; spi_slave:spi_slave_rx_inst|treg[15]                                                                                                           ; 3.874             ;
; ad9866:ad9866_inst|sen_n~_Duplicate_1                                                                               ; ad9866:ad9866_inst|datain[2]                                                                                                                   ; 3.471             ;
; ad9866:ad9866_inst|dut1_pc[2]                                                                                       ; ad9866:ad9866_inst|datain[6]                                                                                                                   ; 2.109             ;
; ad9866:ad9866_inst|dut1_pc[1]                                                                                       ; ad9866:ad9866_inst|datain[6]                                                                                                                   ; 2.109             ;
; ptt_in                                                                                                              ; ad9866:ad9866_inst|datain[8]                                                                                                                   ; 2.071             ;
; counter[22]                                                                                                         ; ad9866:ad9866_inst|datain[8]                                                                                                                   ; 2.071             ;
; rx_gain[5]                                                                                                          ; ad9866:ad9866_inst|datain[5]                                                                                                                   ; 1.725             ;
; tx_gain[5]                                                                                                          ; ad9866:ad9866_inst|datain[5]                                                                                                                   ; 1.725             ;
; rx_gain[2]                                                                                                          ; ad9866:ad9866_inst|datain[2]                                                                                                                   ; 1.722             ;
; tx_gain[2]                                                                                                          ; ad9866:ad9866_inst|datain[2]                                                                                                                   ; 1.722             ;
; ad9866_clk                                                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[23]                                                                                      ; 1.303             ;
; rx_gain[0]                                                                                                          ; ad9866:ad9866_inst|datain[0]                                                                                                                   ; 1.220             ;
; tx_gain[0]                                                                                                          ; ad9866:ad9866_inst|datain[0]                                                                                                                   ; 1.220             ;
; rx_gain[1]                                                                                                          ; ad9866:ad9866_inst|datain[1]                                                                                                                   ; 1.183             ;
; tx_gain[1]                                                                                                          ; ad9866:ad9866_inst|datain[1]                                                                                                                   ; 1.183             ;
; rx_gain[3]                                                                                                          ; ad9866:ad9866_inst|datain[3]                                                                                                                   ; 1.183             ;
; tx_gain[3]                                                                                                          ; ad9866:ad9866_inst|datain[3]                                                                                                                   ; 1.183             ;
; rx_gain[4]                                                                                                          ; ad9866:ad9866_inst|datain[4]                                                                                                                   ; 1.183             ;
; tx_gain[4]                                                                                                          ; ad9866:ad9866_inst|datain[4]                                                                                                                   ; 1.183             ;
; spi_slave:spi_slave_rx2_inst|nb[6]                                                                                  ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|nb[5]                                                                                  ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|nb[4]                                                                                  ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|nb[3]                                                                                  ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|nb[2]                                                                                  ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|nb[1]                                                                                  ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|nb[0]                                                                                  ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                                         ; 0.729             ;
; spi_sck                                                                                                             ; spi_slave:spi_slave_rx_inst|rreg[40]                                                                                                           ; 0.496             ;
; reset_handler:reset_handler_inst|reset~_Duplicate_1                                                                 ; ad9866:ad9866_inst|sen_n                                                                                                                       ; 0.454             ;
; profile:profile_CW|profile_count[0]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.390             ;
; spi_slave:spi_slave_rx_inst|nb[6]                                                                                   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0.251             ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a29~porta_address_reg0              ; 0.177             ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a29~porta_address_reg0              ; 0.177             ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a29~porta_address_reg0              ; 0.177             ;
; spi_slave:spi_slave_rx_inst|nb[5]                                                                                   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0.148             ;
; spi_slave:spi_slave_rx_inst|nb[4]                                                                                   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0.148             ;
; spi_slave:spi_slave_rx_inst|nb[3]                                                                                   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0.148             ;
; spi_slave:spi_slave_rx_inst|nb[2]                                                                                   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0.148             ;
; spi_slave:spi_slave_rx_inst|nb[1]                                                                                   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0.148             ;
; spi_slave:spi_slave_rx_inst|nb[0]                                                                                   ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                                          ; 0.148             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.147             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.147             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.147             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.147             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.147             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.147             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.147             ;
; clk_10mhz                                                                                                           ; ad9866:ad9866_inst|dut1_pc[3]                                                                                                                  ; 0.133             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.103             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a11~portb_address_reg0                ; 0.103             ;
; spi_slave:spi_slave_rx2_inst|rdata[39]                                                                              ; keyer_revers                                                                                                                                   ; 0.093             ;
; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                       ; 0.080             ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                            ; 0.068             ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                            ; 0.067             ;
; profile:profile_CW|profile_count[1]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.064             ;
; profile:profile_CW|profile_count[8]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.062             ;
; profile:profile_CW|profile_count[3]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.062             ;
; profile:profile_CW|profile_count[2]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.062             ;
; profile:profile_CW|profile_count[7]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.062             ;
; profile:profile_CW|profile_count[9]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.062             ;
; profile:profile_CW|profile_count[6]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.060             ;
; profile:profile_CW|profile_count[5]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.060             ;
; profile:profile_CW|profile_count[4]                                                                                 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.060             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a7~porta_address_reg0                 ; 0.052             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a7~porta_address_reg0                 ; 0.052             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rAddrB                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                    ; 0.041             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd2                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                             ; 0.041             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd3                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                            ; 0.041             ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                ; 0.041             ;
; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]             ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                        ; 0.040             ;
; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]             ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                        ; 0.040             ;
; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]             ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                        ; 0.040             ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]            ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                       ; 0.040             ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]            ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                       ; 0.040             ;
; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]            ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                       ; 0.040             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[6]                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[6]                                                                                       ; 0.040             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[6]                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[6]                                                                                       ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[8]                                                          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|counter[8]                                                                                     ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[7]                                                            ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|caddr[7]                                                                                       ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[8]                                                          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:F|counter[8]                                                                                     ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[8]                                                          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|counter[8]                                                                                     ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[7]                                                            ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|caddr[7]                                                                                       ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[8]                                                          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:H|counter[8]                                                                                     ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[8]                                                          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:C|counter[8]                                                                                     ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[8]                                                          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:B|counter[8]                                                                                     ; 0.040             ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[7]                                                            ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:D|caddr[7]                                                                                       ; 0.040             ;
; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[24]                                        ; 0.040             ;
; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]                                        ; 0.040             ;
; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                        ; 0.040             ;
; adcpipe[0][11]                                                                                                      ; receiver:receiver_rx_inst|cordic:cordic_inst|X[0][18]                                                                                          ; 0.040             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[8]                                                         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|counter[8]                                                                                    ; 0.040             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                                                    ; 0.040             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[7]                                                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[7]                                                                                      ; 0.040             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[8]                                                         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[8]                                                                                    ; 0.040             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[7]                                                           ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[7]                                                                                      ; 0.040             ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10CL025YE144C8G for design "radioberry"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: C:/dev/git/Radioberry-2.x/firmware/db/pll_iambic_10_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 12, clock division of 625, and phase shift of 0 degrees (0 ps) for PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[0] port File: C:/dev/git/Radioberry-2.x/firmware/db/pll_iambic_10_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 3, clock division of 1000, and phase shift of 0 degrees (0 ps) for PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[1] port File: C:/dev/git/Radioberry-2.x/firmware/db/pll_iambic_10_altpll.v Line: 44
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YE144C8G is compatible
    Info (176445): Device 10CL010YE144C8G is compatible
    Info (176445): Device 10CL016YE144C8G is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_ngk1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(95): rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 95
Warning (332049): Ignored set_max_delay at radioberry.sdc(95): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 95
    Info (332050): set_max_delay -from rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 95
Warning (332174): Ignored filter at radioberry.sdc(103): reset_handler:reset_handler_inst|reset~_Duplicate_1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 103
Warning (332049): Ignored set_max_delay at radioberry.sdc(103): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 103
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx_inst|rdata[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 103
Warning (332049): Ignored set_max_delay at radioberry.sdc(104): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx2_inst|treg[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 15 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 ad9866:ad9866_inst|dut1_pc[0]
    Info (332111):   13.020   ad9866_clk
    Info (332111):   13.020 ad9866_rxclk
    Info (332111):   13.020 ad9866_txclk
    Info (332111):  100.000    clk_10mhz
    Info (332111): 5208.333 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111): 33333.333 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 2500.000      spi_ce0
    Info (332111): 2500.000      spi_ce1
    Info (332111):   64.000      spi_sck
    Info (332111): 2500.000 spi_slave:spi_slave_rx2_inst|done
    Info (332111): 2500.000 spi_slave:spi_slave_rx_inst|done
    Info (332111):   13.020 virt_ad9866_clk
    Info (332111):   13.020 virt_ad9866_rxclk
    Info (332111):   13.020 virt_ad9866_txclk
Info (176353): Automatically promoted node clk_10mhz~input (placed in PIN 55 (CLK12, DIFFCLK_7n)) File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 34
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ad9866:ad9866_inst|sen_n File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 28
        Info (176357): Destination node ad9866:ad9866_inst|dut1_pc[3] File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 77
        Info (176357): Destination node ad9866:ad9866_inst|dut1_pc[4] File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 77
        Info (176357): Destination node ad9866:ad9866_inst|dut1_pc[5] File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 77
        Info (176357): Destination node counter[22] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 392
Info (176353): Automatically promoted node PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_4) File: C:/dev/git/Radioberry-2.x/firmware/db/pll_iambic_10_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node PLL_IAMBIC_10:PLL_IAMBIC_inst|altpll:altpll_component|PLL_IAMBIC_10_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C3 of PLL_4) File: C:/dev/git/Radioberry-2.x/firmware/db/pll_iambic_10_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node spi_slave:spi_slave_rx2_inst|done  File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node spi_slave:spi_slave_rx_inst|done  File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ad9866:ad9866_inst|datain[1]~2  File: C:/dev/git/Radioberry-2.x/firmware/rtl/ad9866.v Line: 98
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_handler:reset_handler_inst|reset  File: C:/dev/git/Radioberry-2.x/firmware/rtl/reset_handler.v Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node counter[23] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[22] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 392
        Info (176357): Destination node counter[21] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[20] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[19] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[18] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[17] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[16] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[15] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176357): Destination node counter[14] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 395
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176225): Can't pack node spi_slave:spi_slave_rx_inst|rreg[0] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 38
Warning (176225): Can't pack node spi_slave:spi_slave_rx2_inst|rdata[0] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 38
Warning (176225): Can't pack node spi_slave:spi_slave_rx2_inst|rreg[0] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 38
Warning (176225): Can't pack node adcpipe[0][11] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][10] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][9] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][8] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][7] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][6] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][5] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][4] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][3] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][2] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][1] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176225): Can't pack node adcpipe[0][0] to I/O pin File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 293
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 1423 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 13 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 24 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 438 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:06
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:36
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:44
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:39
Info (11888): Total time spent on timing analysis during the Fitter is 33.32 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:13
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 23 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin spi_miso uses I/O standard 3.3-V LVCMOS at 59 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 52
    Info (169178): Pin ad9866_adio[0] uses I/O standard 3.3-V LVCMOS at 80 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[1] uses I/O standard 3.3-V LVCMOS at 83 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[2] uses I/O standard 3.3-V LVCMOS at 85 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[3] uses I/O standard 3.3-V LVCMOS at 86 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[4] uses I/O standard 3.3-V LVCMOS at 87 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[5] uses I/O standard 3.3-V LVCMOS at 98 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[6] uses I/O standard 3.3-V LVCMOS at 99 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[7] uses I/O standard 3.3-V LVCMOS at 100 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[8] uses I/O standard 3.3-V LVCMOS at 101 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[9] uses I/O standard 3.3-V LVCMOS at 103 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[10] uses I/O standard 3.3-V LVCMOS at 105 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[11] uses I/O standard 3.3-V LVCMOS at 106 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ptt_in uses I/O standard 3.3-V LVCMOS at 42 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 63
    Info (169178): Pin ad9866_clk uses I/O standard 3.3-V LVCMOS at 69 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 35
    Info (169178): Pin KEY_DOT uses I/O standard 3.3-V LVCMOS at 120 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 67
    Info (169178): Pin KEY_DASH uses I/O standard 3.3-V LVCMOS at 121 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 68
    Info (169178): Pin clk_10mhz uses I/O standard 3.3-V LVCMOS at 55 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 34
    Info (169178): Pin spi_ce[1] uses I/O standard 3.3-V LVCMOS at 50 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 53
    Info (169178): Pin spi_ce[0] uses I/O standard 3.3-V LVCMOS at 51 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 53
    Info (169178): Pin spi_sck uses I/O standard 3.3-V LVCMOS at 58 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 50
    Info (169178): Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 60 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 51
    Info (169178): Pin ad9866_sdo uses I/O standard 3.3-V LVCMOS at 67 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 43
Info (144001): Generated suppressed messages file C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 5556 megabytes
    Info: Processing ended: Sat Jul 21 16:41:19 2018
    Info: Elapsed time: 00:04:42
    Info: Total CPU time (on all processors): 00:07:27


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.fit.smsg.


