$date
	Tue Sep  9 15:32:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! Y_xor $end
$var wire 1 " Y_xnor $end
$var wire 1 # Y_or $end
$var wire 1 $ Y_nor $end
$var wire 1 % Y_nand $end
$var wire 1 & Y_and $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$var integer 32 ) i [31:0] $end
$scope module U_and $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 & Y $end
$scope module m $end
$var wire 1 * d0 $end
$var wire 1 ( d1 $end
$var wire 1 ' sel $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$scope module U_nand $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 % Y $end
$scope module m $end
$var wire 1 + d0 $end
$var wire 1 , d1 $end
$var wire 1 ' sel $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$scope module U_nor $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 $ Y $end
$scope module m $end
$var wire 1 - d0 $end
$var wire 1 . d1 $end
$var wire 1 ' sel $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$scope module U_or $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 # Y $end
$scope module m $end
$var wire 1 ( d0 $end
$var wire 1 / d1 $end
$var wire 1 ' sel $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$scope module U_xnor $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 " Y $end
$scope module m $end
$var wire 1 0 d0 $end
$var wire 1 ( d1 $end
$var wire 1 ' sel $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$scope module U_xor $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ! Y $end
$scope module m $end
$var wire 1 ( d0 $end
$var wire 1 1 d1 $end
$var wire 1 ' sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
11
10
1/
0.
1-
1,
1+
0*
b0 )
0(
0'
0&
1%
1$
0#
1"
0!
$end
#1000
0$
0"
0,
0-
1#
00
01
1!
1(
b1 )
#2000
1,
1-
10
11
1!
1'
0(
b10 )
#3000
0%
0!
1&
0,
0-
00
1"
01
1(
b11 )
#4000
b100 )
#5000
