xrun(64): 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s012: Started on Oct 29, 2024 at 13:22:01 IST
/eeesoft/cadence_installs/XCELIUM2203/tools.lnx86/bin/64bit/xrun
	-timescale 1us/1ns
	-vhdl_time_precision 1ns
	-coverage all
	-covfile coverage.txt
	-covoverwrite
	+access+rwc
	-input signal.tcl
	+incdir+/home/soumya2/Desktop/NOC-Auto/RTL
	-licqueue
	-64
	-xmlibdirpath sim_build
	-plinowarn
	-top Auto_Mesh
	-loadvpi /home/soumya2/Desktop/sai_2023H1400114H/env/lib/python3.6/site-packages/cocotb/libs/libcocotbvpi_ius.so:vlog_startup_routines_bootstrap
	-access +rwc
	-createdebugdb
	/home/soumya2/Desktop/NOC-Auto/RTL/Auto_Mesh.sv
	/home/soumya2/Desktop/NOC-Auto/RTL/top_module.v
	/home/soumya2/Desktop/NOC-Auto/RTL/op_link1.v
	/home/soumya2/Desktop/NOC-Auto/RTL/op_link2.v
	/home/soumya2/Desktop/NOC-Auto/RTL/op_link3.v
	/home/soumya2/Desktop/NOC-Auto/RTL/op_link4.v
	/home/soumya2/Desktop/NOC-Auto/RTL/op_core.v
	/home/soumya2/Desktop/NOC-Auto/RTL/op_data_path.v
	/home/soumya2/Desktop/NOC-Auto/RTL/allot_vc.v
	/home/soumya2/Desktop/NOC-Auto/RTL/demux_16.v
	/home/soumya2/Desktop/NOC-Auto/RTL/dff_asynch_clr.v
	/home/soumya2/Desktop/NOC-Auto/RTL/dff_synch_clr.v
	/home/soumya2/Desktop/NOC-Auto/RTL/dff_synch_reset.v
	/home/soumya2/Desktop/NOC-Auto/RTL/dff_synch_set.v
	/home/soumya2/Desktop/NOC-Auto/RTL/encoder.v
	/home/soumya2/Desktop/NOC-Auto/RTL/falling_edge_pulse_generator.v
	/home/soumya2/Desktop/NOC-Auto/RTL/fop.v
	/home/soumya2/Desktop/NOC-Auto/RTL/gray_mod6.v
	/home/soumya2/Desktop/NOC-Auto/RTL/gray_mod8.v
	/home/soumya2/Desktop/NOC-Auto/RTL/ip_chnl.v
	/home/soumya2/Desktop/NOC-Auto/RTL/ip_link.v
	/home/soumya2/Desktop/NOC-Auto/RTL/IRS.v
	/home/soumya2/Desktop/NOC-Auto/RTL/jk_ff.v
	/home/soumya2/Desktop/NOC-Auto/RTL/memory.v
	/home/soumya2/Desktop/NOC-Auto/RTL/mux.v
	/home/soumya2/Desktop/NOC-Auto/RTL/priority_encoder.v
	/home/soumya2/Desktop/NOC-Auto/RTL/register_1bit.v
	/home/soumya2/Desktop/NOC-Auto/RTL/register_32bit.v
	/home/soumya2/Desktop/NOC-Auto/RTL/register_4bit.v
	/home/soumya2/Desktop/NOC-Auto/RTL/round_robin_req.v
	/home/soumya2/Desktop/NOC-Auto/RTL/router_fifo.v
	/home/soumya2/Desktop/NOC-Auto/RTL/routing_algo_mesh.v
	/home/soumya2/Desktop/NOC-Auto/RTL/rr_arbiter.v
	/home/soumya2/Desktop/NOC-Auto/RTL/rr_comb_new.v
	/home/soumya2/Desktop/NOC-Auto/RTL/asynch_comparator.v
Recompiling... reason: file './RTL/Auto_Mesh.sv' is newer than expected.
	expected: Tue Oct 29 13:19:21 2024
	actual:   Tue Oct 29 13:20:07 2024
file: /home/soumya2/Desktop/NOC-Auto/RTL/asynch_comparator.v
xmvlog: *W,SPDUSD: Include directory /home/soumya2/Desktop/NOC-Auto/RTL given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
	Elaborating the design hierarchy:
xmelab: *N,CGNSWA: (File: coverage.txt, Line: 1): A covergroup is not (de)selected with the "-all" option of the (de)select_coverage command. Use the coverage metric "-covergroup" with the (de)select_coverage command to (de)select a covergroup.
	Top level design units:
		Auto_Mesh
		Caching library 'worklib' ....... Done
            top_module inst (
                          |
xmelab: *W,CUVWSP (./RTL/Auto_Mesh.sv,52|26): 30 output ports were not connected:
xmelab: (./RTL/top_module.v,61): data_out_link1_vc1
xmelab: (./RTL/top_module.v,61): data_out_link1_vc2
xmelab: (./RTL/top_module.v,61): data_out_link1_vc3
xmelab: (./RTL/top_module.v,61): data_out_link1_vc4
xmelab: (./RTL/top_module.v,62): data_out_link2_vc1
xmelab: (./RTL/top_module.v,62): data_out_link2_vc2
xmelab: (./RTL/top_module.v,62): data_out_link2_vc3
xmelab: (./RTL/top_module.v,62): data_out_link2_vc4
xmelab: (./RTL/top_module.v,63): data_out_link3_vc1
xmelab: (./RTL/top_module.v,63): data_out_link3_vc2
xmelab: (./RTL/top_module.v,63): data_out_link3_vc3
xmelab: (./RTL/top_module.v,63): data_out_link3_vc4
xmelab: (./RTL/top_module.v,64): data_out_link4_vc1
xmelab: (./RTL/top_module.v,64): data_out_link4_vc2
xmelab: (./RTL/top_module.v,64): data_out_link4_vc3
xmelab: (./RTL/top_module.v,64): data_out_link4_vc4
xmelab: (./RTL/top_module.v,65): data_out_core_vc1
xmelab: (./RTL/top_module.v,65): data_out_core_vc2
xmelab: (./RTL/top_module.v,65): data_out_core_vc3
xmelab: (./RTL/top_module.v,65): data_out_core_vc4
xmelab: (./RTL/top_module.v,66): sel_vc_link1
xmelab: (./RTL/top_module.v,66): sel_vc_link2
xmelab: (./RTL/top_module.v,66): sel_vc_link3
xmelab: (./RTL/top_module.v,66): sel_vc_link4
xmelab: (./RTL/top_module.v,66): sel_vc_core
xmelab: (./RTL/top_module.v,67): data_out_l1
xmelab: (./RTL/top_module.v,67): data_out_l2
xmelab: (./RTL/top_module.v,67): data_out_l3
xmelab: (./RTL/top_module.v,67): data_out_l4
xmelab: (./RTL/top_module.v,67): data_out_c

	 ip_chnl vc1 (
	           |
xmelab: *W,CUVWSP (./RTL/ip_link.v,63|12): 10 output ports were not connected:
xmelab: (./RTL/ip_chnl.v,1): tailer_org
xmelab: (./RTL/ip_chnl.v,1): nxt_reset
xmelab: (./RTL/ip_chnl.v,1): data_sel
xmelab: (./RTL/ip_chnl.v,1): header
xmelab: (./RTL/ip_chnl.v,1): empty
xmelab: (./RTL/ip_chnl.v,1): fifo_out
xmelab: (./RTL/ip_chnl.v,1): header_flit
xmelab: (./RTL/ip_chnl.v,1): reg_out
xmelab: (./RTL/ip_chnl.v,1): mux_data_out
xmelab: (./RTL/ip_chnl.v,1): header_out

router_fifo  r1(.reset(reset), .rd_clk(rd_clk), .rd_en(rd_en_out), .data_in(data_in), 
              |
xmelab: *W,CUVWSP (./RTL/ip_chnl.v,73|14): 4 output ports were not connected:
xmelab: (./RTL/router_fifo.v,5): rd_add
xmelab: (./RTL/router_fifo.v,5): wr_add
xmelab: (./RTL/router_fifo.v,5): wr_dir
xmelab: (./RTL/router_fifo.v,5): rd_dir

irs irs1 (.reset(reset), .empty(empty), .rd_en(rd_en), .rd_clk(rd_clk), .tailer_org(tailer_org), 
       |
xmelab: *W,CUVWSP (./RTL/ip_chnl.v,81|7): 5 output ports were not connected:
xmelab: (./RTL/IRS.v,2): en1
xmelab: (./RTL/IRS.v,2): en2
xmelab: (./RTL/IRS.v,2): en4
xmelab: (./RTL/IRS.v,2): en5
xmelab: (./RTL/IRS.v,2): en6

    ip_chnl vc2 (
              |
xmelab: *W,CUVWSP (./RTL/ip_link.v,81|14): 10 output ports were not connected:
xmelab: (./RTL/ip_chnl.v,1): tailer_org
xmelab: (./RTL/ip_chnl.v,1): nxt_reset
xmelab: (./RTL/ip_chnl.v,1): data_sel
xmelab: (./RTL/ip_chnl.v,1): header
xmelab: (./RTL/ip_chnl.v,1): empty
xmelab: (./RTL/ip_chnl.v,1): fifo_out
xmelab: (./RTL/ip_chnl.v,1): header_flit
xmelab: (./RTL/ip_chnl.v,1): reg_out
xmelab: (./RTL/ip_chnl.v,1): mux_data_out
xmelab: (./RTL/ip_chnl.v,1): header_out

    ip_chnl vc3 (
              |
xmelab: *W,CUVWSP (./RTL/ip_link.v,99|14): 10 output ports were not connected:
xmelab: (./RTL/ip_chnl.v,1): tailer_org
xmelab: (./RTL/ip_chnl.v,1): nxt_reset
xmelab: (./RTL/ip_chnl.v,1): data_sel
xmelab: (./RTL/ip_chnl.v,1): header
xmelab: (./RTL/ip_chnl.v,1): empty
xmelab: (./RTL/ip_chnl.v,1): fifo_out
xmelab: (./RTL/ip_chnl.v,1): header_flit
xmelab: (./RTL/ip_chnl.v,1): reg_out
xmelab: (./RTL/ip_chnl.v,1): mux_data_out
xmelab: (./RTL/ip_chnl.v,1): header_out

    ip_chnl vc4 (
              |
xmelab: *W,CUVWSP (./RTL/ip_link.v,117|14): 10 output ports were not connected:
xmelab: (./RTL/ip_chnl.v,1): tailer_org
xmelab: (./RTL/ip_chnl.v,1): nxt_reset
xmelab: (./RTL/ip_chnl.v,1): data_sel
xmelab: (./RTL/ip_chnl.v,1): header
xmelab: (./RTL/ip_chnl.v,1): empty
xmelab: (./RTL/ip_chnl.v,1): fifo_out
xmelab: (./RTL/ip_chnl.v,1): header_flit
xmelab: (./RTL/ip_chnl.v,1): reg_out
xmelab: (./RTL/ip_chnl.v,1): mux_data_out
xmelab: (./RTL/ip_chnl.v,1): header_out

op_link1 op_l1 (.rd_clk(rd_clk1), 
             |
xmelab: *W,CUVWSP (./RTL/top_module.v,1142|13): 13 output ports were not connected:
xmelab: (./RTL/op_link1.v,37): all_vc_not_busy
xmelab: (./RTL/op_link1.v,40): ready_vc1
xmelab: (./RTL/op_link1.v,40): ready_vc2
xmelab: (./RTL/op_link1.v,40): ready_vc3
xmelab: (./RTL/op_link1.v,40): ready_vc4
xmelab: (./RTL/op_link1.v,41): b1
xmelab: (./RTL/op_link1.v,41): b2
xmelab: (./RTL/op_link1.v,41): b3
xmelab: (./RTL/op_link1.v,41): b4
xmelab: (./RTL/op_link1.v,42): mux_rok_out_vc1
xmelab: (./RTL/op_link1.v,42): mux_rok_out_vc2
xmelab: (./RTL/op_link1.v,42): mux_rok_out_vc3
xmelab: (./RTL/op_link1.v,42): mux_rok_out_vc4

round_robin_req rrq1 ( .reset(reset), .rd_clk(rd_clk), .all_vc_not_busy(all_vc_not_busy), 
                   |
xmelab: *W,CUVWSP (./RTL/op_link1.v,123|19): 92 output ports were not connected:
xmelab: (./RTL/round_robin_req.v,30): g_b1
xmelab: (./RTL/round_robin_req.v,30): g_b2
xmelab: (./RTL/round_robin_req.v,30): g_b3
xmelab: (./RTL/round_robin_req.v,30): g_b4
xmelab: (./RTL/round_robin_req.v,30): gnt1
xmelab: (./RTL/round_robin_req.v,30): gnt2
xmelab: (./RTL/round_robin_req.v,30): gnt3
xmelab: (./RTL/round_robin_req.v,30): gnt4
xmelab: (./RTL/round_robin_req.v,30): gnt5
xmelab: (./RTL/round_robin_req.v,30): gnt6
xmelab: (./RTL/round_robin_req.v,30): gnt7
xmelab: (./RTL/round_robin_req.v,30): gnt8
xmelab: (./RTL/round_robin_req.v,30): gnt9
xmelab: (./RTL/round_robin_req.v,30): gnt10
xmelab: (./RTL/round_robin_req.v,31): gnt11
xmelab: (./RTL/round_robin_req.v,31): gnt12
xmelab: (./RTL/round_robin_req.v,31): gnt13
xmelab: (./RTL/round_robin_req.v,31): gnt14
xmelab: (./RTL/round_robin_req.v,31): gnt15
xmelab: (./RTL/round_robin_req.v,31): gnt16
xmelab: (./RTL/round_robin_req.v,32): req1
xmelab: (./RTL/round_robin_req.v,32): req2
xmelab: (./RTL/round_robin_req.v,32): req3
xmelab: (./RTL/round_robin_req.v,32): req4
xmelab: (./RTL/round_robin_req.v,32): req5
xmelab: (./RTL/round_robin_req.v,32): req6
xmelab: (./RTL/round_robin_req.v,32): req7
xmelab: (./RTL/round_robin_req.v,32): req8
xmelab: (./RTL/round_robin_req.v,32): req9
xmelab: (./RTL/round_robin_req.v,32): req10
xmelab: (./RTL/round_robin_req.v,32): req11
xmelab: (./RTL/round_robin_req.v,33): req12
xmelab: (./RTL/round_robin_req.v,33): req13
xmelab: (./RTL/round_robin_req.v,33): req14
xmelab: (./RTL/round_robin_req.v,33): req15
xmelab: (./RTL/round_robin_req.v,33): req16
xmelab: (./RTL/round_robin_req.v,34): g1_latched
xmelab: (./RTL/round_robin_req.v,34): g2_latched
xmelab: (./RTL/round_robin_req.v,34): g3_latched
xmelab: (./RTL/round_robin_req.v,34): g4_latched
xmelab: (./RTL/round_robin_req.v,34): g5_latched
xmelab: (./RTL/round_robin_req.v,34): g6_latched
xmelab: (./RTL/round_robin_req.v,35): g7_latched
xmelab: (./RTL/round_robin_req.v,35): g8_latched
xmelab: (./RTL/round_robin_req.v,35): g9_latched
xmelab: (./RTL/round_robin_req.v,35): g10_latched
xmelab: (./RTL/round_robin_req.v,35): g11_latched
xmelab: (./RTL/round_robin_req.v,35): g12_latched
xmelab: (./RTL/round_robin_req.v,36): g13_latched
xmelab: (./RTL/round_robin_req.v,36): g14_latched
	...(etc)...

allot_vc alt_vc(.reset(reset), .rd_clk(rd_clk), .encoded_addr(encoded_addr), 
              |
xmelab: *W,CUVWSP (./RTL/op_link1.v,153|14): 4 output ports were not connected:
xmelab: (./RTL/allot_vc.v,8): e1
xmelab: (./RTL/allot_vc.v,8): e2
xmelab: (./RTL/allot_vc.v,8): e3
xmelab: (./RTL/allot_vc.v,8): e4

rr_comb_new rr_gnt (.reset(reset), .clk(rd_clk), .r1(ready_vc1), .r2(ready_vc2), .r3(ready_vc3), .r4(ready_vc4), 
                 |
xmelab: *W,CUVWSP (./RTL/op_link1.v,278|17): 17 output ports were not connected:
xmelab: (./RTL/rr_comb_new.v,3): l1
xmelab: (./RTL/rr_comb_new.v,3): l2
xmelab: (./RTL/rr_comb_new.v,3): l3
xmelab: (./RTL/rr_comb_new.v,3): l4
xmelab: (./RTL/rr_comb_new.v,3): mux_out1
xmelab: (./RTL/rr_comb_new.v,3): mux_out2
xmelab: (./RTL/rr_comb_new.v,3): mux_out3
xmelab: (./RTL/rr_comb_new.v,3): mux_out4
xmelab: (./RTL/rr_comb_new.v,3): and_out1
xmelab: (./RTL/rr_comb_new.v,3): and_out2
xmelab: (./RTL/rr_comb_new.v,3): and_out3
xmelab: (./RTL/rr_comb_new.v,3): and_out4
xmelab: (./RTL/rr_comb_new.v,3): or_out
xmelab: (./RTL/rr_comb_new.v,4): b1
xmelab: (./RTL/rr_comb_new.v,4): b0
xmelab: (./RTL/rr_comb_new.v,4): b1_logic
xmelab: (./RTL/rr_comb_new.v,4): b0_logic

round_robin_req rrq1 ( .reset(reset), .rd_clk(rd_clk), .all_vc_not_busy(all_vc_not_busy), 
                   |
xmelab: *W,CUVWSP (./RTL/op_link2.v,98|19): 92 output ports were not connected:
xmelab: (./RTL/round_robin_req.v,30): g_b1
xmelab: (./RTL/round_robin_req.v,30): g_b2
xmelab: (./RTL/round_robin_req.v,30): g_b3
xmelab: (./RTL/round_robin_req.v,30): g_b4
xmelab: (./RTL/round_robin_req.v,30): gnt1
xmelab: (./RTL/round_robin_req.v,30): gnt2
xmelab: (./RTL/round_robin_req.v,30): gnt3
xmelab: (./RTL/round_robin_req.v,30): gnt4
xmelab: (./RTL/round_robin_req.v,30): gnt5
xmelab: (./RTL/round_robin_req.v,30): gnt6
xmelab: (./RTL/round_robin_req.v,30): gnt7
xmelab: (./RTL/round_robin_req.v,30): gnt8
xmelab: (./RTL/round_robin_req.v,30): gnt9
xmelab: (./RTL/round_robin_req.v,30): gnt10
xmelab: (./RTL/round_robin_req.v,31): gnt11
xmelab: (./RTL/round_robin_req.v,31): gnt12
xmelab: (./RTL/round_robin_req.v,31): gnt13
xmelab: (./RTL/round_robin_req.v,31): gnt14
xmelab: (./RTL/round_robin_req.v,31): gnt15
xmelab: (./RTL/round_robin_req.v,31): gnt16
xmelab: (./RTL/round_robin_req.v,32): req1
xmelab: (./RTL/round_robin_req.v,32): req2
xmelab: (./RTL/round_robin_req.v,32): req3
xmelab: (./RTL/round_robin_req.v,32): req4
xmelab: (./RTL/round_robin_req.v,32): req5
xmelab: (./RTL/round_robin_req.v,32): req6
xmelab: (./RTL/round_robin_req.v,32): req7
xmelab: (./RTL/round_robin_req.v,32): req8
xmelab: (./RTL/round_robin_req.v,32): req9
xmelab: (./RTL/round_robin_req.v,32): req10
xmelab: (./RTL/round_robin_req.v,32): req11
xmelab: (./RTL/round_robin_req.v,33): req12
xmelab: (./RTL/round_robin_req.v,33): req13
xmelab: (./RTL/round_robin_req.v,33): req14
xmelab: (./RTL/round_robin_req.v,33): req15
xmelab: (./RTL/round_robin_req.v,33): req16
xmelab: (./RTL/round_robin_req.v,34): g1_latched
xmelab: (./RTL/round_robin_req.v,34): g2_latched
xmelab: (./RTL/round_robin_req.v,34): g3_latched
xmelab: (./RTL/round_robin_req.v,34): g4_latched
xmelab: (./RTL/round_robin_req.v,34): g5_latched
xmelab: (./RTL/round_robin_req.v,34): g6_latched
xmelab: (./RTL/round_robin_req.v,35): g7_latched
xmelab: (./RTL/round_robin_req.v,35): g8_latched
xmelab: (./RTL/round_robin_req.v,35): g9_latched
xmelab: (./RTL/round_robin_req.v,35): g10_latched
xmelab: (./RTL/round_robin_req.v,35): g11_latched
xmelab: (./RTL/round_robin_req.v,35): g12_latched
xmelab: (./RTL/round_robin_req.v,36): g13_latched
xmelab: (./RTL/round_robin_req.v,36): g14_latched
	...(etc)...

allot_vc alt_vc(.reset(reset), .rd_clk(rd_clk), .encoded_addr(encoded_addr), 
              |
xmelab: *W,CUVWSP (./RTL/op_link2.v,128|14): 4 output ports were not connected:
xmelab: (./RTL/allot_vc.v,8): e1
xmelab: (./RTL/allot_vc.v,8): e2
xmelab: (./RTL/allot_vc.v,8): e3
xmelab: (./RTL/allot_vc.v,8): e4

rr_comb_new rr_gnt (.reset(reset), .clk(rd_clk), .r1(ready_vc1), .r2(ready_vc2), .r3(ready_vc3), .r4(ready_vc4), 
                 |
xmelab: *W,CUVWSP (./RTL/op_link2.v,257|17): 17 output ports were not connected:
xmelab: (./RTL/rr_comb_new.v,3): l1
xmelab: (./RTL/rr_comb_new.v,3): l2
xmelab: (./RTL/rr_comb_new.v,3): l3
xmelab: (./RTL/rr_comb_new.v,3): l4
xmelab: (./RTL/rr_comb_new.v,3): mux_out1
xmelab: (./RTL/rr_comb_new.v,3): mux_out2
xmelab: (./RTL/rr_comb_new.v,3): mux_out3
xmelab: (./RTL/rr_comb_new.v,3): mux_out4
xmelab: (./RTL/rr_comb_new.v,3): and_out1
xmelab: (./RTL/rr_comb_new.v,3): and_out2
xmelab: (./RTL/rr_comb_new.v,3): and_out3
xmelab: (./RTL/rr_comb_new.v,3): and_out4
xmelab: (./RTL/rr_comb_new.v,3): or_out
xmelab: (./RTL/rr_comb_new.v,4): b1
xmelab: (./RTL/rr_comb_new.v,4): b0
xmelab: (./RTL/rr_comb_new.v,4): b1_logic
xmelab: (./RTL/rr_comb_new.v,4): b0_logic

round_robin_req rrq1 ( .reset(reset), .rd_clk(rd_clk), .all_vc_not_busy(all_vc_not_busy), 
                   |
xmelab: *W,CUVWSP (./RTL/op_link3.v,97|19): 92 output ports were not connected:
xmelab: (./RTL/round_robin_req.v,30): g_b1
xmelab: (./RTL/round_robin_req.v,30): g_b2
xmelab: (./RTL/round_robin_req.v,30): g_b3
xmelab: (./RTL/round_robin_req.v,30): g_b4
xmelab: (./RTL/round_robin_req.v,30): gnt1
xmelab: (./RTL/round_robin_req.v,30): gnt2
xmelab: (./RTL/round_robin_req.v,30): gnt3
xmelab: (./RTL/round_robin_req.v,30): gnt4
xmelab: (./RTL/round_robin_req.v,30): gnt5
xmelab: (./RTL/round_robin_req.v,30): gnt6
xmelab: (./RTL/round_robin_req.v,30): gnt7
xmelab: (./RTL/round_robin_req.v,30): gnt8
xmelab: (./RTL/round_robin_req.v,30): gnt9
xmelab: (./RTL/round_robin_req.v,30): gnt10
xmelab: (./RTL/round_robin_req.v,31): gnt11
xmelab: (./RTL/round_robin_req.v,31): gnt12
xmelab: (./RTL/round_robin_req.v,31): gnt13
xmelab: (./RTL/round_robin_req.v,31): gnt14
xmelab: (./RTL/round_robin_req.v,31): gnt15
xmelab: (./RTL/round_robin_req.v,31): gnt16
xmelab: (./RTL/round_robin_req.v,32): req1
xmelab: (./RTL/round_robin_req.v,32): req2
xmelab: (./RTL/round_robin_req.v,32): req3
xmelab: (./RTL/round_robin_req.v,32): req4
xmelab: (./RTL/round_robin_req.v,32): req5
xmelab: (./RTL/round_robin_req.v,32): req6
xmelab: (./RTL/round_robin_req.v,32): req7
xmelab: (./RTL/round_robin_req.v,32): req8
xmelab: (./RTL/round_robin_req.v,32): req9
xmelab: (./RTL/round_robin_req.v,32): req10
xmelab: (./RTL/round_robin_req.v,32): req11
xmelab: (./RTL/round_robin_req.v,33): req12
xmelab: (./RTL/round_robin_req.v,33): req13
xmelab: (./RTL/round_robin_req.v,33): req14
xmelab: (./RTL/round_robin_req.v,33): req15
xmelab: (./RTL/round_robin_req.v,33): req16
xmelab: (./RTL/round_robin_req.v,34): g1_latched
xmelab: (./RTL/round_robin_req.v,34): g2_latched
xmelab: (./RTL/round_robin_req.v,34): g3_latched
xmelab: (./RTL/round_robin_req.v,34): g4_latched
xmelab: (./RTL/round_robin_req.v,34): g5_latched
xmelab: (./RTL/round_robin_req.v,34): g6_latched
xmelab: (./RTL/round_robin_req.v,35): g7_latched
xmelab: (./RTL/round_robin_req.v,35): g8_latched
xmelab: (./RTL/round_robin_req.v,35): g9_latched
xmelab: (./RTL/round_robin_req.v,35): g10_latched
xmelab: (./RTL/round_robin_req.v,35): g11_latched
xmelab: (./RTL/round_robin_req.v,35): g12_latched
xmelab: (./RTL/round_robin_req.v,36): g13_latched
xmelab: (./RTL/round_robin_req.v,36): g14_latched
	...(etc)...

allot_vc alt_vc(.reset(reset), .rd_clk(rd_clk), .encoded_addr(encoded_addr), 
              |
xmelab: *W,CUVWSP (./RTL/op_link3.v,127|14): 4 output ports were not connected:
xmelab: (./RTL/allot_vc.v,8): e1
xmelab: (./RTL/allot_vc.v,8): e2
xmelab: (./RTL/allot_vc.v,8): e3
xmelab: (./RTL/allot_vc.v,8): e4

rr_comb_new rr_gnt (.reset(reset), .clk(rd_clk), .r1(ready_vc1), .r2(ready_vc2), .r3(ready_vc3), .r4(ready_vc4), 
                 |
xmelab: *W,CUVWSP (./RTL/op_link3.v,250|17): 17 output ports were not connected:
xmelab: (./RTL/rr_comb_new.v,3): l1
xmelab: (./RTL/rr_comb_new.v,3): l2
xmelab: (./RTL/rr_comb_new.v,3): l3
xmelab: (./RTL/rr_comb_new.v,3): l4
xmelab: (./RTL/rr_comb_new.v,3): mux_out1
xmelab: (./RTL/rr_comb_new.v,3): mux_out2
xmelab: (./RTL/rr_comb_new.v,3): mux_out3
xmelab: (./RTL/rr_comb_new.v,3): mux_out4
xmelab: (./RTL/rr_comb_new.v,3): and_out1
xmelab: (./RTL/rr_comb_new.v,3): and_out2
xmelab: (./RTL/rr_comb_new.v,3): and_out3
xmelab: (./RTL/rr_comb_new.v,3): and_out4
xmelab: (./RTL/rr_comb_new.v,3): or_out
xmelab: (./RTL/rr_comb_new.v,4): b1
xmelab: (./RTL/rr_comb_new.v,4): b0
xmelab: (./RTL/rr_comb_new.v,4): b1_logic
xmelab: (./RTL/rr_comb_new.v,4): b0_logic

round_robin_req rrq1 ( .reset(reset), .rd_clk(rd_clk), .all_vc_not_busy(all_vc_not_busy), 
                   |
xmelab: *W,CUVWSP (./RTL/op_link4.v,85|19): 92 output ports were not connected:
xmelab: (./RTL/round_robin_req.v,30): g_b1
xmelab: (./RTL/round_robin_req.v,30): g_b2
xmelab: (./RTL/round_robin_req.v,30): g_b3
xmelab: (./RTL/round_robin_req.v,30): g_b4
xmelab: (./RTL/round_robin_req.v,30): gnt1
xmelab: (./RTL/round_robin_req.v,30): gnt2
xmelab: (./RTL/round_robin_req.v,30): gnt3
xmelab: (./RTL/round_robin_req.v,30): gnt4
xmelab: (./RTL/round_robin_req.v,30): gnt5
xmelab: (./RTL/round_robin_req.v,30): gnt6
xmelab: (./RTL/round_robin_req.v,30): gnt7
xmelab: (./RTL/round_robin_req.v,30): gnt8
xmelab: (./RTL/round_robin_req.v,30): gnt9
xmelab: (./RTL/round_robin_req.v,30): gnt10
xmelab: (./RTL/round_robin_req.v,31): gnt11
xmelab: (./RTL/round_robin_req.v,31): gnt12
xmelab: (./RTL/round_robin_req.v,31): gnt13
xmelab: (./RTL/round_robin_req.v,31): gnt14
xmelab: (./RTL/round_robin_req.v,31): gnt15
xmelab: (./RTL/round_robin_req.v,31): gnt16
xmelab: (./RTL/round_robin_req.v,32): req1
xmelab: (./RTL/round_robin_req.v,32): req2
xmelab: (./RTL/round_robin_req.v,32): req3
xmelab: (./RTL/round_robin_req.v,32): req4
xmelab: (./RTL/round_robin_req.v,32): req5
xmelab: (./RTL/round_robin_req.v,32): req6
xmelab: (./RTL/round_robin_req.v,32): req7
xmelab: (./RTL/round_robin_req.v,32): req8
xmelab: (./RTL/round_robin_req.v,32): req9
xmelab: (./RTL/round_robin_req.v,32): req10
xmelab: (./RTL/round_robin_req.v,32): req11
xmelab: (./RTL/round_robin_req.v,33): req12
xmelab: (./RTL/round_robin_req.v,33): req13
xmelab: (./RTL/round_robin_req.v,33): req14
xmelab: (./RTL/round_robin_req.v,33): req15
xmelab: (./RTL/round_robin_req.v,33): req16
xmelab: (./RTL/round_robin_req.v,34): g1_latched
xmelab: (./RTL/round_robin_req.v,34): g2_latched
xmelab: (./RTL/round_robin_req.v,34): g3_latched
xmelab: (./RTL/round_robin_req.v,34): g4_latched
xmelab: (./RTL/round_robin_req.v,34): g5_latched
xmelab: (./RTL/round_robin_req.v,34): g6_latched
xmelab: (./RTL/round_robin_req.v,35): g7_latched
xmelab: (./RTL/round_robin_req.v,35): g8_latched
xmelab: (./RTL/round_robin_req.v,35): g9_latched
xmelab: (./RTL/round_robin_req.v,35): g10_latched
xmelab: (./RTL/round_robin_req.v,35): g11_latched
xmelab: (./RTL/round_robin_req.v,35): g12_latched
xmelab: (./RTL/round_robin_req.v,36): g13_latched
xmelab: (./RTL/round_robin_req.v,36): g14_latched
	...(etc)...

allot_vc alt_vc(.reset(reset), .rd_clk(rd_clk), .encoded_addr(encoded_addr), 
              |
xmelab: *W,CUVWSP (./RTL/op_link4.v,115|14): 4 output ports were not connected:
xmelab: (./RTL/allot_vc.v,8): e1
xmelab: (./RTL/allot_vc.v,8): e2
xmelab: (./RTL/allot_vc.v,8): e3
xmelab: (./RTL/allot_vc.v,8): e4

rr_comb_new rr_gnt (.reset(reset), .clk(rd_clk), .r1(ready_vc1), .r2(ready_vc2), .r3(ready_vc3), .r4(ready_vc4), 
                 |
xmelab: *W,CUVWSP (./RTL/op_link4.v,242|17): 17 output ports were not connected:
xmelab: (./RTL/rr_comb_new.v,3): l1
xmelab: (./RTL/rr_comb_new.v,3): l2
xmelab: (./RTL/rr_comb_new.v,3): l3
xmelab: (./RTL/rr_comb_new.v,3): l4
xmelab: (./RTL/rr_comb_new.v,3): mux_out1
xmelab: (./RTL/rr_comb_new.v,3): mux_out2
xmelab: (./RTL/rr_comb_new.v,3): mux_out3
xmelab: (./RTL/rr_comb_new.v,3): mux_out4
xmelab: (./RTL/rr_comb_new.v,3): and_out1
xmelab: (./RTL/rr_comb_new.v,3): and_out2
xmelab: (./RTL/rr_comb_new.v,3): and_out3
xmelab: (./RTL/rr_comb_new.v,3): and_out4
xmelab: (./RTL/rr_comb_new.v,3): or_out
xmelab: (./RTL/rr_comb_new.v,4): b1
xmelab: (./RTL/rr_comb_new.v,4): b0
xmelab: (./RTL/rr_comb_new.v,4): b1_logic
xmelab: (./RTL/rr_comb_new.v,4): b0_logic

round_robin_req rrq1 ( .reset(reset), .rd_clk(rd_clk), .all_vc_not_busy(all_vc_not_busy), 
                   |
xmelab: *W,CUVWSP (./RTL/op_core.v,116|19): 92 output ports were not connected:
xmelab: (./RTL/round_robin_req.v,30): g_b1
xmelab: (./RTL/round_robin_req.v,30): g_b2
xmelab: (./RTL/round_robin_req.v,30): g_b3
xmelab: (./RTL/round_robin_req.v,30): g_b4
xmelab: (./RTL/round_robin_req.v,30): gnt1
xmelab: (./RTL/round_robin_req.v,30): gnt2
xmelab: (./RTL/round_robin_req.v,30): gnt3
xmelab: (./RTL/round_robin_req.v,30): gnt4
xmelab: (./RTL/round_robin_req.v,30): gnt5
xmelab: (./RTL/round_robin_req.v,30): gnt6
xmelab: (./RTL/round_robin_req.v,30): gnt7
xmelab: (./RTL/round_robin_req.v,30): gnt8
xmelab: (./RTL/round_robin_req.v,30): gnt9
xmelab: (./RTL/round_robin_req.v,30): gnt10
xmelab: (./RTL/round_robin_req.v,31): gnt11
xmelab: (./RTL/round_robin_req.v,31): gnt12
xmelab: (./RTL/round_robin_req.v,31): gnt13
xmelab: (./RTL/round_robin_req.v,31): gnt14
xmelab: (./RTL/round_robin_req.v,31): gnt15
xmelab: (./RTL/round_robin_req.v,31): gnt16
xmelab: (./RTL/round_robin_req.v,32): req1
xmelab: (./RTL/round_robin_req.v,32): req2
xmelab: (./RTL/round_robin_req.v,32): req3
xmelab: (./RTL/round_robin_req.v,32): req4
xmelab: (./RTL/round_robin_req.v,32): req5
xmelab: (./RTL/round_robin_req.v,32): req6
xmelab: (./RTL/round_robin_req.v,32): req7
xmelab: (./RTL/round_robin_req.v,32): req8
xmelab: (./RTL/round_robin_req.v,32): req9
xmelab: (./RTL/round_robin_req.v,32): req10
xmelab: (./RTL/round_robin_req.v,32): req11
xmelab: (./RTL/round_robin_req.v,33): req12
xmelab: (./RTL/round_robin_req.v,33): req13
xmelab: (./RTL/round_robin_req.v,33): req14
xmelab: (./RTL/round_robin_req.v,33): req15
xmelab: (./RTL/round_robin_req.v,33): req16
xmelab: (./RTL/round_robin_req.v,34): g1_latched
xmelab: (./RTL/round_robin_req.v,34): g2_latched
xmelab: (./RTL/round_robin_req.v,34): g3_latched
xmelab: (./RTL/round_robin_req.v,34): g4_latched
xmelab: (./RTL/round_robin_req.v,34): g5_latched
xmelab: (./RTL/round_robin_req.v,34): g6_latched
xmelab: (./RTL/round_robin_req.v,35): g7_latched
xmelab: (./RTL/round_robin_req.v,35): g8_latched
xmelab: (./RTL/round_robin_req.v,35): g9_latched
xmelab: (./RTL/round_robin_req.v,35): g10_latched
xmelab: (./RTL/round_robin_req.v,35): g11_latched
xmelab: (./RTL/round_robin_req.v,35): g12_latched
xmelab: (./RTL/round_robin_req.v,36): g13_latched
xmelab: (./RTL/round_robin_req.v,36): g14_latched
	...(etc)...

				allot_vc alt_vc(.reset(reset), .rd_clk(rd_clk), .encoded_addr(encoded_addr), 
				              |
xmelab: *W,CUVWSP (./RTL/op_core.v,127|18): 4 output ports were not connected:
xmelab: (./RTL/allot_vc.v,8): e1
xmelab: (./RTL/allot_vc.v,8): e2
xmelab: (./RTL/allot_vc.v,8): e3
xmelab: (./RTL/allot_vc.v,8): e4

rr_comb_new rr_gnt (.reset(reset), .clk(rd_clk), .r1(ready_vc1), .r2(ready_vc2), .r3(ready_vc3), .r4(ready_vc4), 
                 |
xmelab: *W,CUVWSP (./RTL/op_core.v,250|17): 17 output ports were not connected:
xmelab: (./RTL/rr_comb_new.v,3): l1
xmelab: (./RTL/rr_comb_new.v,3): l2
xmelab: (./RTL/rr_comb_new.v,3): l3
xmelab: (./RTL/rr_comb_new.v,3): l4
xmelab: (./RTL/rr_comb_new.v,3): mux_out1
xmelab: (./RTL/rr_comb_new.v,3): mux_out2
xmelab: (./RTL/rr_comb_new.v,3): mux_out3
xmelab: (./RTL/rr_comb_new.v,3): mux_out4
xmelab: (./RTL/rr_comb_new.v,3): and_out1
xmelab: (./RTL/rr_comb_new.v,3): and_out2
xmelab: (./RTL/rr_comb_new.v,3): and_out3
xmelab: (./RTL/rr_comb_new.v,3): and_out4
xmelab: (./RTL/rr_comb_new.v,3): or_out
xmelab: (./RTL/rr_comb_new.v,4): b1
xmelab: (./RTL/rr_comb_new.v,4): b0
xmelab: (./RTL/rr_comb_new.v,4): b1_logic
xmelab: (./RTL/rr_comb_new.v,4): b0_logic

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.jk_ff
		worklib.gray_mod8
		worklib.memory
		worklib.asynch_comparator
		worklib.router_fifo
		worklib.register_32bit
		worklib.routing_algo_mesh
		worklib.dff_asynch_clr
		worklib.irs
		worklib.dff_synch_reset
		worklib.dff_synch_set
		worklib.ip_chnl
		worklib.ip_link
		worklib.priority_encoder
		worklib.falling_edge_pulse_generator
		worklib.rr_arbiter
		worklib.round_robin_req
		worklib.encoder
		worklib.register_1bit
		worklib.register_4bit
		worklib.mux
		worklib.allot_vc
		worklib.dff_synch_clr
		worklib.rr_comb_new
		worklib.demux_16
		worklib.op_link1
		worklib.op_link2
		worklib.op_link3
		worklib.op_link4
		worklib.op_core
		worklib.final_op_data
		worklib.op_data_path
		worklib.top_module
		worklib.Auto_Mesh
	Total FSMs extracted = 0
                .current_address(((16*i)+j)&8'hff),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,60|43): port sizes differ in port connection(32/8) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link1_vc1((i < M-1)?full_out_vc1_link[2][i+1][j]:((T==0)? gnd : full_out_vc1_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,61|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link1_vc2((i < M-1)?full_out_vc2_link[2][i+1][j]:((T==0)? gnd : full_out_vc2_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,62|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link1_vc3((i < M-1)?full_out_vc3_link[2][i+1][j]:((T==0)? gnd : full_out_vc3_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,63|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link1_vc4((i < M-1)?full_out_vc4_link[2][i+1][j]:((T==0)? gnd : full_out_vc4_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,64|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link2_vc1((i > 0 )?full_out_vc1_link[1][i-1][j]:((T==0)? gnd : full_out_vc1_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,65|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link2_vc2((i > 0 )?full_out_vc2_link[1][i-1][j]:((T==0)? gnd : full_out_vc2_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,66|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link2_vc3((i > 0 )?full_out_vc3_link[1][i-1][j]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,67|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link2_vc4((i > 0 )?full_out_vc4_link[1][i-1][j]:((T==0)? gnd : full_out_vc4_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,68|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link3_vc1((j < N-1)?full_out_vc1_link[4][i][j+1]:((T==0)? gnd : full_out_vc1_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,69|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link3_vc2((j < N-1)?full_out_vc2_link[4][i][j+1]:((T==0)? gnd : full_out_vc2_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,70|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link3_vc3((j < N-1)?full_out_vc3_link[4][i][j+1]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,71|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link3_vc4((j < N-1)?full_out_vc4_link[4][i][j+1]:((T==0)? gnd : full_out_vc4_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,72|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link4_vc1((j>0)? full_out_vc1_link[3][i][j-1]:((T==0)? gnd : full_out_vc1_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,73|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link4_vc2((j>0)? full_out_vc2_link[3][i][j-1]:((T==0)? gnd : full_out_vc2_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,74|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link4_vc3((j>0)? full_out_vc3_link[3][i][j-1]:((T==0)? gnd : full_out_vc3_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,75|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_link4_vc4((j>0)? full_out_vc4_link[3][i][j-1]:((T==0)? gnd : full_out_vc4_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,76|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_core_vc1(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,77|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_core_vc2(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,78|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_core_vc3(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,79|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_in_core_vc4(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,80|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link1_vc1(full_out_vc1_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,86|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link1_vc2(full_out_vc2_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,87|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link1_vc3(full_out_vc3_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,88|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link1_vc4(full_out_vc4_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,89|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link2_vc1(full_out_vc1_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,90|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link2_vc2(full_out_vc2_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,91|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link2_vc3(full_out_vc3_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,92|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link2_vc4(full_out_vc4_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,93|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link3_vc1(full_out_vc1_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,94|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link3_vc2(full_out_vc2_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,95|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link3_vc3(full_out_vc3_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,96|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link3_vc4(full_out_vc4_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,97|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link4_vc1(full_out_vc1_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,98|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link4_vc2(full_out_vc2_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,99|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link4_vc3(full_out_vc3_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,100|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_link4_vc4(full_out_vc4_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,101|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_core_vc1(full_out_core_vc[1][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,102|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_core_vc2(full_out_core_vc[2][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,103|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_core_vc3(full_out_core_vc[3][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,104|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .full_out_core_vc4(full_out_core_vc[4][i][j])
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,105|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[1]) .
                .current_address(((16*i)+j)&8'hff),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,60|43): port sizes differ in port connection(32/8) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link1_vc1((i < M-1)?full_out_vc1_link[2][i+1][j]:((T==0)? gnd : full_out_vc1_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,61|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link1_vc2((i < M-1)?full_out_vc2_link[2][i+1][j]:((T==0)? gnd : full_out_vc2_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,62|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link1_vc3((i < M-1)?full_out_vc3_link[2][i+1][j]:((T==0)? gnd : full_out_vc3_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,63|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link1_vc4((i < M-1)?full_out_vc4_link[2][i+1][j]:((T==0)? gnd : full_out_vc4_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,64|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link2_vc1((i > 0 )?full_out_vc1_link[1][i-1][j]:((T==0)? gnd : full_out_vc1_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,65|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link2_vc2((i > 0 )?full_out_vc2_link[1][i-1][j]:((T==0)? gnd : full_out_vc2_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,66|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link2_vc3((i > 0 )?full_out_vc3_link[1][i-1][j]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,67|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link2_vc4((i > 0 )?full_out_vc4_link[1][i-1][j]:((T==0)? gnd : full_out_vc4_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,68|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link3_vc1((j < N-1)?full_out_vc1_link[4][i][j+1]:((T==0)? gnd : full_out_vc1_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,69|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link3_vc2((j < N-1)?full_out_vc2_link[4][i][j+1]:((T==0)? gnd : full_out_vc2_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,70|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link3_vc3((j < N-1)?full_out_vc3_link[4][i][j+1]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,71|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link3_vc4((j < N-1)?full_out_vc4_link[4][i][j+1]:((T==0)? gnd : full_out_vc4_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,72|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link4_vc1((j>0)? full_out_vc1_link[3][i][j-1]:((T==0)? gnd : full_out_vc1_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,73|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link4_vc2((j>0)? full_out_vc2_link[3][i][j-1]:((T==0)? gnd : full_out_vc2_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,74|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link4_vc3((j>0)? full_out_vc3_link[3][i][j-1]:((T==0)? gnd : full_out_vc3_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,75|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_link4_vc4((j>0)? full_out_vc4_link[3][i][j-1]:((T==0)? gnd : full_out_vc4_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,76|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_core_vc1(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,77|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_core_vc2(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,78|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_core_vc3(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,79|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_in_core_vc4(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,80|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link1_vc1(full_out_vc1_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,86|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link1_vc2(full_out_vc2_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,87|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link1_vc3(full_out_vc3_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,88|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link1_vc4(full_out_vc4_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,89|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link2_vc1(full_out_vc1_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,90|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link2_vc2(full_out_vc2_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,91|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link2_vc3(full_out_vc3_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,92|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link2_vc4(full_out_vc4_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,93|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link3_vc1(full_out_vc1_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,94|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link3_vc2(full_out_vc2_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,95|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link3_vc3(full_out_vc3_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,96|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link3_vc4(full_out_vc4_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,97|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link4_vc1(full_out_vc1_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,98|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link4_vc2(full_out_vc2_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,99|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link4_vc3(full_out_vc3_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,100|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_link4_vc4(full_out_vc4_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,101|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_core_vc1(full_out_core_vc[1][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,102|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_core_vc2(full_out_core_vc[2][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,103|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_core_vc3(full_out_core_vc[3][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,104|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .full_out_core_vc4(full_out_core_vc[4][i][j])
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,105|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[1].gen_columns[0]) .
                .current_address(((16*i)+j)&8'hff),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,60|43): port sizes differ in port connection(32/8) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link1_vc1((i < M-1)?full_out_vc1_link[2][i+1][j]:((T==0)? gnd : full_out_vc1_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,61|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link1_vc2((i < M-1)?full_out_vc2_link[2][i+1][j]:((T==0)? gnd : full_out_vc2_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,62|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link1_vc3((i < M-1)?full_out_vc3_link[2][i+1][j]:((T==0)? gnd : full_out_vc3_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,63|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link1_vc4((i < M-1)?full_out_vc4_link[2][i+1][j]:((T==0)? gnd : full_out_vc4_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,64|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link2_vc1((i > 0 )?full_out_vc1_link[1][i-1][j]:((T==0)? gnd : full_out_vc1_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,65|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link2_vc2((i > 0 )?full_out_vc2_link[1][i-1][j]:((T==0)? gnd : full_out_vc2_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,66|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link2_vc3((i > 0 )?full_out_vc3_link[1][i-1][j]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,67|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link2_vc4((i > 0 )?full_out_vc4_link[1][i-1][j]:((T==0)? gnd : full_out_vc4_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,68|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link3_vc1((j < N-1)?full_out_vc1_link[4][i][j+1]:((T==0)? gnd : full_out_vc1_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,69|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link3_vc2((j < N-1)?full_out_vc2_link[4][i][j+1]:((T==0)? gnd : full_out_vc2_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,70|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link3_vc3((j < N-1)?full_out_vc3_link[4][i][j+1]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,71|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link3_vc4((j < N-1)?full_out_vc4_link[4][i][j+1]:((T==0)? gnd : full_out_vc4_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,72|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link4_vc1((j>0)? full_out_vc1_link[3][i][j-1]:((T==0)? gnd : full_out_vc1_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,73|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link4_vc2((j>0)? full_out_vc2_link[3][i][j-1]:((T==0)? gnd : full_out_vc2_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,74|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link4_vc3((j>0)? full_out_vc3_link[3][i][j-1]:((T==0)? gnd : full_out_vc3_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,75|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_link4_vc4((j>0)? full_out_vc4_link[3][i][j-1]:((T==0)? gnd : full_out_vc4_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,76|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_core_vc1(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,77|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_core_vc2(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,78|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_core_vc3(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,79|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_in_core_vc4(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,80|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link1_vc1(full_out_vc1_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,86|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link1_vc2(full_out_vc2_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,87|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link1_vc3(full_out_vc3_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,88|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link1_vc4(full_out_vc4_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,89|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link2_vc1(full_out_vc1_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,90|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link2_vc2(full_out_vc2_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,91|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link2_vc3(full_out_vc3_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,92|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link2_vc4(full_out_vc4_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,93|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link3_vc1(full_out_vc1_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,94|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link3_vc2(full_out_vc2_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,95|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link3_vc3(full_out_vc3_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,96|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link3_vc4(full_out_vc4_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,97|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link4_vc1(full_out_vc1_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,98|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link4_vc2(full_out_vc2_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,99|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link4_vc3(full_out_vc3_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,100|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_link4_vc4(full_out_vc4_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,101|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_core_vc1(full_out_core_vc[1][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,102|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_core_vc2(full_out_core_vc[2][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,103|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_core_vc3(full_out_core_vc[3][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,104|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .full_out_core_vc4(full_out_core_vc[4][i][j])
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,105|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[1]) .
                .current_address(((16*i)+j)&8'hff),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,60|43): port sizes differ in port connection(32/8) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link1_vc1((i < M-1)?full_out_vc1_link[2][i+1][j]:((T==0)? gnd : full_out_vc1_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,61|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link1_vc2((i < M-1)?full_out_vc2_link[2][i+1][j]:((T==0)? gnd : full_out_vc2_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,62|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link1_vc3((i < M-1)?full_out_vc3_link[2][i+1][j]:((T==0)? gnd : full_out_vc3_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,63|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link1_vc4((i < M-1)?full_out_vc4_link[2][i+1][j]:((T==0)? gnd : full_out_vc4_link[2][0][j])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,64|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link2_vc1((i > 0 )?full_out_vc1_link[1][i-1][j]:((T==0)? gnd : full_out_vc1_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,65|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link2_vc2((i > 0 )?full_out_vc2_link[1][i-1][j]:((T==0)? gnd : full_out_vc2_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,66|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link2_vc3((i > 0 )?full_out_vc3_link[1][i-1][j]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,67|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link2_vc4((i > 0 )?full_out_vc4_link[1][i-1][j]:((T==0)? gnd : full_out_vc4_link[1][M-1][j])),
                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,68|43): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link3_vc1((j < N-1)?full_out_vc1_link[4][i][j+1]:((T==0)? gnd : full_out_vc1_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,69|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link3_vc2((j < N-1)?full_out_vc2_link[4][i][j+1]:((T==0)? gnd : full_out_vc2_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,70|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link3_vc3((j < N-1)?full_out_vc3_link[4][i][j+1]:((T==0)? gnd : full_out_vc3_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,71|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link3_vc4((j < N-1)?full_out_vc4_link[4][i][j+1]:((T==0)? gnd : full_out_vc4_link[4][i][j+1])),
                                            |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,72|44): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link4_vc1((j>0)? full_out_vc1_link[3][i][j-1]:((T==0)? gnd : full_out_vc1_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,73|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link4_vc2((j>0)? full_out_vc2_link[3][i][j-1]:((T==0)? gnd : full_out_vc2_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,74|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link4_vc3((j>0)? full_out_vc3_link[3][i][j-1]:((T==0)? gnd : full_out_vc3_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,75|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_link4_vc4((j>0)? full_out_vc4_link[3][i][j-1]:((T==0)? gnd : full_out_vc4_link[3][i][N-1])),
                                        |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,76|40): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_core_vc1(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,77|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_core_vc2(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,78|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_core_vc3(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,79|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_in_core_vc4(0),//done
                                  |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,80|34): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link1_vc1(full_out_vc1_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,86|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link1_vc2(full_out_vc2_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,87|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link1_vc3(full_out_vc3_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,88|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link1_vc4(full_out_vc4_link[1][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,89|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link2_vc1(full_out_vc1_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,90|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link2_vc2(full_out_vc2_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,91|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link2_vc3(full_out_vc3_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,92|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link2_vc4(full_out_vc4_link[2][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,93|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link3_vc1(full_out_vc1_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,94|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link3_vc2(full_out_vc2_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,95|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link3_vc3(full_out_vc3_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,96|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link3_vc4(full_out_vc4_link[3][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,97|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link4_vc1(full_out_vc1_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,98|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link4_vc2(full_out_vc2_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,99|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link4_vc3(full_out_vc3_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,100|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_link4_vc4(full_out_vc4_link[4][i][j]),
                                                           |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,101|59): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_core_vc1(full_out_core_vc[1][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,102|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_core_vc2(full_out_core_vc[2][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,103|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_core_vc3(full_out_core_vc[3][i][j]),
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,104|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
                .full_out_core_vc4(full_out_core_vc[4][i][j])
                                                         |
xmelab: *W,CUVMPW (./RTL/Auto_Mesh.sv,105|57): port sizes differ in port connection(32/1) for the instance(Auto_Mesh.gen_rows[0].gen_columns[0]) .
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
        reg [31:0] mem [7:0] ;    // memory width 32 bit, depth 6.
                     |
xmelab: *W,COVMDD (./RTL/memory.v,35|21): Toggle coverage for bit, logic, reg, wire, enum and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage for enum multi-dimensional static arrays specify 'set_toggle_scoring -sv_enum enable_mda' and for other multi-dimensional static arrays, specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/home/soumya2/Desktop/NOC-Auto/sim_build/xcelium.d/worklib/Auto_Mesh/sv/debug_db/Auto_Mesh)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Finite State Machines:                    0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                5389      34
		Primitives:               80       1
		Registers:             12182      65
		Scalar wires:          23452       -
		Expanded wires:          168      24
		Vectored wires:         1444       -
		Always blocks:          5320      25
		Cont. assignments:      1605     684
		Pseudo assignments:     3612      80
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.Auto_Mesh:sv
Loading snapshot worklib.Auto_Mesh:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /eeesoft/cadence_installs/XCELIUM2203/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm Auto_Mesh  -all -depth all -memories -emptyok -packed 1048576
Created probe 1
xcelium> run
Simulation complete via $finish(1) at time 13375000001 PS + 0
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  Auto_Mesh(Auto_Mesh)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_64f80381_00000000.ucm (reused)
  data               :  ./cov_work/scope/test/icc_64f80381_00000000.ucd
TOOL:	xrun(64)	22.03-s012: Exiting on Oct 29, 2024 at 13:22:12 IST  (total: 00:00:11)
