INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Coding/Verilog/prelab_6/prelab_6.sim/sim_1/synth/func/xsim/direccionales_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module direccionales_tb
INFO: [VRFC 10-311] analyzing module glbl
