{"vcs1":{"timestamp_begin":1740919333.419543576, "rt":3.48, "ut":3.24, "st":0.19}}
{"vcselab":{"timestamp_begin":1740919336.988218747, "rt":0.20, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1740919337.247234843, "rt":0.29, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740919333.102142353}
{"VCS_COMP_START_TIME": 1740919333.102142353}
{"VCS_COMP_END_TIME": 1740919337.611670110}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 348216}}
{"vcselab": {"peak_mem": 158220}}
