// Seed: 4202115375
`default_nettype wire `timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  always begin
    if (id_0) begin
      if (1) id_3 <= 1'h0;
    end
    id_3 <= id_6;
  end
  logic id_7;
  type_12(
      1
  );
  logic id_8;
endmodule
