* Testbench Generator 

Generate testbench for a given verilog module file.

[[https://github.com/syl20bnr/spacemacs][file:https://cdn.rawgit.com/syl20bnr/spacemacs/442d025779da2f62fc86c2082703697714db6514/assets/spacemacs-badge.svg]]
[[https://en.wikipedia.org/wiki/Beerware][file:https://img.shields.io/badge/license-Beerware%20License-blue.svg?style=flat]]

** Usage

*** Quick Usage
#+BEGIN_SRC 

python3 tbgen.py input_verilog_file_name -o output_testbench_file_name

#+END_SRC

*** Generate Custom Testcase
1. Generate a yaml template file.

#+BEGIN_SRC bash
$ python3 tbgen.py input_verilog_file_name -g output_yaml_file_name
#+END_SRC

2. Generate a testcase by a template file and yaml file.

#+BEGIN_SRC bash
$ python3 tbgen.py input_verilog_file_name -y yaml_file_name -t template_file_name -o output_testbench_file_name
#+END_SRC

** License

Testbench Generator is licensed under the [[https://en.wikipedia.org/wiki/Beerware][Beerware license]].
Copyright Â© 2016, Leway Colin

