
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dbc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ec8  08002ec8  00012ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eec  08002eec  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  08002eec  08002eec  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002eec  08002eec  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eec  08002eec  00012eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ef0  08002ef0  00012ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08002ef4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  200000a0  08002f94  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08002f94  000204d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b121  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a3  00000000  00000000  0002b1ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  0002d290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e8  00000000  00000000  0002ddd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c3f  00000000  00000000  0002e7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f156  00000000  00000000  000463ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000828a8  00000000  00000000  00055555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d7dfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ac4  00000000  00000000  000d7e50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	08002eb0 	.word	0x08002eb0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	08002eb0 	.word	0x08002eb0

0800014c <IsButtonPress>:
int TimerForKeyPress[5] = {300,300,300,300,300};

int button_flag[5];
int button_LongPress_flag[5];

int IsButtonPress(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <IsButtonPress+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <IsButtonPress+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <IsButtonPress+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <IsButtonPress+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000dc 	.word	0x200000dc

08000180 <subKeyProcess>:


void subKeyProcess(int index) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	200000dc 	.word	0x200000dc

080001a0 <getIndex>:

int getIndex(int index) {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
	switch(index){
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	2b02      	cmp	r3, #2
 80001ac:	d015      	beq.n	80001da <getIndex+0x3a>
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	2b02      	cmp	r3, #2
 80001b2:	dc18      	bgt.n	80001e6 <getIndex+0x46>
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d003      	beq.n	80001c2 <getIndex+0x22>
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	2b01      	cmp	r3, #1
 80001be:	d006      	beq.n	80001ce <getIndex+0x2e>
			break;
		case 2:
			return HAL_GPIO_ReadPin(GPIOA, PA2_Pin);
			break;
		default:
			break;
 80001c0:	e011      	b.n	80001e6 <getIndex+0x46>
			return HAL_GPIO_ReadPin(GPIOA, PA0_Pin);
 80001c2:	2101      	movs	r1, #1
 80001c4:	480b      	ldr	r0, [pc, #44]	; (80001f4 <getIndex+0x54>)
 80001c6:	f001 fe47 	bl	8001e58 <HAL_GPIO_ReadPin>
 80001ca:	4603      	mov	r3, r0
 80001cc:	e00d      	b.n	80001ea <getIndex+0x4a>
			return HAL_GPIO_ReadPin(GPIOA, PA1_Pin);
 80001ce:	2102      	movs	r1, #2
 80001d0:	4808      	ldr	r0, [pc, #32]	; (80001f4 <getIndex+0x54>)
 80001d2:	f001 fe41 	bl	8001e58 <HAL_GPIO_ReadPin>
 80001d6:	4603      	mov	r3, r0
 80001d8:	e007      	b.n	80001ea <getIndex+0x4a>
			return HAL_GPIO_ReadPin(GPIOA, PA2_Pin);
 80001da:	2104      	movs	r1, #4
 80001dc:	4805      	ldr	r0, [pc, #20]	; (80001f4 <getIndex+0x54>)
 80001de:	f001 fe3b 	bl	8001e58 <HAL_GPIO_ReadPin>
 80001e2:	4603      	mov	r3, r0
 80001e4:	e001      	b.n	80001ea <getIndex+0x4a>
			break;
 80001e6:	bf00      	nop
	}
	return 0;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	3708      	adds	r7, #8
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	40010800 	.word	0x40010800

080001f8 <getKeyInput>:

void getKeyInput() {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
	for (int i = 0; i < 5; i++) {
 80001fe:	2300      	movs	r3, #0
 8000200:	607b      	str	r3, [r7, #4]
 8000202:	e069      	b.n	80002d8 <getKeyInput+0xe0>
		KeyReg0[i] = KeyReg1[i];
 8000204:	4a38      	ldr	r2, [pc, #224]	; (80002e8 <getKeyInput+0xf0>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	4937      	ldr	r1, [pc, #220]	; (80002ec <getKeyInput+0xf4>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 8000214:	4a36      	ldr	r2, [pc, #216]	; (80002f0 <getKeyInput+0xf8>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021c:	4932      	ldr	r1, [pc, #200]	; (80002e8 <getKeyInput+0xf0>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		KeyReg2[i] = getIndex(i) ;
 8000224:	6878      	ldr	r0, [r7, #4]
 8000226:	f7ff ffbb 	bl	80001a0 <getIndex>
 800022a:	4602      	mov	r2, r0
 800022c:	4930      	ldr	r1, [pc, #192]	; (80002f0 <getKeyInput+0xf8>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 8000234:	4a2d      	ldr	r2, [pc, #180]	; (80002ec <getKeyInput+0xf4>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023c:	492a      	ldr	r1, [pc, #168]	; (80002e8 <getKeyInput+0xf0>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000244:	429a      	cmp	r2, r3
 8000246:	d144      	bne.n	80002d2 <getKeyInput+0xda>
 8000248:	4a27      	ldr	r2, [pc, #156]	; (80002e8 <getKeyInput+0xf0>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000250:	4927      	ldr	r1, [pc, #156]	; (80002f0 <getKeyInput+0xf8>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000258:	429a      	cmp	r2, r3
 800025a:	d13a      	bne.n	80002d2 <getKeyInput+0xda>
			if (KeyReg3[i] != KeyReg2[i]) {
 800025c:	4a25      	ldr	r2, [pc, #148]	; (80002f4 <getKeyInput+0xfc>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000264:	4922      	ldr	r1, [pc, #136]	; (80002f0 <getKeyInput+0xf8>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800026c:	429a      	cmp	r2, r3
 800026e:	d01c      	beq.n	80002aa <getKeyInput+0xb2>
				KeyReg3[i] = KeyReg2[i];
 8000270:	4a1f      	ldr	r2, [pc, #124]	; (80002f0 <getKeyInput+0xf8>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000278:	491e      	ldr	r1, [pc, #120]	; (80002f4 <getKeyInput+0xfc>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESS_STATE) {
 8000280:	4a1b      	ldr	r2, [pc, #108]	; (80002f0 <getKeyInput+0xf8>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d122      	bne.n	80002d2 <getKeyInput+0xda>
					//todo
					subKeyProcess(i);
 800028c:	6878      	ldr	r0, [r7, #4]
 800028e:	f7ff ff77 	bl	8000180 <subKeyProcess>
					HAL_GPIO_TogglePin(GPIOB, PB14_Pin);
 8000292:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000296:	4818      	ldr	r0, [pc, #96]	; (80002f8 <getKeyInput+0x100>)
 8000298:	f001 fe0d 	bl	8001eb6 <HAL_GPIO_TogglePin>
					TimerForKeyPress[i] = 300;
 800029c:	4a17      	ldr	r2, [pc, #92]	; (80002fc <getKeyInput+0x104>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80002a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002a8:	e013      	b.n	80002d2 <getKeyInput+0xda>

				}
			} else {
				TimerForKeyPress[i]--;
 80002aa:	4a14      	ldr	r2, [pc, #80]	; (80002fc <getKeyInput+0x104>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002b2:	1e5a      	subs	r2, r3, #1
 80002b4:	4911      	ldr	r1, [pc, #68]	; (80002fc <getKeyInput+0x104>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimerForKeyPress[i] == 0) {
 80002bc:	4a0f      	ldr	r2, [pc, #60]	; (80002fc <getKeyInput+0x104>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d104      	bne.n	80002d2 <getKeyInput+0xda>
					//todo
					KeyReg3[i] = NORMAL_STATE;
 80002c8:	4a0a      	ldr	r2, [pc, #40]	; (80002f4 <getKeyInput+0xfc>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	2101      	movs	r1, #1
 80002ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 5; i++) {
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	3301      	adds	r3, #1
 80002d6:	607b      	str	r3, [r7, #4]
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2b04      	cmp	r3, #4
 80002dc:	dd92      	ble.n	8000204 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80002de:	bf00      	nop
 80002e0:	bf00      	nop
 80002e2:	3708      	adds	r7, #8
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	20000014 	.word	0x20000014
 80002ec:	20000000 	.word	0x20000000
 80002f0:	20000028 	.word	0x20000028
 80002f4:	2000003c 	.word	0x2000003c
 80002f8:	40010c00 	.word	0x40010c00
 80002fc:	20000050 	.word	0x20000050

08000300 <update_switch>:

int buffer_indexA[2];
int buffer_indexB[2];
int switch_7seg=0;

void update_switch(){
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
			++switch_7seg;
 8000304:	4b07      	ldr	r3, [pc, #28]	; (8000324 <update_switch+0x24>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	3301      	adds	r3, #1
 800030a:	4a06      	ldr	r2, [pc, #24]	; (8000324 <update_switch+0x24>)
 800030c:	6013      	str	r3, [r2, #0]
			if(switch_7seg >1) switch_7seg = 0;
 800030e:	4b05      	ldr	r3, [pc, #20]	; (8000324 <update_switch+0x24>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b01      	cmp	r3, #1
 8000314:	dd02      	ble.n	800031c <update_switch+0x1c>
 8000316:	4b03      	ldr	r3, [pc, #12]	; (8000324 <update_switch+0x24>)
 8000318:	2200      	movs	r2, #0
 800031a:	601a      	str	r2, [r3, #0]
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	4770      	bx	lr
 8000324:	200000bc 	.word	0x200000bc

08000328 <clear>:

void clear(){
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, PB0_Pin, SET);
 800032c:	2201      	movs	r2, #1
 800032e:	2101      	movs	r1, #1
 8000330:	481a      	ldr	r0, [pc, #104]	; (800039c <clear+0x74>)
 8000332:	f001 fda8 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB1_Pin, SET);
 8000336:	2201      	movs	r2, #1
 8000338:	2102      	movs	r1, #2
 800033a:	4818      	ldr	r0, [pc, #96]	; (800039c <clear+0x74>)
 800033c:	f001 fda3 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB2_Pin, SET);
 8000340:	2201      	movs	r2, #1
 8000342:	2104      	movs	r1, #4
 8000344:	4815      	ldr	r0, [pc, #84]	; (800039c <clear+0x74>)
 8000346:	f001 fd9e 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB3_Pin, SET);
 800034a:	2201      	movs	r2, #1
 800034c:	2108      	movs	r1, #8
 800034e:	4813      	ldr	r0, [pc, #76]	; (800039c <clear+0x74>)
 8000350:	f001 fd99 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB4_Pin, SET);
 8000354:	2201      	movs	r2, #1
 8000356:	2110      	movs	r1, #16
 8000358:	4810      	ldr	r0, [pc, #64]	; (800039c <clear+0x74>)
 800035a:	f001 fd94 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB5_Pin, SET);
 800035e:	2201      	movs	r2, #1
 8000360:	2120      	movs	r1, #32
 8000362:	480e      	ldr	r0, [pc, #56]	; (800039c <clear+0x74>)
 8000364:	f001 fd8f 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB6_Pin, SET);
 8000368:	2201      	movs	r2, #1
 800036a:	2140      	movs	r1, #64	; 0x40
 800036c:	480b      	ldr	r0, [pc, #44]	; (800039c <clear+0x74>)
 800036e:	f001 fd8a 	bl	8001e86 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, PB13_Pin, SET);
 8000372:	2201      	movs	r2, #1
 8000374:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000378:	4808      	ldr	r0, [pc, #32]	; (800039c <clear+0x74>)
 800037a:	f001 fd84 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, SET);
 800037e:	2201      	movs	r2, #1
 8000380:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000384:	4805      	ldr	r0, [pc, #20]	; (800039c <clear+0x74>)
 8000386:	f001 fd7e 	bl	8001e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin | PB12_Pin, SET);
 800038a:	2201      	movs	r2, #1
 800038c:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8000390:	4802      	ldr	r0, [pc, #8]	; (800039c <clear+0x74>)
 8000392:	f001 fd78 	bl	8001e86 <HAL_GPIO_WritePin>
}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	40010c00 	.word	0x40010c00

080003a0 <display7SEGA>:

void display7SEGA(int index) {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2b09      	cmp	r3, #9
 80003ac:	f200 809f 	bhi.w	80004ee <display7SEGA+0x14e>
 80003b0:	a201      	add	r2, pc, #4	; (adr r2, 80003b8 <display7SEGA+0x18>)
 80003b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003b6:	bf00      	nop
 80003b8:	080003e1 	.word	0x080003e1
 80003bc:	0800041f 	.word	0x0800041f
 80003c0:	0800042b 	.word	0x0800042b
 80003c4:	08000437 	.word	0x08000437
 80003c8:	08000443 	.word	0x08000443
 80003cc:	08000459 	.word	0x08000459
 80003d0:	0800046f 	.word	0x0800046f
 80003d4:	08000485 	.word	0x08000485
 80003d8:	08000491 	.word	0x08000491
 80003dc:	080004d9 	.word	0x080004d9
	switch (index) {
	case 0:
		HAL_GPIO_WritePin(GPIOB, PB0_Pin, RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2101      	movs	r1, #1
 80003e4:	4844      	ldr	r0, [pc, #272]	; (80004f8 <display7SEGA+0x158>)
 80003e6:	f001 fd4e 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB1_Pin, RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	2102      	movs	r1, #2
 80003ee:	4842      	ldr	r0, [pc, #264]	; (80004f8 <display7SEGA+0x158>)
 80003f0:	f001 fd49 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB2_Pin, RESET);
 80003f4:	2200      	movs	r2, #0
 80003f6:	2104      	movs	r1, #4
 80003f8:	483f      	ldr	r0, [pc, #252]	; (80004f8 <display7SEGA+0x158>)
 80003fa:	f001 fd44 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin, RESET);
 80003fe:	2200      	movs	r2, #0
 8000400:	2108      	movs	r1, #8
 8000402:	483d      	ldr	r0, [pc, #244]	; (80004f8 <display7SEGA+0x158>)
 8000404:	f001 fd3f 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB4_Pin, RESET);
 8000408:	2200      	movs	r2, #0
 800040a:	2110      	movs	r1, #16
 800040c:	483a      	ldr	r0, [pc, #232]	; (80004f8 <display7SEGA+0x158>)
 800040e:	f001 fd3a 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB5_Pin, RESET);
 8000412:	2200      	movs	r2, #0
 8000414:	2120      	movs	r1, #32
 8000416:	4838      	ldr	r0, [pc, #224]	; (80004f8 <display7SEGA+0x158>)
 8000418:	f001 fd35 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 800041c:	e068      	b.n	80004f0 <display7SEGA+0x150>
	case 1:
		HAL_GPIO_WritePin(GPIOB, PB1_Pin | PB2_Pin, RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	2106      	movs	r1, #6
 8000422:	4835      	ldr	r0, [pc, #212]	; (80004f8 <display7SEGA+0x158>)
 8000424:	f001 fd2f 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000428:	e062      	b.n	80004f0 <display7SEGA+0x150>
	case 2:
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB4_Pin, RESET);
 800042a:	2200      	movs	r2, #0
 800042c:	2118      	movs	r1, #24
 800042e:	4832      	ldr	r0, [pc, #200]	; (80004f8 <display7SEGA+0x158>)
 8000430:	f001 fd29 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000434:	e05c      	b.n	80004f0 <display7SEGA+0x150>
	case 3:
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin, RESET);
 8000436:	2200      	movs	r2, #0
 8000438:	2148      	movs	r1, #72	; 0x48
 800043a:	482f      	ldr	r0, [pc, #188]	; (80004f8 <display7SEGA+0x158>)
 800043c:	f001 fd23 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000440:	e056      	b.n	80004f0 <display7SEGA+0x150>
	case 4:
		HAL_GPIO_WritePin(GPIOB, PB1_Pin | PB2_Pin, RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	2106      	movs	r1, #6
 8000446:	482c      	ldr	r0, [pc, #176]	; (80004f8 <display7SEGA+0x158>)
 8000448:	f001 fd1d 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB6_Pin | PB5_Pin, RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	2160      	movs	r1, #96	; 0x60
 8000450:	4829      	ldr	r0, [pc, #164]	; (80004f8 <display7SEGA+0x158>)
 8000452:	f001 fd18 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000456:	e04b      	b.n	80004f0 <display7SEGA+0x150>
	case 5:
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB2_Pin, RESET);
 8000458:	2200      	movs	r2, #0
 800045a:	2105      	movs	r1, #5
 800045c:	4826      	ldr	r0, [pc, #152]	; (80004f8 <display7SEGA+0x158>)
 800045e:	f001 fd12 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin | PB5_Pin, RESET);
 8000462:	2200      	movs	r2, #0
 8000464:	2168      	movs	r1, #104	; 0x68
 8000466:	4824      	ldr	r0, [pc, #144]	; (80004f8 <display7SEGA+0x158>)
 8000468:	f001 fd0d 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 800046c:	e040      	b.n	80004f0 <display7SEGA+0x150>
	case 6:
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB2_Pin | PB4_Pin, RESET);
 800046e:	2200      	movs	r2, #0
 8000470:	2115      	movs	r1, #21
 8000472:	4821      	ldr	r0, [pc, #132]	; (80004f8 <display7SEGA+0x158>)
 8000474:	f001 fd07 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin | PB5_Pin, RESET);
 8000478:	2200      	movs	r2, #0
 800047a:	2168      	movs	r1, #104	; 0x68
 800047c:	481e      	ldr	r0, [pc, #120]	; (80004f8 <display7SEGA+0x158>)
 800047e:	f001 fd02 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000482:	e035      	b.n	80004f0 <display7SEGA+0x150>
	case 7:
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB2_Pin, RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	2107      	movs	r1, #7
 8000488:	481b      	ldr	r0, [pc, #108]	; (80004f8 <display7SEGA+0x158>)
 800048a:	f001 fcfc 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 800048e:	e02f      	b.n	80004f0 <display7SEGA+0x150>
	case 8:
		HAL_GPIO_WritePin(GPIOB, PB0_Pin, RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	2101      	movs	r1, #1
 8000494:	4818      	ldr	r0, [pc, #96]	; (80004f8 <display7SEGA+0x158>)
 8000496:	f001 fcf6 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB1_Pin, RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	2102      	movs	r1, #2
 800049e:	4816      	ldr	r0, [pc, #88]	; (80004f8 <display7SEGA+0x158>)
 80004a0:	f001 fcf1 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB2_Pin, RESET);
 80004a4:	2200      	movs	r2, #0
 80004a6:	2104      	movs	r1, #4
 80004a8:	4813      	ldr	r0, [pc, #76]	; (80004f8 <display7SEGA+0x158>)
 80004aa:	f001 fcec 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin, RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	2108      	movs	r1, #8
 80004b2:	4811      	ldr	r0, [pc, #68]	; (80004f8 <display7SEGA+0x158>)
 80004b4:	f001 fce7 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB4_Pin, RESET);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2110      	movs	r1, #16
 80004bc:	480e      	ldr	r0, [pc, #56]	; (80004f8 <display7SEGA+0x158>)
 80004be:	f001 fce2 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB5_Pin, RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	2120      	movs	r1, #32
 80004c6:	480c      	ldr	r0, [pc, #48]	; (80004f8 <display7SEGA+0x158>)
 80004c8:	f001 fcdd 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB6_Pin, RESET);
 80004cc:	2200      	movs	r2, #0
 80004ce:	2140      	movs	r1, #64	; 0x40
 80004d0:	4809      	ldr	r0, [pc, #36]	; (80004f8 <display7SEGA+0x158>)
 80004d2:	f001 fcd8 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80004d6:	e00b      	b.n	80004f0 <display7SEGA+0x150>
	case 9:
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB2_Pin, RESET);
 80004d8:	2200      	movs	r2, #0
 80004da:	2107      	movs	r1, #7
 80004dc:	4806      	ldr	r0, [pc, #24]	; (80004f8 <display7SEGA+0x158>)
 80004de:	f001 fcd2 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin | PB5_Pin, RESET);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2168      	movs	r1, #104	; 0x68
 80004e6:	4804      	ldr	r0, [pc, #16]	; (80004f8 <display7SEGA+0x158>)
 80004e8:	f001 fccd 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80004ec:	e000      	b.n	80004f0 <display7SEGA+0x150>
	default:
		break;
 80004ee:	bf00      	nop
	}

}
 80004f0:	bf00      	nop
 80004f2:	3708      	adds	r7, #8
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	40010c00 	.word	0x40010c00

080004fc <display7SEGB>:

void display7SEGB(int index) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2b09      	cmp	r3, #9
 8000508:	f200 8094 	bhi.w	8000634 <display7SEGB+0x138>
 800050c:	a201      	add	r2, pc, #4	; (adr r2, 8000514 <display7SEGB+0x18>)
 800050e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000512:	bf00      	nop
 8000514:	0800053d 	.word	0x0800053d
 8000518:	08000557 	.word	0x08000557
 800051c:	08000565 	.word	0x08000565
 8000520:	0800057f 	.word	0x0800057f
 8000524:	08000599 	.word	0x08000599
 8000528:	080005b3 	.word	0x080005b3
 800052c:	080005cd 	.word	0x080005cd
 8000530:	080005e7 	.word	0x080005e7
 8000534:	080005f5 	.word	0x080005f5
 8000538:	0800061b 	.word	0x0800061b
	switch (index) {
	case 0:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000542:	483f      	ldr	r0, [pc, #252]	; (8000640 <display7SEGB+0x144>)
 8000544:	f001 fc9f 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin | PB12_Pin, RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800054e:	483c      	ldr	r0, [pc, #240]	; (8000640 <display7SEGB+0x144>)
 8000550:	f001 fc99 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000554:	e06f      	b.n	8000636 <display7SEGB+0x13a>
	case 1:
		HAL_GPIO_WritePin(GPIOB, PB8_Pin | PB9_Pin, RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	f44f 7140 	mov.w	r1, #768	; 0x300
 800055c:	4838      	ldr	r0, [pc, #224]	; (8000640 <display7SEGB+0x144>)
 800055e:	f001 fc92 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000562:	e068      	b.n	8000636 <display7SEGB+0x13a>
	case 2:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB13_Pin, RESET);
 8000564:	2200      	movs	r2, #0
 8000566:	f44f 5106 	mov.w	r1, #8576	; 0x2180
 800056a:	4835      	ldr	r0, [pc, #212]	; (8000640 <display7SEGB+0x144>)
 800056c:	f001 fc8b 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin, RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000576:	4832      	ldr	r0, [pc, #200]	; (8000640 <display7SEGB+0x144>)
 8000578:	f001 fc85 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 800057c:	e05b      	b.n	8000636 <display7SEGB+0x13a>
	case 3:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000584:	482e      	ldr	r0, [pc, #184]	; (8000640 <display7SEGB+0x144>)
 8000586:	f001 fc7e 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin, RESET);
 800058a:	2200      	movs	r2, #0
 800058c:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8000590:	482b      	ldr	r0, [pc, #172]	; (8000640 <display7SEGB+0x144>)
 8000592:	f001 fc78 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000596:	e04e      	b.n	8000636 <display7SEGB+0x13a>
	case 4:
		HAL_GPIO_WritePin(GPIOB, PB8_Pin | PB9_Pin, RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800059e:	4828      	ldr	r0, [pc, #160]	; (8000640 <display7SEGB+0x144>)
 80005a0:	f001 fc71 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB13_Pin | PB12_Pin, RESET);
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80005aa:	4825      	ldr	r0, [pc, #148]	; (8000640 <display7SEGB+0x144>)
 80005ac:	f001 fc6b 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80005b0:	e041      	b.n	8000636 <display7SEGB+0x13a>
	case 5:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB9_Pin, RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 7120 	mov.w	r1, #640	; 0x280
 80005b8:	4821      	ldr	r0, [pc, #132]	; (8000640 <display7SEGB+0x144>)
 80005ba:	f001 fc64 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin | PB12_Pin, RESET);
 80005be:	2200      	movs	r2, #0
 80005c0:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 80005c4:	481e      	ldr	r0, [pc, #120]	; (8000640 <display7SEGB+0x144>)
 80005c6:	f001 fc5e 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80005ca:	e034      	b.n	8000636 <display7SEGB+0x13a>
	case 6:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB9_Pin | PB11_Pin, RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	f44f 6128 	mov.w	r1, #2688	; 0xa80
 80005d2:	481b      	ldr	r0, [pc, #108]	; (8000640 <display7SEGB+0x144>)
 80005d4:	f001 fc57 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin | PB12_Pin, RESET);
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 80005de:	4818      	ldr	r0, [pc, #96]	; (8000640 <display7SEGB+0x144>)
 80005e0:	f001 fc51 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80005e4:	e027      	b.n	8000636 <display7SEGB+0x13a>
	case 7:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	f44f 7160 	mov.w	r1, #896	; 0x380
 80005ec:	4814      	ldr	r0, [pc, #80]	; (8000640 <display7SEGB+0x144>)
 80005ee:	f001 fc4a 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80005f2:	e020      	b.n	8000636 <display7SEGB+0x13a>
	case 8:
		HAL_GPIO_WritePin(GPIOB, PB11_Pin, RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005fa:	4811      	ldr	r0, [pc, #68]	; (8000640 <display7SEGB+0x144>)
 80005fc:	f001 fc43 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000606:	480e      	ldr	r0, [pc, #56]	; (8000640 <display7SEGB+0x144>)
 8000608:	f001 fc3d 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin | PB12_Pin, RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 8000612:	480b      	ldr	r0, [pc, #44]	; (8000640 <display7SEGB+0x144>)
 8000614:	f001 fc37 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000618:	e00d      	b.n	8000636 <display7SEGB+0x13a>
	case 9:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000620:	4807      	ldr	r0, [pc, #28]	; (8000640 <display7SEGB+0x144>)
 8000622:	f001 fc30 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin | PB12_Pin, RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 800062c:	4804      	ldr	r0, [pc, #16]	; (8000640 <display7SEGB+0x144>)
 800062e:	f001 fc2a 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000632:	e000      	b.n	8000636 <display7SEGB+0x13a>
	default:
		break;
 8000634:	bf00      	nop
	}

}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40010c00 	.word	0x40010c00

08000644 <update_indexA>:

void update_indexA(int index) {
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
	if (index >= 10) {
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2b09      	cmp	r3, #9
 8000650:	dd17      	ble.n	8000682 <update_indexA+0x3e>
		buffer_indexA[0] = index % 10;
 8000652:	6879      	ldr	r1, [r7, #4]
 8000654:	4b10      	ldr	r3, [pc, #64]	; (8000698 <update_indexA+0x54>)
 8000656:	fb83 2301 	smull	r2, r3, r3, r1
 800065a:	109a      	asrs	r2, r3, #2
 800065c:	17cb      	asrs	r3, r1, #31
 800065e:	1ad2      	subs	r2, r2, r3
 8000660:	4613      	mov	r3, r2
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	4413      	add	r3, r2
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	1aca      	subs	r2, r1, r3
 800066a:	4b0c      	ldr	r3, [pc, #48]	; (800069c <update_indexA+0x58>)
 800066c:	601a      	str	r2, [r3, #0]
		buffer_indexA[1] = index / 10;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4a09      	ldr	r2, [pc, #36]	; (8000698 <update_indexA+0x54>)
 8000672:	fb82 1203 	smull	r1, r2, r2, r3
 8000676:	1092      	asrs	r2, r2, #2
 8000678:	17db      	asrs	r3, r3, #31
 800067a:	1ad3      	subs	r3, r2, r3
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <update_indexA+0x58>)
 800067e:	6053      	str	r3, [r2, #4]
	} else {
		buffer_indexA[0] = index;
		buffer_indexA[1] = 0;
	}
}
 8000680:	e005      	b.n	800068e <update_indexA+0x4a>
		buffer_indexA[0] = index;
 8000682:	4a06      	ldr	r2, [pc, #24]	; (800069c <update_indexA+0x58>)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	6013      	str	r3, [r2, #0]
		buffer_indexA[1] = 0;
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <update_indexA+0x58>)
 800068a:	2200      	movs	r2, #0
 800068c:	605a      	str	r2, [r3, #4]
}
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	66666667 	.word	0x66666667
 800069c:	2000010c 	.word	0x2000010c

080006a0 <update_indexB>:

void update_indexB(int index) {
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	if (index >= 10) {
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2b09      	cmp	r3, #9
 80006ac:	dd17      	ble.n	80006de <update_indexB+0x3e>
		buffer_indexB[0] = index % 10;
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	4b10      	ldr	r3, [pc, #64]	; (80006f4 <update_indexB+0x54>)
 80006b2:	fb83 2301 	smull	r2, r3, r3, r1
 80006b6:	109a      	asrs	r2, r3, #2
 80006b8:	17cb      	asrs	r3, r1, #31
 80006ba:	1ad2      	subs	r2, r2, r3
 80006bc:	4613      	mov	r3, r2
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	4413      	add	r3, r2
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	1aca      	subs	r2, r1, r3
 80006c6:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <update_indexB+0x58>)
 80006c8:	601a      	str	r2, [r3, #0]
		buffer_indexB[1] = index / 10;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4a09      	ldr	r2, [pc, #36]	; (80006f4 <update_indexB+0x54>)
 80006ce:	fb82 1203 	smull	r1, r2, r2, r3
 80006d2:	1092      	asrs	r2, r2, #2
 80006d4:	17db      	asrs	r3, r3, #31
 80006d6:	1ad3      	subs	r3, r2, r3
 80006d8:	4a07      	ldr	r2, [pc, #28]	; (80006f8 <update_indexB+0x58>)
 80006da:	6053      	str	r3, [r2, #4]
	} else {
		buffer_indexB[0] = index;
		buffer_indexB[1] = 0;
	}
}
 80006dc:	e005      	b.n	80006ea <update_indexB+0x4a>
		buffer_indexB[0] = index;
 80006de:	4a06      	ldr	r2, [pc, #24]	; (80006f8 <update_indexB+0x58>)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	6013      	str	r3, [r2, #0]
		buffer_indexB[1] = 0;
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <update_indexB+0x58>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	605a      	str	r2, [r3, #4]
}
 80006ea:	bf00      	nop
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr
 80006f4:	66666667 	.word	0x66666667
 80006f8:	20000104 	.word	0x20000104

080006fc <update_7seg_A>:


void update_7seg_A() {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
	clear();
 8000700:	f7ff fe12 	bl	8000328 <clear>
	switch (switch_7seg) {
 8000704:	4b16      	ldr	r3, [pc, #88]	; (8000760 <update_7seg_A+0x64>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d002      	beq.n	8000712 <update_7seg_A+0x16>
 800070c:	2b01      	cmp	r3, #1
 800070e:	d012      	beq.n	8000736 <update_7seg_A+0x3a>
		display7SEGA(buffer_indexA[0]);
		HAL_GPIO_WritePin(GPIOA, PA11_Pin, SET);
		HAL_GPIO_WritePin(GPIOA, PA12_Pin, RESET);
		break;
	default:
		break;
 8000710:	e023      	b.n	800075a <update_7seg_A+0x5e>
		display7SEGA(buffer_indexA[1]);
 8000712:	4b14      	ldr	r3, [pc, #80]	; (8000764 <update_7seg_A+0x68>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff fe42 	bl	80003a0 <display7SEGA>
		HAL_GPIO_WritePin(GPIOA, PA11_Pin, RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000722:	4811      	ldr	r0, [pc, #68]	; (8000768 <update_7seg_A+0x6c>)
 8000724:	f001 fbaf 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA12_Pin, SET);
 8000728:	2201      	movs	r2, #1
 800072a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800072e:	480e      	ldr	r0, [pc, #56]	; (8000768 <update_7seg_A+0x6c>)
 8000730:	f001 fba9 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000734:	e011      	b.n	800075a <update_7seg_A+0x5e>
		display7SEGA(buffer_indexA[0]);
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <update_7seg_A+0x68>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff fe30 	bl	80003a0 <display7SEGA>
		HAL_GPIO_WritePin(GPIOA, PA11_Pin, SET);
 8000740:	2201      	movs	r2, #1
 8000742:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000746:	4808      	ldr	r0, [pc, #32]	; (8000768 <update_7seg_A+0x6c>)
 8000748:	f001 fb9d 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA12_Pin, RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000752:	4805      	ldr	r0, [pc, #20]	; (8000768 <update_7seg_A+0x6c>)
 8000754:	f001 fb97 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 8000758:	bf00      	nop
	}
}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	200000bc 	.word	0x200000bc
 8000764:	2000010c 	.word	0x2000010c
 8000768:	40010800 	.word	0x40010800

0800076c <update_7seg_B>:

void update_7seg_B() {
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	clear();
 8000770:	f7ff fdda 	bl	8000328 <clear>
	switch (switch_7seg) {
 8000774:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <update_7seg_B+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d002      	beq.n	8000782 <update_7seg_B+0x16>
 800077c:	2b01      	cmp	r3, #1
 800077e:	d012      	beq.n	80007a6 <update_7seg_B+0x3a>
		display7SEGB(buffer_indexB[0]);
		HAL_GPIO_WritePin(GPIOA, PA13_Pin, SET);
		HAL_GPIO_WritePin(GPIOA, PA14_Pin, RESET);
		break;
	default:
		break;
 8000780:	e023      	b.n	80007ca <update_7seg_B+0x5e>
		display7SEGB(buffer_indexB[1]);
 8000782:	4b14      	ldr	r3, [pc, #80]	; (80007d4 <update_7seg_B+0x68>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff feb8 	bl	80004fc <display7SEGB>
		HAL_GPIO_WritePin(GPIOA, PA13_Pin, RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000792:	4811      	ldr	r0, [pc, #68]	; (80007d8 <update_7seg_B+0x6c>)
 8000794:	f001 fb77 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA14_Pin, SET);
 8000798:	2201      	movs	r2, #1
 800079a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800079e:	480e      	ldr	r0, [pc, #56]	; (80007d8 <update_7seg_B+0x6c>)
 80007a0:	f001 fb71 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80007a4:	e011      	b.n	80007ca <update_7seg_B+0x5e>
		display7SEGB(buffer_indexB[0]);
 80007a6:	4b0b      	ldr	r3, [pc, #44]	; (80007d4 <update_7seg_B+0x68>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff fea6 	bl	80004fc <display7SEGB>
		HAL_GPIO_WritePin(GPIOA, PA13_Pin, SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b6:	4808      	ldr	r0, [pc, #32]	; (80007d8 <update_7seg_B+0x6c>)
 80007b8:	f001 fb65 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA14_Pin, RESET);
 80007bc:	2200      	movs	r2, #0
 80007be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007c2:	4805      	ldr	r0, [pc, #20]	; (80007d8 <update_7seg_B+0x6c>)
 80007c4:	f001 fb5f 	bl	8001e86 <HAL_GPIO_WritePin>
		break;
 80007c8:	bf00      	nop
	}
}
 80007ca:	bf00      	nop
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200000bc 	.word	0x200000bc
 80007d4:	20000104 	.word	0x20000104
 80007d8:	40010800 	.word	0x40010800

080007dc <displayTraffic>:
int status_RED_B = 0;
int status_GREEN_B = 1;
int status_YELLOW_B = 0;


void displayTraffic() {
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
	//group a
	if (status_RED_A == 1) {
 80007e0:	4b3e      	ldr	r3, [pc, #248]	; (80008dc <displayTraffic+0x100>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d10e      	bne.n	8000806 <displayTraffic+0x2a>
		HAL_GPIO_WritePin(GPIOA, PA5_Pin, SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	2120      	movs	r1, #32
 80007ec:	483c      	ldr	r0, [pc, #240]	; (80008e0 <displayTraffic+0x104>)
 80007ee:	f001 fb4a 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA6_Pin, RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2140      	movs	r1, #64	; 0x40
 80007f6:	483a      	ldr	r0, [pc, #232]	; (80008e0 <displayTraffic+0x104>)
 80007f8:	f001 fb45 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA7_Pin, RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2180      	movs	r1, #128	; 0x80
 8000800:	4837      	ldr	r0, [pc, #220]	; (80008e0 <displayTraffic+0x104>)
 8000802:	f001 fb40 	bl	8001e86 <HAL_GPIO_WritePin>
	}
	if (status_YELLOW_A == 1) {
 8000806:	4b37      	ldr	r3, [pc, #220]	; (80008e4 <displayTraffic+0x108>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d10e      	bne.n	800082c <displayTraffic+0x50>
		HAL_GPIO_WritePin(GPIOA, PA5_Pin, RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	2120      	movs	r1, #32
 8000812:	4833      	ldr	r0, [pc, #204]	; (80008e0 <displayTraffic+0x104>)
 8000814:	f001 fb37 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA6_Pin, SET);
 8000818:	2201      	movs	r2, #1
 800081a:	2140      	movs	r1, #64	; 0x40
 800081c:	4830      	ldr	r0, [pc, #192]	; (80008e0 <displayTraffic+0x104>)
 800081e:	f001 fb32 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA7_Pin, RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	2180      	movs	r1, #128	; 0x80
 8000826:	482e      	ldr	r0, [pc, #184]	; (80008e0 <displayTraffic+0x104>)
 8000828:	f001 fb2d 	bl	8001e86 <HAL_GPIO_WritePin>
	}
	if (status_GREEN_A == 1) {
 800082c:	4b2e      	ldr	r3, [pc, #184]	; (80008e8 <displayTraffic+0x10c>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2b01      	cmp	r3, #1
 8000832:	d10e      	bne.n	8000852 <displayTraffic+0x76>
		HAL_GPIO_WritePin(GPIOA, PA5_Pin, RESET);
 8000834:	2200      	movs	r2, #0
 8000836:	2120      	movs	r1, #32
 8000838:	4829      	ldr	r0, [pc, #164]	; (80008e0 <displayTraffic+0x104>)
 800083a:	f001 fb24 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA6_Pin, RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2140      	movs	r1, #64	; 0x40
 8000842:	4827      	ldr	r0, [pc, #156]	; (80008e0 <displayTraffic+0x104>)
 8000844:	f001 fb1f 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA7_Pin, SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2180      	movs	r1, #128	; 0x80
 800084c:	4824      	ldr	r0, [pc, #144]	; (80008e0 <displayTraffic+0x104>)
 800084e:	f001 fb1a 	bl	8001e86 <HAL_GPIO_WritePin>
	}
	//group b
	if (status_RED_B == 1) {
 8000852:	4b26      	ldr	r3, [pc, #152]	; (80008ec <displayTraffic+0x110>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	2b01      	cmp	r3, #1
 8000858:	d111      	bne.n	800087e <displayTraffic+0xa2>
		HAL_GPIO_WritePin(GPIOA, PA8_Pin, SET);
 800085a:	2201      	movs	r2, #1
 800085c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000860:	481f      	ldr	r0, [pc, #124]	; (80008e0 <displayTraffic+0x104>)
 8000862:	f001 fb10 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA9_Pin, RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 7100 	mov.w	r1, #512	; 0x200
 800086c:	481c      	ldr	r0, [pc, #112]	; (80008e0 <displayTraffic+0x104>)
 800086e:	f001 fb0a 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA10_Pin, RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000878:	4819      	ldr	r0, [pc, #100]	; (80008e0 <displayTraffic+0x104>)
 800087a:	f001 fb04 	bl	8001e86 <HAL_GPIO_WritePin>
	}
	if (status_YELLOW_B == 1) {
 800087e:	4b1c      	ldr	r3, [pc, #112]	; (80008f0 <displayTraffic+0x114>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d111      	bne.n	80008aa <displayTraffic+0xce>
		HAL_GPIO_WritePin(GPIOA, PA8_Pin, RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	f44f 7180 	mov.w	r1, #256	; 0x100
 800088c:	4814      	ldr	r0, [pc, #80]	; (80008e0 <displayTraffic+0x104>)
 800088e:	f001 fafa 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA9_Pin, SET);
 8000892:	2201      	movs	r2, #1
 8000894:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000898:	4811      	ldr	r0, [pc, #68]	; (80008e0 <displayTraffic+0x104>)
 800089a:	f001 faf4 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA10_Pin, RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a4:	480e      	ldr	r0, [pc, #56]	; (80008e0 <displayTraffic+0x104>)
 80008a6:	f001 faee 	bl	8001e86 <HAL_GPIO_WritePin>
	}
	if (status_GREEN_B == 1) {
 80008aa:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <displayTraffic+0x118>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	2b01      	cmp	r3, #1
 80008b0:	d111      	bne.n	80008d6 <displayTraffic+0xfa>
		HAL_GPIO_WritePin(GPIOA, PA8_Pin, RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008b8:	4809      	ldr	r0, [pc, #36]	; (80008e0 <displayTraffic+0x104>)
 80008ba:	f001 fae4 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA9_Pin, RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008c4:	4806      	ldr	r0, [pc, #24]	; (80008e0 <displayTraffic+0x104>)
 80008c6:	f001 fade 	bl	8001e86 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA10_Pin, SET);
 80008ca:	2201      	movs	r2, #1
 80008cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008d0:	4803      	ldr	r0, [pc, #12]	; (80008e0 <displayTraffic+0x104>)
 80008d2:	f001 fad8 	bl	8001e86 <HAL_GPIO_WritePin>
	}
}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000064 	.word	0x20000064
 80008e0:	40010800 	.word	0x40010800
 80008e4:	200000c4 	.word	0x200000c4
 80008e8:	200000c0 	.word	0x200000c0
 80008ec:	200000c8 	.word	0x200000c8
 80008f0:	200000cc 	.word	0x200000cc
 80008f4:	20000068 	.word	0x20000068

080008f8 <status_LED_A>:

void status_LED_A() {
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
	switch (status_A) {
 80008fc:	4b31      	ldr	r3, [pc, #196]	; (80009c4 <status_LED_A+0xcc>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	3b0c      	subs	r3, #12
 8000902:	2b0c      	cmp	r3, #12
 8000904:	d858      	bhi.n	80009b8 <status_LED_A+0xc0>
 8000906:	a201      	add	r2, pc, #4	; (adr r2, 800090c <status_LED_A+0x14>)
 8000908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090c:	08000941 	.word	0x08000941
 8000910:	08000991 	.word	0x08000991
 8000914:	08000969 	.word	0x08000969
 8000918:	080009b9 	.word	0x080009b9
 800091c:	080009b9 	.word	0x080009b9
 8000920:	080009b9 	.word	0x080009b9
 8000924:	080009b9 	.word	0x080009b9
 8000928:	080009b9 	.word	0x080009b9
 800092c:	080009b9 	.word	0x080009b9
 8000930:	080009b9 	.word	0x080009b9
 8000934:	08000955 	.word	0x08000955
 8000938:	080009a5 	.word	0x080009a5
 800093c:	0800097d 	.word	0x0800097d
	case AUTO_RED:
		status_RED_A = 1;
 8000940:	4b21      	ldr	r3, [pc, #132]	; (80009c8 <status_LED_A+0xd0>)
 8000942:	2201      	movs	r2, #1
 8000944:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 8000946:	4b21      	ldr	r3, [pc, #132]	; (80009cc <status_LED_A+0xd4>)
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 800094c:	4b20      	ldr	r3, [pc, #128]	; (80009d0 <status_LED_A+0xd8>)
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]
		break;
 8000952:	e032      	b.n	80009ba <status_LED_A+0xc2>
	case MAN_RED:
		status_RED_A = 1;
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <status_LED_A+0xd0>)
 8000956:	2201      	movs	r2, #1
 8000958:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 800095a:	4b1c      	ldr	r3, [pc, #112]	; (80009cc <status_LED_A+0xd4>)
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <status_LED_A+0xd8>)
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
		break;
 8000966:	e028      	b.n	80009ba <status_LED_A+0xc2>
	case AUTO_GREEN:
		status_RED_A = 0;
 8000968:	4b17      	ldr	r3, [pc, #92]	; (80009c8 <status_LED_A+0xd0>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 1;
 800096e:	4b17      	ldr	r3, [pc, #92]	; (80009cc <status_LED_A+0xd4>)
 8000970:	2201      	movs	r2, #1
 8000972:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 8000974:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <status_LED_A+0xd8>)
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
		break;
 800097a:	e01e      	b.n	80009ba <status_LED_A+0xc2>
	case MAN_GREEN:
		status_RED_A = 0;
 800097c:	4b12      	ldr	r3, [pc, #72]	; (80009c8 <status_LED_A+0xd0>)
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 1;
 8000982:	4b12      	ldr	r3, [pc, #72]	; (80009cc <status_LED_A+0xd4>)
 8000984:	2201      	movs	r2, #1
 8000986:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 8000988:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <status_LED_A+0xd8>)
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
		break;
 800098e:	e014      	b.n	80009ba <status_LED_A+0xc2>
	case AUTO_YELLOW:
		status_RED_A = 0;
 8000990:	4b0d      	ldr	r3, [pc, #52]	; (80009c8 <status_LED_A+0xd0>)
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 8000996:	4b0d      	ldr	r3, [pc, #52]	; (80009cc <status_LED_A+0xd4>)
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 1;
 800099c:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <status_LED_A+0xd8>)
 800099e:	2201      	movs	r2, #1
 80009a0:	601a      	str	r2, [r3, #0]
		break;
 80009a2:	e00a      	b.n	80009ba <status_LED_A+0xc2>
	case MAN_YELLOW:
		status_RED_A = 0;
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <status_LED_A+0xd0>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 80009aa:	4b08      	ldr	r3, [pc, #32]	; (80009cc <status_LED_A+0xd4>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 1;
 80009b0:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <status_LED_A+0xd8>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	601a      	str	r2, [r3, #0]
		break;
 80009b6:	e000      	b.n	80009ba <status_LED_A+0xc2>
	default:
		break;
 80009b8:	bf00      	nop
	}
}
 80009ba:	bf00      	nop
 80009bc:	46bd      	mov	sp, r7
 80009be:	bc80      	pop	{r7}
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	2000008c 	.word	0x2000008c
 80009c8:	20000064 	.word	0x20000064
 80009cc:	200000c0 	.word	0x200000c0
 80009d0:	200000c4 	.word	0x200000c4

080009d4 <status_LED_B>:

void status_LED_B(){
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
	switch (status_B) {
 80009d8:	4b31      	ldr	r3, [pc, #196]	; (8000aa0 <status_LED_B+0xcc>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	3b0c      	subs	r3, #12
 80009de:	2b0c      	cmp	r3, #12
 80009e0:	d858      	bhi.n	8000a94 <status_LED_B+0xc0>
 80009e2:	a201      	add	r2, pc, #4	; (adr r2, 80009e8 <status_LED_B+0x14>)
 80009e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e8:	08000a1d 	.word	0x08000a1d
 80009ec:	08000a45 	.word	0x08000a45
 80009f0:	08000a31 	.word	0x08000a31
 80009f4:	08000a95 	.word	0x08000a95
 80009f8:	08000a95 	.word	0x08000a95
 80009fc:	08000a95 	.word	0x08000a95
 8000a00:	08000a95 	.word	0x08000a95
 8000a04:	08000a95 	.word	0x08000a95
 8000a08:	08000a95 	.word	0x08000a95
 8000a0c:	08000a95 	.word	0x08000a95
 8000a10:	08000a59 	.word	0x08000a59
 8000a14:	08000a81 	.word	0x08000a81
 8000a18:	08000a6d 	.word	0x08000a6d
	case AUTO_RED:
		status_RED_B = 1;
 8000a1c:	4b21      	ldr	r3, [pc, #132]	; (8000aa4 <status_LED_B+0xd0>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 8000a22:	4b21      	ldr	r3, [pc, #132]	; (8000aa8 <status_LED_B+0xd4>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 8000a28:	4b20      	ldr	r3, [pc, #128]	; (8000aac <status_LED_B+0xd8>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
		break;
 8000a2e:	e032      	b.n	8000a96 <status_LED_B+0xc2>
	case AUTO_GREEN:
		status_RED_B = 0;
 8000a30:	4b1c      	ldr	r3, [pc, #112]	; (8000aa4 <status_LED_B+0xd0>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 1;
 8000a36:	4b1c      	ldr	r3, [pc, #112]	; (8000aa8 <status_LED_B+0xd4>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <status_LED_B+0xd8>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
		break;
 8000a42:	e028      	b.n	8000a96 <status_LED_B+0xc2>
	case AUTO_YELLOW:
		status_RED_B = 0;
 8000a44:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <status_LED_B+0xd0>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 8000a4a:	4b17      	ldr	r3, [pc, #92]	; (8000aa8 <status_LED_B+0xd4>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 1;
 8000a50:	4b16      	ldr	r3, [pc, #88]	; (8000aac <status_LED_B+0xd8>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	601a      	str	r2, [r3, #0]
		break;
 8000a56:	e01e      	b.n	8000a96 <status_LED_B+0xc2>
	case MAN_RED:
		status_RED_B = 1;
 8000a58:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <status_LED_B+0xd0>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 8000a5e:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <status_LED_B+0xd4>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 8000a64:	4b11      	ldr	r3, [pc, #68]	; (8000aac <status_LED_B+0xd8>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
		break;
 8000a6a:	e014      	b.n	8000a96 <status_LED_B+0xc2>
	case MAN_GREEN:
		status_RED_B = 0;
 8000a6c:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <status_LED_B+0xd0>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 1;
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <status_LED_B+0xd4>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 8000a78:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <status_LED_B+0xd8>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]
		break;
 8000a7e:	e00a      	b.n	8000a96 <status_LED_B+0xc2>
	case MAN_YELLOW:
		status_RED_B = 0;
 8000a80:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <status_LED_B+0xd0>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <status_LED_B+0xd4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 1;
 8000a8c:	4b07      	ldr	r3, [pc, #28]	; (8000aac <status_LED_B+0xd8>)
 8000a8e:	2201      	movs	r2, #1
 8000a90:	601a      	str	r2, [r3, #0]
		break;
 8000a92:	e000      	b.n	8000a96 <status_LED_B+0xc2>
	default:
		break;
 8000a94:	bf00      	nop
	}
}
 8000a96:	bf00      	nop
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bc80      	pop	{r7}
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	20000090 	.word	0x20000090
 8000aa4:	200000c8 	.word	0x200000c8
 8000aa8:	20000068 	.word	0x20000068
 8000aac:	200000cc 	.word	0x200000cc

08000ab0 <fsm_7segA>:
int count_RED = 5 ;
int count_GREEN = 3 ;
int count_YELLOW = 2 ;


void fsm_7segA() {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
	switch (fsm_status_A) {
 8000ab4:	4b2c      	ldr	r3, [pc, #176]	; (8000b68 <fsm_7segA+0xb8>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	3b1f      	subs	r3, #31
 8000aba:	2b03      	cmp	r3, #3
 8000abc:	d850      	bhi.n	8000b60 <fsm_7segA+0xb0>
 8000abe:	a201      	add	r2, pc, #4	; (adr r2, 8000ac4 <fsm_7segA+0x14>)
 8000ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac4:	08000ad5 	.word	0x08000ad5
 8000ac8:	08000add 	.word	0x08000add
 8000acc:	08000b35 	.word	0x08000b35
 8000ad0:	08000b09 	.word	0x08000b09
	case FSM:
		fsm_status_A= FSM_RED;
 8000ad4:	4b24      	ldr	r3, [pc, #144]	; (8000b68 <fsm_7segA+0xb8>)
 8000ad6:	2220      	movs	r2, #32
 8000ad8:	601a      	str	r2, [r3, #0]
		break;
 8000ada:	e042      	b.n	8000b62 <fsm_7segA+0xb2>
	case FSM_RED:
		if (countDownA <= 0) {
 8000adc:	4b23      	ldr	r3, [pc, #140]	; (8000b6c <fsm_7segA+0xbc>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	dc06      	bgt.n	8000af2 <fsm_7segA+0x42>
			countDownA = count_GREEN;
 8000ae4:	4b22      	ldr	r3, [pc, #136]	; (8000b70 <fsm_7segA+0xc0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a20      	ldr	r2, [pc, #128]	; (8000b6c <fsm_7segA+0xbc>)
 8000aea:	6013      	str	r3, [r2, #0]
			fsm_status_A= FSM_GREEN;
 8000aec:	4b1e      	ldr	r3, [pc, #120]	; (8000b68 <fsm_7segA+0xb8>)
 8000aee:	2222      	movs	r2, #34	; 0x22
 8000af0:	601a      	str	r2, [r3, #0]
		}
			update_indexA(countDownA);
 8000af2:	4b1e      	ldr	r3, [pc, #120]	; (8000b6c <fsm_7segA+0xbc>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fda4 	bl	8000644 <update_indexA>
			countDownA--;
 8000afc:	4b1b      	ldr	r3, [pc, #108]	; (8000b6c <fsm_7segA+0xbc>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	3b01      	subs	r3, #1
 8000b02:	4a1a      	ldr	r2, [pc, #104]	; (8000b6c <fsm_7segA+0xbc>)
 8000b04:	6013      	str	r3, [r2, #0]
		break;
 8000b06:	e02c      	b.n	8000b62 <fsm_7segA+0xb2>
	case FSM_GREEN:
		if (countDownA <= 0) {
 8000b08:	4b18      	ldr	r3, [pc, #96]	; (8000b6c <fsm_7segA+0xbc>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	dc06      	bgt.n	8000b1e <fsm_7segA+0x6e>
			countDownA = count_YELLOW;
 8000b10:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <fsm_7segA+0xc4>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a15      	ldr	r2, [pc, #84]	; (8000b6c <fsm_7segA+0xbc>)
 8000b16:	6013      	str	r3, [r2, #0]
			fsm_status_A= FSM_YELLOW;
 8000b18:	4b13      	ldr	r3, [pc, #76]	; (8000b68 <fsm_7segA+0xb8>)
 8000b1a:	2221      	movs	r2, #33	; 0x21
 8000b1c:	601a      	str	r2, [r3, #0]
		}
			update_indexA(countDownA);
 8000b1e:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <fsm_7segA+0xbc>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4618      	mov	r0, r3
 8000b24:	f7ff fd8e 	bl	8000644 <update_indexA>
			countDownA--;
 8000b28:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <fsm_7segA+0xbc>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	3b01      	subs	r3, #1
 8000b2e:	4a0f      	ldr	r2, [pc, #60]	; (8000b6c <fsm_7segA+0xbc>)
 8000b30:	6013      	str	r3, [r2, #0]
		break;
 8000b32:	e016      	b.n	8000b62 <fsm_7segA+0xb2>
	case FSM_YELLOW:
		if (countDownA <= 0) {
 8000b34:	4b0d      	ldr	r3, [pc, #52]	; (8000b6c <fsm_7segA+0xbc>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	dc06      	bgt.n	8000b4a <fsm_7segA+0x9a>
			fsm_status_A= FSM_RED;
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <fsm_7segA+0xb8>)
 8000b3e:	2220      	movs	r2, #32
 8000b40:	601a      	str	r2, [r3, #0]
			countDownA = count_RED;
 8000b42:	4b0d      	ldr	r3, [pc, #52]	; (8000b78 <fsm_7segA+0xc8>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a09      	ldr	r2, [pc, #36]	; (8000b6c <fsm_7segA+0xbc>)
 8000b48:	6013      	str	r3, [r2, #0]
		}
			update_indexA(countDownA);
 8000b4a:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <fsm_7segA+0xbc>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fd78 	bl	8000644 <update_indexA>
			countDownA--;
 8000b54:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <fsm_7segA+0xbc>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	3b01      	subs	r3, #1
 8000b5a:	4a04      	ldr	r2, [pc, #16]	; (8000b6c <fsm_7segA+0xbc>)
 8000b5c:	6013      	str	r3, [r2, #0]
		break;
 8000b5e:	e000      	b.n	8000b62 <fsm_7segA+0xb2>

	default:
		break;
 8000b60:	bf00      	nop
	}

}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000084 	.word	0x20000084
 8000b6c:	20000114 	.word	0x20000114
 8000b70:	20000070 	.word	0x20000070
 8000b74:	20000074 	.word	0x20000074
 8000b78:	2000006c 	.word	0x2000006c

08000b7c <fsm_7segB>:

void fsm_7segB() {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	switch (fsm_status_B) {
 8000b80:	4b2c      	ldr	r3, [pc, #176]	; (8000c34 <fsm_7segB+0xb8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	3b1f      	subs	r3, #31
 8000b86:	2b03      	cmp	r3, #3
 8000b88:	d850      	bhi.n	8000c2c <fsm_7segB+0xb0>
 8000b8a:	a201      	add	r2, pc, #4	; (adr r2, 8000b90 <fsm_7segB+0x14>)
 8000b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b90:	08000ba1 	.word	0x08000ba1
 8000b94:	08000c01 	.word	0x08000c01
 8000b98:	08000bd5 	.word	0x08000bd5
 8000b9c:	08000ba9 	.word	0x08000ba9
	case FSM:
	fsm_status_B= FSM_GREEN;
 8000ba0:	4b24      	ldr	r3, [pc, #144]	; (8000c34 <fsm_7segB+0xb8>)
 8000ba2:	2222      	movs	r2, #34	; 0x22
 8000ba4:	601a      	str	r2, [r3, #0]
		break;
 8000ba6:	e042      	b.n	8000c2e <fsm_7segB+0xb2>
	case FSM_GREEN:
		if(countDownB <=0){
 8000ba8:	4b23      	ldr	r3, [pc, #140]	; (8000c38 <fsm_7segB+0xbc>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	dc06      	bgt.n	8000bbe <fsm_7segB+0x42>
			countDownB = count_YELLOW;
 8000bb0:	4b22      	ldr	r3, [pc, #136]	; (8000c3c <fsm_7segB+0xc0>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a20      	ldr	r2, [pc, #128]	; (8000c38 <fsm_7segB+0xbc>)
 8000bb6:	6013      	str	r3, [r2, #0]
			fsm_status_B= FSM_YELLOW;
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	; (8000c34 <fsm_7segB+0xb8>)
 8000bba:	2221      	movs	r2, #33	; 0x21
 8000bbc:	601a      	str	r2, [r3, #0]
		}
			update_indexB(countDownB);
 8000bbe:	4b1e      	ldr	r3, [pc, #120]	; (8000c38 <fsm_7segB+0xbc>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f7ff fd6c 	bl	80006a0 <update_indexB>
			countDownB--;
 8000bc8:	4b1b      	ldr	r3, [pc, #108]	; (8000c38 <fsm_7segB+0xbc>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	3b01      	subs	r3, #1
 8000bce:	4a1a      	ldr	r2, [pc, #104]	; (8000c38 <fsm_7segB+0xbc>)
 8000bd0:	6013      	str	r3, [r2, #0]

		break;
 8000bd2:	e02c      	b.n	8000c2e <fsm_7segB+0xb2>
	case FSM_YELLOW:
		if (countDownB <= 0) {
 8000bd4:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <fsm_7segB+0xbc>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	dc06      	bgt.n	8000bea <fsm_7segB+0x6e>
			countDownB = count_RED;
 8000bdc:	4b18      	ldr	r3, [pc, #96]	; (8000c40 <fsm_7segB+0xc4>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a15      	ldr	r2, [pc, #84]	; (8000c38 <fsm_7segB+0xbc>)
 8000be2:	6013      	str	r3, [r2, #0]
			fsm_status_B= FSM_RED;
 8000be4:	4b13      	ldr	r3, [pc, #76]	; (8000c34 <fsm_7segB+0xb8>)
 8000be6:	2220      	movs	r2, #32
 8000be8:	601a      	str	r2, [r3, #0]
		}
			update_indexB(countDownB);
 8000bea:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <fsm_7segB+0xbc>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fd56 	bl	80006a0 <update_indexB>
			countDownB--;
 8000bf4:	4b10      	ldr	r3, [pc, #64]	; (8000c38 <fsm_7segB+0xbc>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	4a0f      	ldr	r2, [pc, #60]	; (8000c38 <fsm_7segB+0xbc>)
 8000bfc:	6013      	str	r3, [r2, #0]


		break;
 8000bfe:	e016      	b.n	8000c2e <fsm_7segB+0xb2>
	case FSM_RED:
		if (countDownB <= 0) {
 8000c00:	4b0d      	ldr	r3, [pc, #52]	; (8000c38 <fsm_7segB+0xbc>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	dc06      	bgt.n	8000c16 <fsm_7segB+0x9a>
			countDownB = count_GREEN;
 8000c08:	4b0e      	ldr	r3, [pc, #56]	; (8000c44 <fsm_7segB+0xc8>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <fsm_7segB+0xbc>)
 8000c0e:	6013      	str	r3, [r2, #0]
			fsm_status_B= FSM_GREEN;
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <fsm_7segB+0xb8>)
 8000c12:	2222      	movs	r2, #34	; 0x22
 8000c14:	601a      	str	r2, [r3, #0]
		}
			update_indexB(countDownB);
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <fsm_7segB+0xbc>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fd40 	bl	80006a0 <update_indexB>
			countDownB--;
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <fsm_7segB+0xbc>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	3b01      	subs	r3, #1
 8000c26:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <fsm_7segB+0xbc>)
 8000c28:	6013      	str	r3, [r2, #0]
		break;
 8000c2a:	e000      	b.n	8000c2e <fsm_7segB+0xb2>
	default:
		break;
 8000c2c:	bf00      	nop
	}
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000088 	.word	0x20000088
 8000c38:	20000118 	.word	0x20000118
 8000c3c:	20000074 	.word	0x20000074
 8000c40:	2000006c 	.word	0x2000006c
 8000c44:	20000070 	.word	0x20000070

08000c48 <fsm_7seg_run>:

void fsm_7seg_run() {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	fsm_7segA();
 8000c4c:	f7ff ff30 	bl	8000ab0 <fsm_7segA>
	fsm_7segB();
 8000c50:	f7ff ff94 	bl	8000b7c <fsm_7segB>
}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <fsm_automatic_run_A>:
int RED_Timer = 5000;
int YELLOW_Timer = 2000;
int GREEN_Timer = 3000;


void fsm_automatic_run_A(){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
	status_LED_A();
 8000c5c:	f7ff fe4c 	bl	80008f8 <status_LED_A>
	switch (status_A) {
 8000c60:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <fsm_automatic_run_A+0xb0>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	3b0b      	subs	r3, #11
 8000c66:	2b03      	cmp	r3, #3
 8000c68:	d844      	bhi.n	8000cf4 <fsm_automatic_run_A+0x9c>
 8000c6a:	a201      	add	r2, pc, #4	; (adr r2, 8000c70 <fsm_automatic_run_A+0x18>)
 8000c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c70:	08000c81 	.word	0x08000c81
 8000c74:	08000c95 	.word	0x08000c95
 8000c78:	08000cd5 	.word	0x08000cd5
 8000c7c:	08000cb5 	.word	0x08000cb5
		case INIT:
			status_A = AUTO_RED;
 8000c80:	4b21      	ldr	r3, [pc, #132]	; (8000d08 <fsm_automatic_run_A+0xb0>)
 8000c82:	220c      	movs	r2, #12
 8000c84:	601a      	str	r2, [r3, #0]
			setTimer(1, RED_Timer);
 8000c86:	4b21      	ldr	r3, [pc, #132]	; (8000d0c <fsm_automatic_run_A+0xb4>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	f000 fceb 	bl	8001668 <setTimer>
			break;
 8000c92:	e036      	b.n	8000d02 <fsm_automatic_run_A+0xaa>
		case AUTO_RED:
			displayTraffic();
 8000c94:	f7ff fda2 	bl	80007dc <displayTraffic>
			if (timer_flag[1] == 1) {
 8000c98:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <fsm_automatic_run_A+0xb8>)
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d12b      	bne.n	8000cf8 <fsm_automatic_run_A+0xa0>
				status_A = AUTO_GREEN;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <fsm_automatic_run_A+0xb0>)
 8000ca2:	220e      	movs	r2, #14
 8000ca4:	601a      	str	r2, [r3, #0]
				setTimer(1, GREEN_Timer);
 8000ca6:	4b1b      	ldr	r3, [pc, #108]	; (8000d14 <fsm_automatic_run_A+0xbc>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4619      	mov	r1, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	f000 fcdb 	bl	8001668 <setTimer>
			}
			break;
 8000cb2:	e021      	b.n	8000cf8 <fsm_automatic_run_A+0xa0>
		case AUTO_GREEN:
			displayTraffic();
 8000cb4:	f7ff fd92 	bl	80007dc <displayTraffic>
			if (timer_flag[1] == 1) {
 8000cb8:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <fsm_automatic_run_A+0xb8>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d11d      	bne.n	8000cfc <fsm_automatic_run_A+0xa4>
				status_A = AUTO_YELLOW;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	; (8000d08 <fsm_automatic_run_A+0xb0>)
 8000cc2:	220d      	movs	r2, #13
 8000cc4:	601a      	str	r2, [r3, #0]
				setTimer(1, YELLOW_Timer);
 8000cc6:	4b14      	ldr	r3, [pc, #80]	; (8000d18 <fsm_automatic_run_A+0xc0>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4619      	mov	r1, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f000 fccb 	bl	8001668 <setTimer>
			}

			break;
 8000cd2:	e013      	b.n	8000cfc <fsm_automatic_run_A+0xa4>
		case AUTO_YELLOW:
			displayTraffic();
 8000cd4:	f7ff fd82 	bl	80007dc <displayTraffic>
			if (timer_flag[1] == 1) {
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	; (8000d10 <fsm_automatic_run_A+0xb8>)
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d10f      	bne.n	8000d00 <fsm_automatic_run_A+0xa8>
				status_A = AUTO_RED;
 8000ce0:	4b09      	ldr	r3, [pc, #36]	; (8000d08 <fsm_automatic_run_A+0xb0>)
 8000ce2:	220c      	movs	r2, #12
 8000ce4:	601a      	str	r2, [r3, #0]
				setTimer(1, RED_Timer);
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <fsm_automatic_run_A+0xb4>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4619      	mov	r1, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	f000 fcbb 	bl	8001668 <setTimer>
			}
			break;
 8000cf2:	e005      	b.n	8000d00 <fsm_automatic_run_A+0xa8>
		default:
			break;
 8000cf4:	bf00      	nop
 8000cf6:	e004      	b.n	8000d02 <fsm_automatic_run_A+0xaa>
			break;
 8000cf8:	bf00      	nop
 8000cfa:	e002      	b.n	8000d02 <fsm_automatic_run_A+0xaa>
			break;
 8000cfc:	bf00      	nop
 8000cfe:	e000      	b.n	8000d02 <fsm_automatic_run_A+0xaa>
			break;
 8000d00:	bf00      	nop
		}
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	2000008c 	.word	0x2000008c
 8000d0c:	20000078 	.word	0x20000078
 8000d10:	200004ac 	.word	0x200004ac
 8000d14:	20000080 	.word	0x20000080
 8000d18:	2000007c 	.word	0x2000007c

08000d1c <fsm_automatic_run_B>:

void fsm_automatic_run_B(){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	status_LED_B();
 8000d20:	f7ff fe58 	bl	80009d4 <status_LED_B>
	switch (status_B) {
 8000d24:	4b29      	ldr	r3, [pc, #164]	; (8000dcc <fsm_automatic_run_B+0xb0>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	3b0b      	subs	r3, #11
 8000d2a:	2b03      	cmp	r3, #3
 8000d2c:	d844      	bhi.n	8000db8 <fsm_automatic_run_B+0x9c>
 8000d2e:	a201      	add	r2, pc, #4	; (adr r2, 8000d34 <fsm_automatic_run_B+0x18>)
 8000d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d34:	08000d45 	.word	0x08000d45
 8000d38:	08000d99 	.word	0x08000d99
 8000d3c:	08000d79 	.word	0x08000d79
 8000d40:	08000d59 	.word	0x08000d59
		case INIT:
			status_B = AUTO_GREEN;
 8000d44:	4b21      	ldr	r3, [pc, #132]	; (8000dcc <fsm_automatic_run_B+0xb0>)
 8000d46:	220e      	movs	r2, #14
 8000d48:	601a      	str	r2, [r3, #0]
			setTimer(2, GREEN_Timer);
 8000d4a:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <fsm_automatic_run_B+0xb4>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4619      	mov	r1, r3
 8000d50:	2002      	movs	r0, #2
 8000d52:	f000 fc89 	bl	8001668 <setTimer>
			break;
 8000d56:	e036      	b.n	8000dc6 <fsm_automatic_run_B+0xaa>
		case AUTO_GREEN:
			displayTraffic();
 8000d58:	f7ff fd40 	bl	80007dc <displayTraffic>

			if (timer_flag[2] == 1) {
 8000d5c:	4b1d      	ldr	r3, [pc, #116]	; (8000dd4 <fsm_automatic_run_B+0xb8>)
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d12b      	bne.n	8000dbc <fsm_automatic_run_B+0xa0>
				status_B = AUTO_YELLOW;
 8000d64:	4b19      	ldr	r3, [pc, #100]	; (8000dcc <fsm_automatic_run_B+0xb0>)
 8000d66:	220d      	movs	r2, #13
 8000d68:	601a      	str	r2, [r3, #0]
				setTimer(2, YELLOW_Timer);
 8000d6a:	4b1b      	ldr	r3, [pc, #108]	; (8000dd8 <fsm_automatic_run_B+0xbc>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4619      	mov	r1, r3
 8000d70:	2002      	movs	r0, #2
 8000d72:	f000 fc79 	bl	8001668 <setTimer>
			}

			break;
 8000d76:	e021      	b.n	8000dbc <fsm_automatic_run_B+0xa0>
		case AUTO_YELLOW:
			displayTraffic();
 8000d78:	f7ff fd30 	bl	80007dc <displayTraffic>
			if (timer_flag[2] == 1) {
 8000d7c:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <fsm_automatic_run_B+0xb8>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d11d      	bne.n	8000dc0 <fsm_automatic_run_B+0xa4>
				status_B = AUTO_RED;
 8000d84:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <fsm_automatic_run_B+0xb0>)
 8000d86:	220c      	movs	r2, #12
 8000d88:	601a      	str	r2, [r3, #0]
				setTimer(2, RED_Timer);
 8000d8a:	4b14      	ldr	r3, [pc, #80]	; (8000ddc <fsm_automatic_run_B+0xc0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	2002      	movs	r0, #2
 8000d92:	f000 fc69 	bl	8001668 <setTimer>
			}

			break;
 8000d96:	e013      	b.n	8000dc0 <fsm_automatic_run_B+0xa4>
		case AUTO_RED:
			displayTraffic();
 8000d98:	f7ff fd20 	bl	80007dc <displayTraffic>
			if (timer_flag[2] == 1) {
 8000d9c:	4b0d      	ldr	r3, [pc, #52]	; (8000dd4 <fsm_automatic_run_B+0xb8>)
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d10f      	bne.n	8000dc4 <fsm_automatic_run_B+0xa8>
				status_B = AUTO_GREEN;
 8000da4:	4b09      	ldr	r3, [pc, #36]	; (8000dcc <fsm_automatic_run_B+0xb0>)
 8000da6:	220e      	movs	r2, #14
 8000da8:	601a      	str	r2, [r3, #0]
				setTimer(2, GREEN_Timer);
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <fsm_automatic_run_B+0xb4>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4619      	mov	r1, r3
 8000db0:	2002      	movs	r0, #2
 8000db2:	f000 fc59 	bl	8001668 <setTimer>
			}

			break;
 8000db6:	e005      	b.n	8000dc4 <fsm_automatic_run_B+0xa8>
		default:
			break;
 8000db8:	bf00      	nop
 8000dba:	e004      	b.n	8000dc6 <fsm_automatic_run_B+0xaa>
			break;
 8000dbc:	bf00      	nop
 8000dbe:	e002      	b.n	8000dc6 <fsm_automatic_run_B+0xaa>
			break;
 8000dc0:	bf00      	nop
 8000dc2:	e000      	b.n	8000dc6 <fsm_automatic_run_B+0xaa>
			break;
 8000dc4:	bf00      	nop
		}
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000090 	.word	0x20000090
 8000dd0:	20000080 	.word	0x20000080
 8000dd4:	200004ac 	.word	0x200004ac
 8000dd8:	2000007c 	.word	0x2000007c
 8000ddc:	20000078 	.word	0x20000078

08000de0 <fsm_automatic_run>:

void fsm_automatic_run() {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
	fsm_automatic_run_A();
 8000de4:	f7ff ff38 	bl	8000c58 <fsm_automatic_run_A>
	fsm_automatic_run_B();
 8000de8:	f7ff ff98 	bl	8000d1c <fsm_automatic_run_B>
}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <fsm_manual_run_A>:


#include "fsm_manual.h"


void fsm_manual_run_A() {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
	status_LED_A();
 8000df4:	f7ff fd80 	bl	80008f8 <status_LED_A>
	switch (status_A) {
 8000df8:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <fsm_manual_run_A+0x40>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b18      	cmp	r3, #24
 8000dfe:	d00e      	beq.n	8000e1e <fsm_manual_run_A+0x2e>
 8000e00:	2b18      	cmp	r3, #24
 8000e02:	dc12      	bgt.n	8000e2a <fsm_manual_run_A+0x3a>
 8000e04:	2b16      	cmp	r3, #22
 8000e06:	d002      	beq.n	8000e0e <fsm_manual_run_A+0x1e>
 8000e08:	2b17      	cmp	r3, #23
 8000e0a:	d00b      	beq.n	8000e24 <fsm_manual_run_A+0x34>
		break;
	case MAN_YELLOW:
		displayTraffic();
		break;
	default:
		break;
 8000e0c:	e00d      	b.n	8000e2a <fsm_manual_run_A+0x3a>
		displayTraffic();
 8000e0e:	f7ff fce5 	bl	80007dc <displayTraffic>
		update_indexA(count_RED);
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <fsm_manual_run_A+0x44>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff fc14 	bl	8000644 <update_indexA>
		break;
 8000e1c:	e006      	b.n	8000e2c <fsm_manual_run_A+0x3c>
		displayTraffic();
 8000e1e:	f7ff fcdd 	bl	80007dc <displayTraffic>
		break;
 8000e22:	e003      	b.n	8000e2c <fsm_manual_run_A+0x3c>
		displayTraffic();
 8000e24:	f7ff fcda 	bl	80007dc <displayTraffic>
		break;
 8000e28:	e000      	b.n	8000e2c <fsm_manual_run_A+0x3c>
		break;
 8000e2a:	bf00      	nop
	}
}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	2000008c 	.word	0x2000008c
 8000e34:	2000006c 	.word	0x2000006c

08000e38 <fsm_manual_run_B>:
void fsm_manual_run_B() {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	status_LED_B();
 8000e3c:	f7ff fdca 	bl	80009d4 <status_LED_B>
	switch (status_B) {
 8000e40:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <fsm_manual_run_B+0x48>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b18      	cmp	r3, #24
 8000e46:	d00c      	beq.n	8000e62 <fsm_manual_run_B+0x2a>
 8000e48:	2b18      	cmp	r3, #24
 8000e4a:	dc16      	bgt.n	8000e7a <fsm_manual_run_B+0x42>
 8000e4c:	2b16      	cmp	r3, #22
 8000e4e:	d002      	beq.n	8000e56 <fsm_manual_run_B+0x1e>
 8000e50:	2b17      	cmp	r3, #23
 8000e52:	d00c      	beq.n	8000e6e <fsm_manual_run_B+0x36>
	case MAN_YELLOW:
		displayTraffic();
		update_indexB(MODE3);
		break;
	default:
		break;
 8000e54:	e011      	b.n	8000e7a <fsm_manual_run_B+0x42>
		displayTraffic();
 8000e56:	f7ff fcc1 	bl	80007dc <displayTraffic>
		update_indexB(MODE2);
 8000e5a:	2002      	movs	r0, #2
 8000e5c:	f7ff fc20 	bl	80006a0 <update_indexB>
		break;
 8000e60:	e00c      	b.n	8000e7c <fsm_manual_run_B+0x44>
		displayTraffic();
 8000e62:	f7ff fcbb 	bl	80007dc <displayTraffic>
		update_indexB(MODE4);
 8000e66:	2004      	movs	r0, #4
 8000e68:	f7ff fc1a 	bl	80006a0 <update_indexB>
		break;
 8000e6c:	e006      	b.n	8000e7c <fsm_manual_run_B+0x44>
		displayTraffic();
 8000e6e:	f7ff fcb5 	bl	80007dc <displayTraffic>
		update_indexB(MODE3);
 8000e72:	2003      	movs	r0, #3
 8000e74:	f7ff fc14 	bl	80006a0 <update_indexB>
		break;
 8000e78:	e000      	b.n	8000e7c <fsm_manual_run_B+0x44>
		break;
 8000e7a:	bf00      	nop
	}
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000090 	.word	0x20000090

08000e84 <fsm_manual_run>:

void fsm_manual_run() {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
fsm_manual_run_A();
 8000e88:	f7ff ffb2 	bl	8000df0 <fsm_manual_run_A>
fsm_manual_run_B();
 8000e8c:	f7ff ffd4 	bl	8000e38 <fsm_manual_run_B>
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <countPressButton1>:

#include "fsm_setting.h"

int countTemp = 0 ;

void countPressButton1(){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	if(IsButtonPress(0) == 1){
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f7ff f957 	bl	800014c <IsButtonPress>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d104      	bne.n	8000eae <countPressButton1+0x1a>
		status_mode++;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <countPressButton1+0x2c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <countPressButton1+0x2c>)
 8000eac:	6013      	str	r3, [r2, #0]
	}
	if(status_mode == MODE4 + 1){
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <countPressButton1+0x2c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2b05      	cmp	r3, #5
 8000eb4:	d102      	bne.n	8000ebc <countPressButton1+0x28>
		status_mode = MODE0;
 8000eb6:	4b02      	ldr	r3, [pc, #8]	; (8000ec0 <countPressButton1+0x2c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
	}
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	200000d4 	.word	0x200000d4

08000ec4 <fsm_mode>:

void fsm_mode(){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
	countPressButton1();
 8000ec8:	f7ff ffe4 	bl	8000e94 <countPressButton1>
	switch(status_mode){
 8000ecc:	4b6e      	ldr	r3, [pc, #440]	; (8001088 <fsm_mode+0x1c4>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b04      	cmp	r3, #4
 8000ed2:	f200 80cd 	bhi.w	8001070 <fsm_mode+0x1ac>
 8000ed6:	a201      	add	r2, pc, #4	; (adr r2, 8000edc <fsm_mode+0x18>)
 8000ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000edc:	08000ef1 	.word	0x08000ef1
 8000ee0:	08000f15 	.word	0x08000f15
 8000ee4:	08000f2b 	.word	0x08000f2b
 8000ee8:	08000f99 	.word	0x08000f99
 8000eec:	08001005 	.word	0x08001005
	case MODE0:
		status_mode = MODE1;
 8000ef0:	4b65      	ldr	r3, [pc, #404]	; (8001088 <fsm_mode+0x1c4>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	601a      	str	r2, [r3, #0]
		status_A = INIT;
 8000ef6:	4b65      	ldr	r3, [pc, #404]	; (800108c <fsm_mode+0x1c8>)
 8000ef8:	220b      	movs	r2, #11
 8000efa:	601a      	str	r2, [r3, #0]
		status_B = INIT;
 8000efc:	4b64      	ldr	r3, [pc, #400]	; (8001090 <fsm_mode+0x1cc>)
 8000efe:	220b      	movs	r2, #11
 8000f00:	601a      	str	r2, [r3, #0]
		countDownA=count_RED;
 8000f02:	4b64      	ldr	r3, [pc, #400]	; (8001094 <fsm_mode+0x1d0>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a64      	ldr	r2, [pc, #400]	; (8001098 <fsm_mode+0x1d4>)
 8000f08:	6013      	str	r3, [r2, #0]
		countDownB=count_GREEN;
 8000f0a:	4b64      	ldr	r3, [pc, #400]	; (800109c <fsm_mode+0x1d8>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a64      	ldr	r2, [pc, #400]	; (80010a0 <fsm_mode+0x1dc>)
 8000f10:	6013      	str	r3, [r2, #0]
		break;
 8000f12:	e0b6      	b.n	8001082 <fsm_mode+0x1be>
	case MODE1:
		if(IsButtonPress(0) == 1){
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff f919 	bl	800014c <IsButtonPress>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	f040 80a9 	bne.w	8001074 <fsm_mode+0x1b0>
			status_mode = MODE2;
 8000f22:	4b59      	ldr	r3, [pc, #356]	; (8001088 <fsm_mode+0x1c4>)
 8000f24:	2202      	movs	r2, #2
 8000f26:	601a      	str	r2, [r3, #0]
		}
		break;
 8000f28:	e0a4      	b.n	8001074 <fsm_mode+0x1b0>
	case MODE2:
		status_A = MAN_RED;
 8000f2a:	4b58      	ldr	r3, [pc, #352]	; (800108c <fsm_mode+0x1c8>)
 8000f2c:	2216      	movs	r2, #22
 8000f2e:	601a      	str	r2, [r3, #0]
		status_B = MAN_RED;
 8000f30:	4b57      	ldr	r3, [pc, #348]	; (8001090 <fsm_mode+0x1cc>)
 8000f32:	2216      	movs	r2, #22
 8000f34:	601a      	str	r2, [r3, #0]
		if(IsButtonPress(0) == 1){
 8000f36:	2000      	movs	r0, #0
 8000f38:	f7ff f908 	bl	800014c <IsButtonPress>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d102      	bne.n	8000f48 <fsm_mode+0x84>
			status_mode = MODE3;
 8000f42:	4b51      	ldr	r3, [pc, #324]	; (8001088 <fsm_mode+0x1c4>)
 8000f44:	2203      	movs	r2, #3
 8000f46:	601a      	str	r2, [r3, #0]
		}
		if(IsButtonPress(1) == 1){
 8000f48:	2001      	movs	r0, #1
 8000f4a:	f7ff f8ff 	bl	800014c <IsButtonPress>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d104      	bne.n	8000f5e <fsm_mode+0x9a>
			// add value
			countTemp+=2;
 8000f54:	4b53      	ldr	r3, [pc, #332]	; (80010a4 <fsm_mode+0x1e0>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	3302      	adds	r3, #2
 8000f5a:	4a52      	ldr	r2, [pc, #328]	; (80010a4 <fsm_mode+0x1e0>)
 8000f5c:	6013      	str	r3, [r2, #0]
		}
		if(IsButtonPress(2) == 1){
 8000f5e:	2002      	movs	r0, #2
 8000f60:	f7ff f8f4 	bl	800014c <IsButtonPress>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	f040 8086 	bne.w	8001078 <fsm_mode+0x1b4>
			//set value
			RED_Timer = RED_Timer + countTemp*1000;
 8000f6c:	4b4d      	ldr	r3, [pc, #308]	; (80010a4 <fsm_mode+0x1e0>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f74:	fb02 f203 	mul.w	r2, r2, r3
 8000f78:	4b4b      	ldr	r3, [pc, #300]	; (80010a8 <fsm_mode+0x1e4>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4a4a      	ldr	r2, [pc, #296]	; (80010a8 <fsm_mode+0x1e4>)
 8000f80:	6013      	str	r3, [r2, #0]
			count_RED += countTemp;
 8000f82:	4b44      	ldr	r3, [pc, #272]	; (8001094 <fsm_mode+0x1d0>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	4b47      	ldr	r3, [pc, #284]	; (80010a4 <fsm_mode+0x1e0>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	4a41      	ldr	r2, [pc, #260]	; (8001094 <fsm_mode+0x1d0>)
 8000f8e:	6013      	str	r3, [r2, #0]
			countTemp=0;
 8000f90:	4b44      	ldr	r3, [pc, #272]	; (80010a4 <fsm_mode+0x1e0>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
		}
		break;
 8000f96:	e06f      	b.n	8001078 <fsm_mode+0x1b4>
	case MODE3:
		status_A = MAN_YELLOW;
 8000f98:	4b3c      	ldr	r3, [pc, #240]	; (800108c <fsm_mode+0x1c8>)
 8000f9a:	2217      	movs	r2, #23
 8000f9c:	601a      	str	r2, [r3, #0]
		status_B = MAN_YELLOW;
 8000f9e:	4b3c      	ldr	r3, [pc, #240]	; (8001090 <fsm_mode+0x1cc>)
 8000fa0:	2217      	movs	r2, #23
 8000fa2:	601a      	str	r2, [r3, #0]
		if(IsButtonPress(0) == 1){
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f7ff f8d1 	bl	800014c <IsButtonPress>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d102      	bne.n	8000fb6 <fsm_mode+0xf2>
			status_mode = MODE4;
 8000fb0:	4b35      	ldr	r3, [pc, #212]	; (8001088 <fsm_mode+0x1c4>)
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	601a      	str	r2, [r3, #0]
		}
		if(IsButtonPress(1) == 1){
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f7ff f8c8 	bl	800014c <IsButtonPress>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d104      	bne.n	8000fcc <fsm_mode+0x108>
			// add value
			countTemp+=2;
 8000fc2:	4b38      	ldr	r3, [pc, #224]	; (80010a4 <fsm_mode+0x1e0>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	4a36      	ldr	r2, [pc, #216]	; (80010a4 <fsm_mode+0x1e0>)
 8000fca:	6013      	str	r3, [r2, #0]
		}
		if(IsButtonPress(2) == 1){
 8000fcc:	2002      	movs	r0, #2
 8000fce:	f7ff f8bd 	bl	800014c <IsButtonPress>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d151      	bne.n	800107c <fsm_mode+0x1b8>
			//set value
			YELLOW_Timer = YELLOW_Timer + countTemp*1000;
 8000fd8:	4b32      	ldr	r3, [pc, #200]	; (80010a4 <fsm_mode+0x1e0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fe0:	fb02 f203 	mul.w	r2, r2, r3
 8000fe4:	4b31      	ldr	r3, [pc, #196]	; (80010ac <fsm_mode+0x1e8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4413      	add	r3, r2
 8000fea:	4a30      	ldr	r2, [pc, #192]	; (80010ac <fsm_mode+0x1e8>)
 8000fec:	6013      	str	r3, [r2, #0]
			count_YELLOW += countTemp;
 8000fee:	4b30      	ldr	r3, [pc, #192]	; (80010b0 <fsm_mode+0x1ec>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4b2c      	ldr	r3, [pc, #176]	; (80010a4 <fsm_mode+0x1e0>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4a2d      	ldr	r2, [pc, #180]	; (80010b0 <fsm_mode+0x1ec>)
 8000ffa:	6013      	str	r3, [r2, #0]
			countTemp=0;
 8000ffc:	4b29      	ldr	r3, [pc, #164]	; (80010a4 <fsm_mode+0x1e0>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
		}
		break;
 8001002:	e03b      	b.n	800107c <fsm_mode+0x1b8>
	case MODE4:
		status_A = MAN_GREEN;
 8001004:	4b21      	ldr	r3, [pc, #132]	; (800108c <fsm_mode+0x1c8>)
 8001006:	2218      	movs	r2, #24
 8001008:	601a      	str	r2, [r3, #0]
		status_B = MAN_GREEN;
 800100a:	4b21      	ldr	r3, [pc, #132]	; (8001090 <fsm_mode+0x1cc>)
 800100c:	2218      	movs	r2, #24
 800100e:	601a      	str	r2, [r3, #0]
		if(IsButtonPress(0) == 1){
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff f89b 	bl	800014c <IsButtonPress>
 8001016:	4603      	mov	r3, r0
 8001018:	2b01      	cmp	r3, #1
 800101a:	d102      	bne.n	8001022 <fsm_mode+0x15e>
			status_mode = MODE0;
 800101c:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <fsm_mode+0x1c4>)
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
		}
		if(IsButtonPress(1) == 1){
 8001022:	2001      	movs	r0, #1
 8001024:	f7ff f892 	bl	800014c <IsButtonPress>
 8001028:	4603      	mov	r3, r0
 800102a:	2b01      	cmp	r3, #1
 800102c:	d104      	bne.n	8001038 <fsm_mode+0x174>
			// add value
			countTemp+=2;
 800102e:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <fsm_mode+0x1e0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	3302      	adds	r3, #2
 8001034:	4a1b      	ldr	r2, [pc, #108]	; (80010a4 <fsm_mode+0x1e0>)
 8001036:	6013      	str	r3, [r2, #0]
		}
		if(IsButtonPress(2) == 1){
 8001038:	2002      	movs	r0, #2
 800103a:	f7ff f887 	bl	800014c <IsButtonPress>
 800103e:	4603      	mov	r3, r0
 8001040:	2b01      	cmp	r3, #1
 8001042:	d11d      	bne.n	8001080 <fsm_mode+0x1bc>
			//set value
			GREEN_Timer = GREEN_Timer + countTemp*1000;
 8001044:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <fsm_mode+0x1e0>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800104c:	fb02 f203 	mul.w	r2, r2, r3
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <fsm_mode+0x1f0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4413      	add	r3, r2
 8001056:	4a17      	ldr	r2, [pc, #92]	; (80010b4 <fsm_mode+0x1f0>)
 8001058:	6013      	str	r3, [r2, #0]
			count_GREEN += countTemp;
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <fsm_mode+0x1d8>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <fsm_mode+0x1e0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4413      	add	r3, r2
 8001064:	4a0d      	ldr	r2, [pc, #52]	; (800109c <fsm_mode+0x1d8>)
 8001066:	6013      	str	r3, [r2, #0]
			countTemp=0;
 8001068:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <fsm_mode+0x1e0>)
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
		}
		break;
 800106e:	e007      	b.n	8001080 <fsm_mode+0x1bc>
	default:
		break;
 8001070:	bf00      	nop
 8001072:	e006      	b.n	8001082 <fsm_mode+0x1be>
		break;
 8001074:	bf00      	nop
 8001076:	e004      	b.n	8001082 <fsm_mode+0x1be>
		break;
 8001078:	bf00      	nop
 800107a:	e002      	b.n	8001082 <fsm_mode+0x1be>
		break;
 800107c:	bf00      	nop
 800107e:	e000      	b.n	8001082 <fsm_mode+0x1be>
		break;
 8001080:	bf00      	nop
	}
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	200000d4 	.word	0x200000d4
 800108c:	2000008c 	.word	0x2000008c
 8001090:	20000090 	.word	0x20000090
 8001094:	2000006c 	.word	0x2000006c
 8001098:	20000114 	.word	0x20000114
 800109c:	20000070 	.word	0x20000070
 80010a0:	20000118 	.word	0x20000118
 80010a4:	200000d0 	.word	0x200000d0
 80010a8:	20000078 	.word	0x20000078
 80010ac:	2000007c 	.word	0x2000007c
 80010b0:	20000074 	.word	0x20000074
 80010b4:	20000080 	.word	0x20000080

080010b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010bc:	f000 fbe2 	bl	8001884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c0:	f000 f856 	bl	8001170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c4:	f000 f8dc 	bl	8001280 <MX_GPIO_Init>
  MX_TIM2_Init();
 80010c8:	f000 f88e 	bl	80011e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 80010cc:	481d      	ldr	r0, [pc, #116]	; (8001144 <main+0x8c>)
 80010ce:	f001 fb37 	bl	8002740 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	SCH_Add_Task(timer_red, 0, 1000);
 80010d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010d6:	2100      	movs	r1, #0
 80010d8:	481b      	ldr	r0, [pc, #108]	; (8001148 <main+0x90>)
 80010da:	f000 f95f 	bl	800139c <SCH_Add_Task>
	SCH_Add_Task(getKeyInput, 0, 10);
 80010de:	220a      	movs	r2, #10
 80010e0:	2100      	movs	r1, #0
 80010e2:	481a      	ldr	r0, [pc, #104]	; (800114c <main+0x94>)
 80010e4:	f000 f95a 	bl	800139c <SCH_Add_Task>


	SCH_Add_Task(update_switch, 0, 500);
 80010e8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80010ec:	2100      	movs	r1, #0
 80010ee:	4818      	ldr	r0, [pc, #96]	; (8001150 <main+0x98>)
 80010f0:	f000 f954 	bl	800139c <SCH_Add_Task>

	SCH_Add_Task(timerun, 0, 10);
 80010f4:	220a      	movs	r2, #10
 80010f6:	2100      	movs	r1, #0
 80010f8:	4816      	ldr	r0, [pc, #88]	; (8001154 <main+0x9c>)
 80010fa:	f000 f94f 	bl	800139c <SCH_Add_Task>
	SCH_Add_Task(fsm_7seg_run, 0, 1000);
 80010fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001102:	2100      	movs	r1, #0
 8001104:	4814      	ldr	r0, [pc, #80]	; (8001158 <main+0xa0>)
 8001106:	f000 f949 	bl	800139c <SCH_Add_Task>
	SCH_Add_Task(fsm_automatic_run, 0, 10);
 800110a:	220a      	movs	r2, #10
 800110c:	2100      	movs	r1, #0
 800110e:	4813      	ldr	r0, [pc, #76]	; (800115c <main+0xa4>)
 8001110:	f000 f944 	bl	800139c <SCH_Add_Task>
	SCH_Add_Task(fsm_mode, 0, 10);
 8001114:	220a      	movs	r2, #10
 8001116:	2100      	movs	r1, #0
 8001118:	4811      	ldr	r0, [pc, #68]	; (8001160 <main+0xa8>)
 800111a:	f000 f93f 	bl	800139c <SCH_Add_Task>
	SCH_Add_Task(fsm_manual_run, 0, 10);
 800111e:	220a      	movs	r2, #10
 8001120:	2100      	movs	r1, #0
 8001122:	4810      	ldr	r0, [pc, #64]	; (8001164 <main+0xac>)
 8001124:	f000 f93a 	bl	800139c <SCH_Add_Task>

	SCH_Add_Task(update_7seg_B, 0, 250);
 8001128:	22fa      	movs	r2, #250	; 0xfa
 800112a:	2100      	movs	r1, #0
 800112c:	480e      	ldr	r0, [pc, #56]	; (8001168 <main+0xb0>)
 800112e:	f000 f935 	bl	800139c <SCH_Add_Task>
	SCH_Add_Task(update_7seg_A, 0, 250);
 8001132:	22fa      	movs	r2, #250	; 0xfa
 8001134:	2100      	movs	r1, #0
 8001136:	480d      	ldr	r0, [pc, #52]	; (800116c <main+0xb4>)
 8001138:	f000 f930 	bl	800139c <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SCH_Dispatch_Tasks();
 800113c:	f000 f9ee 	bl	800151c <SCH_Dispatch_Tasks>
 8001140:	e7fc      	b.n	800113c <main+0x84>
 8001142:	bf00      	nop
 8001144:	2000011c 	.word	0x2000011c
 8001148:	08001825 	.word	0x08001825
 800114c:	080001f9 	.word	0x080001f9
 8001150:	08000301 	.word	0x08000301
 8001154:	080016a9 	.word	0x080016a9
 8001158:	08000c49 	.word	0x08000c49
 800115c:	08000de1 	.word	0x08000de1
 8001160:	08000ec5 	.word	0x08000ec5
 8001164:	08000e85 	.word	0x08000e85
 8001168:	0800076d 	.word	0x0800076d
 800116c:	080006fd 	.word	0x080006fd

08001170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b090      	sub	sp, #64	; 0x40
 8001174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001176:	f107 0318 	add.w	r3, r7, #24
 800117a:	2228      	movs	r2, #40	; 0x28
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f001 fe8e 	bl	8002ea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
 8001190:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001192:	2302      	movs	r3, #2
 8001194:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001196:	2301      	movs	r3, #1
 8001198:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800119a:	2310      	movs	r3, #16
 800119c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800119e:	2300      	movs	r3, #0
 80011a0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a2:	f107 0318 	add.w	r3, r7, #24
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 fe9e 	bl	8001ee8 <HAL_RCC_OscConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011b2:	f000 f8ed 	bl	8001390 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b6:	230f      	movs	r3, #15
 80011b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f001 f90a 	bl	80023e8 <HAL_RCC_ClockConfig>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011da:	f000 f8d9 	bl	8001390 <Error_Handler>
  }
}
 80011de:	bf00      	nop
 80011e0:	3740      	adds	r7, #64	; 0x40
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ee:	f107 0308 	add.w	r3, r7, #8
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fc:	463b      	mov	r3, r7
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001204:	4b1d      	ldr	r3, [pc, #116]	; (800127c <MX_TIM2_Init+0x94>)
 8001206:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800120a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <MX_TIM2_Init+0x94>)
 800120e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001212:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <MX_TIM2_Init+0x94>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800121a:	4b18      	ldr	r3, [pc, #96]	; (800127c <MX_TIM2_Init+0x94>)
 800121c:	2209      	movs	r2, #9
 800121e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001220:	4b16      	ldr	r3, [pc, #88]	; (800127c <MX_TIM2_Init+0x94>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001226:	4b15      	ldr	r3, [pc, #84]	; (800127c <MX_TIM2_Init+0x94>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800122c:	4813      	ldr	r0, [pc, #76]	; (800127c <MX_TIM2_Init+0x94>)
 800122e:	f001 fa37 	bl	80026a0 <HAL_TIM_Base_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001238:	f000 f8aa 	bl	8001390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800123c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001240:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001242:	f107 0308 	add.w	r3, r7, #8
 8001246:	4619      	mov	r1, r3
 8001248:	480c      	ldr	r0, [pc, #48]	; (800127c <MX_TIM2_Init+0x94>)
 800124a:	f001 fbb5 	bl	80029b8 <HAL_TIM_ConfigClockSource>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001254:	f000 f89c 	bl	8001390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001258:	2300      	movs	r3, #0
 800125a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001260:	463b      	mov	r3, r7
 8001262:	4619      	mov	r1, r3
 8001264:	4805      	ldr	r0, [pc, #20]	; (800127c <MX_TIM2_Init+0x94>)
 8001266:	f001 fd8d 	bl	8002d84 <HAL_TIMEx_MasterConfigSynchronization>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001270:	f000 f88e 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	3718      	adds	r7, #24
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	2000011c 	.word	0x2000011c

08001280 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001286:	f107 0310 	add.w	r3, r7, #16
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001294:	4b35      	ldr	r3, [pc, #212]	; (800136c <MX_GPIO_Init+0xec>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a34      	ldr	r2, [pc, #208]	; (800136c <MX_GPIO_Init+0xec>)
 800129a:	f043 0310 	orr.w	r3, r3, #16
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b32      	ldr	r3, [pc, #200]	; (800136c <MX_GPIO_Init+0xec>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0310 	and.w	r3, r3, #16
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ac:	4b2f      	ldr	r3, [pc, #188]	; (800136c <MX_GPIO_Init+0xec>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4a2e      	ldr	r2, [pc, #184]	; (800136c <MX_GPIO_Init+0xec>)
 80012b2:	f043 0304 	orr.w	r3, r3, #4
 80012b6:	6193      	str	r3, [r2, #24]
 80012b8:	4b2c      	ldr	r3, [pc, #176]	; (800136c <MX_GPIO_Init+0xec>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f003 0304 	and.w	r3, r3, #4
 80012c0:	60bb      	str	r3, [r7, #8]
 80012c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c4:	4b29      	ldr	r3, [pc, #164]	; (800136c <MX_GPIO_Init+0xec>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a28      	ldr	r2, [pc, #160]	; (800136c <MX_GPIO_Init+0xec>)
 80012ca:	f043 0308 	orr.w	r3, r3, #8
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b26      	ldr	r3, [pc, #152]	; (800136c <MX_GPIO_Init+0xec>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0308 	and.w	r3, r3, #8
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA3_Pin|PA4_Pin|PA5_Pin|PA6_Pin
 80012dc:	2200      	movs	r2, #0
 80012de:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 80012e2:	4823      	ldr	r0, [pc, #140]	; (8001370 <MX_GPIO_Init+0xf0>)
 80012e4:	f000 fdcf 	bl	8001e86 <HAL_GPIO_WritePin>
                          |PA7_Pin|PA8_Pin|PA9_Pin|PA10_Pin
                          |PA11_Pin|PA12_Pin|PA13_Pin|PA14_Pin
                          |PA15_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PB0_Pin|PB1_Pin|PB2_Pin|PB10_Pin
 80012e8:	2200      	movs	r2, #0
 80012ea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80012ee:	4821      	ldr	r0, [pc, #132]	; (8001374 <MX_GPIO_Init+0xf4>)
 80012f0:	f000 fdc9 	bl	8001e86 <HAL_GPIO_WritePin>
                          |PB11_Pin|PB12_Pin|PB13_Pin|PB14_Pin
                          |PB15_Pin|PB3_Pin|PB4_Pin|PB5_Pin
                          |PB6_Pin|PB7_Pin|PB8_Pin|PB9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin;
 80012f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fe:	2301      	movs	r3, #1
 8001300:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON0_GPIO_Port, &GPIO_InitStruct);
 8001302:	f107 0310 	add.w	r3, r7, #16
 8001306:	4619      	mov	r1, r3
 8001308:	481b      	ldr	r0, [pc, #108]	; (8001378 <MX_GPIO_Init+0xf8>)
 800130a:	f000 fc2b 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0_Pin PA1_Pin PA2_Pin */
  GPIO_InitStruct.Pin = PA0_Pin|PA1_Pin|PA2_Pin;
 800130e:	2307      	movs	r3, #7
 8001310:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001312:	2300      	movs	r3, #0
 8001314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001316:	2301      	movs	r3, #1
 8001318:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131a:	f107 0310 	add.w	r3, r7, #16
 800131e:	4619      	mov	r1, r3
 8001320:	4813      	ldr	r0, [pc, #76]	; (8001370 <MX_GPIO_Init+0xf0>)
 8001322:	f000 fc1f 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3_Pin PA4_Pin PA5_Pin PA6_Pin
                           PA7_Pin PA8_Pin PA9_Pin PA10_Pin
                           PA11_Pin PA12_Pin PA13_Pin PA14_Pin
                           PA15_Pin */
  GPIO_InitStruct.Pin = PA3_Pin|PA4_Pin|PA5_Pin|PA6_Pin
 8001326:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800132a:	613b      	str	r3, [r7, #16]
                          |PA7_Pin|PA8_Pin|PA9_Pin|PA10_Pin
                          |PA11_Pin|PA12_Pin|PA13_Pin|PA14_Pin
                          |PA15_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132c:	2301      	movs	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2302      	movs	r3, #2
 8001336:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	4619      	mov	r1, r3
 800133e:	480c      	ldr	r0, [pc, #48]	; (8001370 <MX_GPIO_Init+0xf0>)
 8001340:	f000 fc10 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0_Pin PB1_Pin PB2_Pin PB10_Pin
                           PB11_Pin PB12_Pin PB13_Pin PB14_Pin
                           PB15_Pin PB3_Pin PB4_Pin PB5_Pin
                           PB6_Pin PB7_Pin PB8_Pin PB9_Pin */
  GPIO_InitStruct.Pin = PB0_Pin|PB1_Pin|PB2_Pin|PB10_Pin
 8001344:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001348:	613b      	str	r3, [r7, #16]
                          |PB11_Pin|PB12_Pin|PB13_Pin|PB14_Pin
                          |PB15_Pin|PB3_Pin|PB4_Pin|PB5_Pin
                          |PB6_Pin|PB7_Pin|PB8_Pin|PB9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134a:	2301      	movs	r3, #1
 800134c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001352:	2302      	movs	r3, #2
 8001354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001356:	f107 0310 	add.w	r3, r7, #16
 800135a:	4619      	mov	r1, r3
 800135c:	4805      	ldr	r0, [pc, #20]	; (8001374 <MX_GPIO_Init+0xf4>)
 800135e:	f000 fc01 	bl	8001b64 <HAL_GPIO_Init>

}
 8001362:	bf00      	nop
 8001364:	3720      	adds	r7, #32
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40021000 	.word	0x40021000
 8001370:	40010800 	.word	0x40010800
 8001374:	40010c00 	.word	0x40010c00
 8001378:	40011000 	.word	0x40011000

0800137c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
SCH_Update();
 8001384:	f000 f86a 	bl	800145c <SCH_Update>

}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001394:	b672      	cpsid	i
}
 8001396:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001398:	e7fe      	b.n	8001398 <Error_Handler+0x8>
	...

0800139c <SCH_Add_Task>:
	for(int i=0;i<current_index_task;i++){
		SCH_Delete(i);
	}
}

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
	if (current_index_task < SCH_MAX_TASK) {
 80013a8:	4b29      	ldr	r3, [pc, #164]	; (8001450 <SCH_Add_Task+0xb4>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b27      	cmp	r3, #39	; 0x27
 80013ae:	d84a      	bhi.n	8001446 <SCH_Add_Task+0xaa>
		SCH_tasks_G[current_index_task].pTask = pFunction;
 80013b0:	4b27      	ldr	r3, [pc, #156]	; (8001450 <SCH_Add_Task+0xb4>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	4619      	mov	r1, r3
 80013b6:	4a27      	ldr	r2, [pc, #156]	; (8001454 <SCH_Add_Task+0xb8>)
 80013b8:	460b      	mov	r3, r1
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY / TICK;
 80013c6:	4b22      	ldr	r3, [pc, #136]	; (8001450 <SCH_Add_Task+0xb4>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	4a22      	ldr	r2, [pc, #136]	; (8001458 <SCH_Add_Task+0xbc>)
 80013d0:	fba2 2303 	umull	r2, r3, r2, r3
 80013d4:	08da      	lsrs	r2, r3, #3
 80013d6:	491f      	ldr	r1, [pc, #124]	; (8001454 <SCH_Add_Task+0xb8>)
 80013d8:	4603      	mov	r3, r0
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4403      	add	r3, r0
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	3304      	adds	r3, #4
 80013e4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD / TICK;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <SCH_Add_Task+0xb4>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a1a      	ldr	r2, [pc, #104]	; (8001458 <SCH_Add_Task+0xbc>)
 80013f0:	fba2 2303 	umull	r2, r3, r2, r3
 80013f4:	08da      	lsrs	r2, r3, #3
 80013f6:	4917      	ldr	r1, [pc, #92]	; (8001454 <SCH_Add_Task+0xb8>)
 80013f8:	4603      	mov	r3, r0
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	4403      	add	r3, r0
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	440b      	add	r3, r1
 8001402:	3308      	adds	r3, #8
 8001404:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 8001406:	4b12      	ldr	r3, [pc, #72]	; (8001450 <SCH_Add_Task+0xb4>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	4619      	mov	r1, r3
 800140c:	4a11      	ldr	r2, [pc, #68]	; (8001454 <SCH_Add_Task+0xb8>)
 800140e:	460b      	mov	r3, r1
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	440b      	add	r3, r1
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4413      	add	r3, r2
 8001418:	330c      	adds	r3, #12
 800141a:	2200      	movs	r2, #0
 800141c:	701a      	strb	r2, [r3, #0]

		SCH_tasks_G[current_index_task].TaskID = current_index_task;
 800141e:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <SCH_Add_Task+0xb4>)
 8001420:	781a      	ldrb	r2, [r3, #0]
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <SCH_Add_Task+0xb4>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	4619      	mov	r1, r3
 8001428:	4610      	mov	r0, r2
 800142a:	4a0a      	ldr	r2, [pc, #40]	; (8001454 <SCH_Add_Task+0xb8>)
 800142c:	460b      	mov	r3, r1
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	440b      	add	r3, r1
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	4413      	add	r3, r2
 8001436:	3310      	adds	r3, #16
 8001438:	6018      	str	r0, [r3, #0]
		current_index_task++;
 800143a:	4b05      	ldr	r3, [pc, #20]	; (8001450 <SCH_Add_Task+0xb4>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	3301      	adds	r3, #1
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b03      	ldr	r3, [pc, #12]	; (8001450 <SCH_Add_Task+0xb4>)
 8001444:	701a      	strb	r2, [r3, #0]
	}
}
 8001446:	bf00      	nop
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	200000d8 	.word	0x200000d8
 8001454:	20000164 	.word	0x20000164
 8001458:	cccccccd 	.word	0xcccccccd

0800145c <SCH_Update>:
void SCH_Update(void) {
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_index_task; i++) {
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	e048      	b.n	80014fa <SCH_Update+0x9e>
		if (SCH_tasks_G[i].Delay > 0) {
 8001468:	492a      	ldr	r1, [pc, #168]	; (8001514 <SCH_Update+0xb8>)
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	4613      	mov	r3, r2
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	4413      	add	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	440b      	add	r3, r1
 8001476:	3304      	adds	r3, #4
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d013      	beq.n	80014a6 <SCH_Update+0x4a>
			SCH_tasks_G[i].Delay--;
 800147e:	4925      	ldr	r1, [pc, #148]	; (8001514 <SCH_Update+0xb8>)
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	4613      	mov	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	4413      	add	r3, r2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	440b      	add	r3, r1
 800148c:	3304      	adds	r3, #4
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	1e59      	subs	r1, r3, #1
 8001492:	4820      	ldr	r0, [pc, #128]	; (8001514 <SCH_Update+0xb8>)
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	4613      	mov	r3, r2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	4413      	add	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4403      	add	r3, r0
 80014a0:	3304      	adds	r3, #4
 80014a2:	6019      	str	r1, [r3, #0]
 80014a4:	e026      	b.n	80014f4 <SCH_Update+0x98>
		} else {
			SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 80014a6:	491b      	ldr	r1, [pc, #108]	; (8001514 <SCH_Update+0xb8>)
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	4613      	mov	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4413      	add	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	440b      	add	r3, r1
 80014b4:	3308      	adds	r3, #8
 80014b6:	6819      	ldr	r1, [r3, #0]
 80014b8:	4816      	ldr	r0, [pc, #88]	; (8001514 <SCH_Update+0xb8>)
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	4613      	mov	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4413      	add	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4403      	add	r3, r0
 80014c6:	3304      	adds	r3, #4
 80014c8:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe += 1;
 80014ca:	4912      	ldr	r1, [pc, #72]	; (8001514 <SCH_Update+0xb8>)
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	440b      	add	r3, r1
 80014d8:	330c      	adds	r3, #12
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	3301      	adds	r3, #1
 80014de:	b2d8      	uxtb	r0, r3
 80014e0:	490c      	ldr	r1, [pc, #48]	; (8001514 <SCH_Update+0xb8>)
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	4613      	mov	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	440b      	add	r3, r1
 80014ee:	330c      	adds	r3, #12
 80014f0:	4602      	mov	r2, r0
 80014f2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < current_index_task; i++) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3301      	adds	r3, #1
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	4b07      	ldr	r3, [pc, #28]	; (8001518 <SCH_Update+0xbc>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	461a      	mov	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4293      	cmp	r3, r2
 8001504:	dbb0      	blt.n	8001468 <SCH_Update+0xc>
		}
	}
}
 8001506:	bf00      	nop
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	20000164 	.word	0x20000164
 8001518:	200000d8 	.word	0x200000d8

0800151c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_index_task; i++) {
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	e03a      	b.n	800159e <SCH_Dispatch_Tasks+0x82>
		if (SCH_tasks_G[i].RunMe > 0) {
 8001528:	4922      	ldr	r1, [pc, #136]	; (80015b4 <SCH_Dispatch_Tasks+0x98>)
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	4613      	mov	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	440b      	add	r3, r1
 8001536:	330c      	adds	r3, #12
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d02c      	beq.n	8001598 <SCH_Dispatch_Tasks+0x7c>
			SCH_tasks_G[i].RunMe--;
 800153e:	491d      	ldr	r1, [pc, #116]	; (80015b4 <SCH_Dispatch_Tasks+0x98>)
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	4613      	mov	r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4413      	add	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	440b      	add	r3, r1
 800154c:	330c      	adds	r3, #12
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	3b01      	subs	r3, #1
 8001552:	b2d8      	uxtb	r0, r3
 8001554:	4917      	ldr	r1, [pc, #92]	; (80015b4 <SCH_Dispatch_Tasks+0x98>)
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	4613      	mov	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4413      	add	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	440b      	add	r3, r1
 8001562:	330c      	adds	r3, #12
 8001564:	4602      	mov	r2, r0
 8001566:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 8001568:	4912      	ldr	r1, [pc, #72]	; (80015b4 <SCH_Dispatch_Tasks+0x98>)
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4798      	blx	r3
			if(SCH_tasks_G[i].Period == 0){
 800157a:	490e      	ldr	r1, [pc, #56]	; (80015b4 <SCH_Dispatch_Tasks+0x98>)
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	440b      	add	r3, r1
 8001588:	3308      	adds	r3, #8
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d103      	bne.n	8001598 <SCH_Dispatch_Tasks+0x7c>
				SCH_Delete(i);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f812 	bl	80015bc <SCH_Delete>
	for (int i = 0; i < current_index_task; i++) {
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3301      	adds	r3, #1
 800159c:	607b      	str	r3, [r7, #4]
 800159e:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <SCH_Dispatch_Tasks+0x9c>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	461a      	mov	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4293      	cmp	r3, r2
 80015a8:	dbbe      	blt.n	8001528 <SCH_Dispatch_Tasks+0xc>
			}
		}

	}
}
 80015aa:	bf00      	nop
 80015ac:	bf00      	nop
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000164 	.word	0x20000164
 80015b8:	200000d8 	.word	0x200000d8

080015bc <SCH_Delete>:

void SCH_Delete(uint32_t ID) {
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for ( i = ID; i < SCH_MAX_TASK  ; i++) {
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	e043      	b.n	8001652 <SCH_Delete+0x96>
		SCH_tasks_G[i].pTask = SCH_tasks_G[i+1].pTask;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	4925      	ldr	r1, [pc, #148]	; (8001664 <SCH_Delete+0xa8>)
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	440b      	add	r3, r1
 80015da:	6819      	ldr	r1, [r3, #0]
 80015dc:	4821      	ldr	r0, [pc, #132]	; (8001664 <SCH_Delete+0xa8>)
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	4613      	mov	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4403      	add	r3, r0
 80015ea:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Delay = SCH_tasks_G[i+1].Delay ;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	491c      	ldr	r1, [pc, #112]	; (8001664 <SCH_Delete+0xa8>)
 80015f2:	4613      	mov	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	440b      	add	r3, r1
 80015fc:	3304      	adds	r3, #4
 80015fe:	6819      	ldr	r1, [r3, #0]
 8001600:	4818      	ldr	r0, [pc, #96]	; (8001664 <SCH_Delete+0xa8>)
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	4613      	mov	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4403      	add	r3, r0
 800160e:	3304      	adds	r3, #4
 8001610:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Period = SCH_tasks_G[i+1].Period ;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	4913      	ldr	r1, [pc, #76]	; (8001664 <SCH_Delete+0xa8>)
 8001618:	4613      	mov	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	4413      	add	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	3308      	adds	r3, #8
 8001624:	6819      	ldr	r1, [r3, #0]
 8001626:	480f      	ldr	r0, [pc, #60]	; (8001664 <SCH_Delete+0xa8>)
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	4613      	mov	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4403      	add	r3, r0
 8001634:	3308      	adds	r3, #8
 8001636:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].RunMe = 0;
 8001638:	490a      	ldr	r1, [pc, #40]	; (8001664 <SCH_Delete+0xa8>)
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	4613      	mov	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4413      	add	r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	440b      	add	r3, r1
 8001646:	330c      	adds	r3, #12
 8001648:	2200      	movs	r2, #0
 800164a:	701a      	strb	r2, [r3, #0]
	for ( i = ID; i < SCH_MAX_TASK  ; i++) {
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	3301      	adds	r3, #1
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2b27      	cmp	r3, #39	; 0x27
 8001656:	d9b8      	bls.n	80015ca <SCH_Delete+0xe>
	}
}
 8001658:	bf00      	nop
 800165a:	bf00      	nop
 800165c:	3714      	adds	r7, #20
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	20000164 	.word	0x20000164

08001668 <setTimer>:
#define TICK 10

int timer_flag[10];
int timer_counter[10];

void setTimer(int index, int counter) {
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8001672:	4a0a      	ldr	r2, [pc, #40]	; (800169c <setTimer+0x34>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2100      	movs	r1, #0
 8001678:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter / TICK;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	4a08      	ldr	r2, [pc, #32]	; (80016a0 <setTimer+0x38>)
 8001680:	fb82 1203 	smull	r1, r2, r2, r3
 8001684:	1092      	asrs	r2, r2, #2
 8001686:	17db      	asrs	r3, r3, #31
 8001688:	1ad2      	subs	r2, r2, r3
 800168a:	4906      	ldr	r1, [pc, #24]	; (80016a4 <setTimer+0x3c>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr
 800169c:	200004ac 	.word	0x200004ac
 80016a0:	66666667 	.word	0x66666667
 80016a4:	20000484 	.word	0x20000484

080016a8 <timerun>:

void timerun() {
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++) {
 80016ae:	2300      	movs	r3, #0
 80016b0:	607b      	str	r3, [r7, #4]
 80016b2:	e01c      	b.n	80016ee <timerun+0x46>
		if (timer_counter[i] >= 0) {
 80016b4:	4a12      	ldr	r2, [pc, #72]	; (8001700 <timerun+0x58>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	db13      	blt.n	80016e8 <timerun+0x40>
			timer_counter[i]--;
 80016c0:	4a0f      	ldr	r2, [pc, #60]	; (8001700 <timerun+0x58>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c8:	1e5a      	subs	r2, r3, #1
 80016ca:	490d      	ldr	r1, [pc, #52]	; (8001700 <timerun+0x58>)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 80016d2:	4a0b      	ldr	r2, [pc, #44]	; (8001700 <timerun+0x58>)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	dc04      	bgt.n	80016e8 <timerun+0x40>
				timer_flag[i] = 1;
 80016de:	4a09      	ldr	r2, [pc, #36]	; (8001704 <timerun+0x5c>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2101      	movs	r1, #1
 80016e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++) {
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3301      	adds	r3, #1
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b09      	cmp	r3, #9
 80016f2:	dddf      	ble.n	80016b4 <timerun+0xc>
			}
		}
	}
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	20000484 	.word	0x20000484
 8001704:	200004ac 	.word	0x200004ac

08001708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <HAL_MspInit+0x5c>)
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	4a14      	ldr	r2, [pc, #80]	; (8001764 <HAL_MspInit+0x5c>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6193      	str	r3, [r2, #24]
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <HAL_MspInit+0x5c>)
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <HAL_MspInit+0x5c>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	4a0e      	ldr	r2, [pc, #56]	; (8001764 <HAL_MspInit+0x5c>)
 800172c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001730:	61d3      	str	r3, [r2, #28]
 8001732:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <HAL_MspInit+0x5c>)
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <HAL_MspInit+0x60>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	4a04      	ldr	r2, [pc, #16]	; (8001768 <HAL_MspInit+0x60>)
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175a:	bf00      	nop
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	40021000 	.word	0x40021000
 8001768:	40010000 	.word	0x40010000

0800176c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800177c:	d113      	bne.n	80017a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <HAL_TIM_Base_MspInit+0x44>)
 8001780:	69db      	ldr	r3, [r3, #28]
 8001782:	4a0b      	ldr	r2, [pc, #44]	; (80017b0 <HAL_TIM_Base_MspInit+0x44>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	61d3      	str	r3, [r2, #28]
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <HAL_TIM_Base_MspInit+0x44>)
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	201c      	movs	r0, #28
 800179c:	f000 f9ab 	bl	8001af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017a0:	201c      	movs	r0, #28
 80017a2:	f000 f9c4 	bl	8001b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017a6:	bf00      	nop
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <NMI_Handler+0x4>

080017ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <HardFault_Handler+0x4>

080017c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <MemManage_Handler+0x4>

080017c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ca:	e7fe      	b.n	80017ca <BusFault_Handler+0x4>

080017cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <UsageFault_Handler+0x4>

080017d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr

080017ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr

080017f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017fa:	f000 f889 	bl	8001910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <TIM2_IRQHandler+0x10>)
 800180a:	f000 ffe5 	bl	80027d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	2000011c 	.word	0x2000011c

08001818 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr

08001824 <timer_red>:
 *  Created on: Nov 10, 2024
 *      Author: Hy
 */
#include "timer.h"

void timer_red(){
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, PA4_Pin);
 8001828:	2110      	movs	r1, #16
 800182a:	4802      	ldr	r0, [pc, #8]	; (8001834 <timer_red+0x10>)
 800182c:	f000 fb43 	bl	8001eb6 <HAL_GPIO_TogglePin>
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40010800 	.word	0x40010800

08001838 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001838:	f7ff ffee 	bl	8001818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800183c:	480b      	ldr	r0, [pc, #44]	; (800186c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800183e:	490c      	ldr	r1, [pc, #48]	; (8001870 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001840:	4a0c      	ldr	r2, [pc, #48]	; (8001874 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001844:	e002      	b.n	800184c <LoopCopyDataInit>

08001846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184a:	3304      	adds	r3, #4

0800184c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800184c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001850:	d3f9      	bcc.n	8001846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001852:	4a09      	ldr	r2, [pc, #36]	; (8001878 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001854:	4c09      	ldr	r4, [pc, #36]	; (800187c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001858:	e001      	b.n	800185e <LoopFillZerobss>

0800185a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800185c:	3204      	adds	r2, #4

0800185e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001860:	d3fb      	bcc.n	800185a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001862:	f001 faf9 	bl	8002e58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001866:	f7ff fc27 	bl	80010b8 <main>
  bx lr
 800186a:	4770      	bx	lr
  ldr r0, =_sdata
 800186c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001870:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8001874:	08002ef4 	.word	0x08002ef4
  ldr r2, =_sbss
 8001878:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 800187c:	200004d8 	.word	0x200004d8

08001880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001880:	e7fe      	b.n	8001880 <ADC1_2_IRQHandler>
	...

08001884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001888:	4b08      	ldr	r3, [pc, #32]	; (80018ac <HAL_Init+0x28>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a07      	ldr	r2, [pc, #28]	; (80018ac <HAL_Init+0x28>)
 800188e:	f043 0310 	orr.w	r3, r3, #16
 8001892:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001894:	2003      	movs	r0, #3
 8001896:	f000 f923 	bl	8001ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189a:	200f      	movs	r0, #15
 800189c:	f000 f808 	bl	80018b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a0:	f7ff ff32 	bl	8001708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40022000 	.word	0x40022000

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b8:	4b12      	ldr	r3, [pc, #72]	; (8001904 <HAL_InitTick+0x54>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <HAL_InitTick+0x58>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 f93b 	bl	8001b4a <HAL_SYSTICK_Config>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e00e      	b.n	80018fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b0f      	cmp	r3, #15
 80018e2:	d80a      	bhi.n	80018fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e4:	2200      	movs	r2, #0
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ec:	f000 f903 	bl	8001af6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f0:	4a06      	ldr	r2, [pc, #24]	; (800190c <HAL_InitTick+0x5c>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e000      	b.n	80018fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000094 	.word	0x20000094
 8001908:	2000009c 	.word	0x2000009c
 800190c:	20000098 	.word	0x20000098

08001910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <HAL_IncTick+0x1c>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461a      	mov	r2, r3
 800191a:	4b05      	ldr	r3, [pc, #20]	; (8001930 <HAL_IncTick+0x20>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4413      	add	r3, r2
 8001920:	4a03      	ldr	r2, [pc, #12]	; (8001930 <HAL_IncTick+0x20>)
 8001922:	6013      	str	r3, [r2, #0]
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	2000009c 	.word	0x2000009c
 8001930:	200004d4 	.word	0x200004d4

08001934 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return uwTick;
 8001938:	4b02      	ldr	r3, [pc, #8]	; (8001944 <HAL_GetTick+0x10>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	4618      	mov	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	200004d4 	.word	0x200004d4

08001948 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <__NVIC_SetPriorityGrouping+0x44>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001964:	4013      	ands	r3, r2
 8001966:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001970:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800197a:	4a04      	ldr	r2, [pc, #16]	; (800198c <__NVIC_SetPriorityGrouping+0x44>)
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	60d3      	str	r3, [r2, #12]
}
 8001980:	bf00      	nop
 8001982:	3714      	adds	r7, #20
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001994:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	0a1b      	lsrs	r3, r3, #8
 800199a:	f003 0307 	and.w	r3, r3, #7
}
 800199e:	4618      	mov	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	db0b      	blt.n	80019d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	f003 021f 	and.w	r2, r3, #31
 80019c4:	4906      	ldr	r1, [pc, #24]	; (80019e0 <__NVIC_EnableIRQ+0x34>)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	095b      	lsrs	r3, r3, #5
 80019cc:	2001      	movs	r0, #1
 80019ce:	fa00 f202 	lsl.w	r2, r0, r2
 80019d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr
 80019e0:	e000e100 	.word	0xe000e100

080019e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	6039      	str	r1, [r7, #0]
 80019ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	db0a      	blt.n	8001a0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	490c      	ldr	r1, [pc, #48]	; (8001a30 <__NVIC_SetPriority+0x4c>)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	0112      	lsls	r2, r2, #4
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	440b      	add	r3, r1
 8001a08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a0c:	e00a      	b.n	8001a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4908      	ldr	r1, [pc, #32]	; (8001a34 <__NVIC_SetPriority+0x50>)
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	f003 030f 	and.w	r3, r3, #15
 8001a1a:	3b04      	subs	r3, #4
 8001a1c:	0112      	lsls	r2, r2, #4
 8001a1e:	b2d2      	uxtb	r2, r2
 8001a20:	440b      	add	r3, r1
 8001a22:	761a      	strb	r2, [r3, #24]
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	e000e100 	.word	0xe000e100
 8001a34:	e000ed00 	.word	0xe000ed00

08001a38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b089      	sub	sp, #36	; 0x24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f1c3 0307 	rsb	r3, r3, #7
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	bf28      	it	cs
 8001a56:	2304      	movcs	r3, #4
 8001a58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	2b06      	cmp	r3, #6
 8001a60:	d902      	bls.n	8001a68 <NVIC_EncodePriority+0x30>
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	3b03      	subs	r3, #3
 8001a66:	e000      	b.n	8001a6a <NVIC_EncodePriority+0x32>
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43da      	mvns	r2, r3
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	401a      	ands	r2, r3
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a80:	f04f 31ff 	mov.w	r1, #4294967295
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8a:	43d9      	mvns	r1, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a90:	4313      	orrs	r3, r2
         );
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3724      	adds	r7, #36	; 0x24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001aac:	d301      	bcc.n	8001ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e00f      	b.n	8001ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	; (8001adc <SysTick_Config+0x40>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aba:	210f      	movs	r1, #15
 8001abc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac0:	f7ff ff90 	bl	80019e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <SysTick_Config+0x40>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aca:	4b04      	ldr	r3, [pc, #16]	; (8001adc <SysTick_Config+0x40>)
 8001acc:	2207      	movs	r2, #7
 8001ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	e000e010 	.word	0xe000e010

08001ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff ff2d 	bl	8001948 <__NVIC_SetPriorityGrouping>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b086      	sub	sp, #24
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	4603      	mov	r3, r0
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	607a      	str	r2, [r7, #4]
 8001b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b08:	f7ff ff42 	bl	8001990 <__NVIC_GetPriorityGrouping>
 8001b0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	68b9      	ldr	r1, [r7, #8]
 8001b12:	6978      	ldr	r0, [r7, #20]
 8001b14:	f7ff ff90 	bl	8001a38 <NVIC_EncodePriority>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b1e:	4611      	mov	r1, r2
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff ff5f 	bl	80019e4 <__NVIC_SetPriority>
}
 8001b26:	bf00      	nop
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	4603      	mov	r3, r0
 8001b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff ff35 	bl	80019ac <__NVIC_EnableIRQ>
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f7ff ffa2 	bl	8001a9c <SysTick_Config>
 8001b58:	4603      	mov	r3, r0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b08b      	sub	sp, #44	; 0x2c
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b76:	e148      	b.n	8001e0a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b78:	2201      	movs	r2, #1
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	f040 8137 	bne.w	8001e04 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	4aa3      	ldr	r2, [pc, #652]	; (8001e28 <HAL_GPIO_Init+0x2c4>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d05e      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001ba0:	4aa1      	ldr	r2, [pc, #644]	; (8001e28 <HAL_GPIO_Init+0x2c4>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d875      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001ba6:	4aa1      	ldr	r2, [pc, #644]	; (8001e2c <HAL_GPIO_Init+0x2c8>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d058      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bac:	4a9f      	ldr	r2, [pc, #636]	; (8001e2c <HAL_GPIO_Init+0x2c8>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d86f      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bb2:	4a9f      	ldr	r2, [pc, #636]	; (8001e30 <HAL_GPIO_Init+0x2cc>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d052      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bb8:	4a9d      	ldr	r2, [pc, #628]	; (8001e30 <HAL_GPIO_Init+0x2cc>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d869      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bbe:	4a9d      	ldr	r2, [pc, #628]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d04c      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bc4:	4a9b      	ldr	r2, [pc, #620]	; (8001e34 <HAL_GPIO_Init+0x2d0>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d863      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bca:	4a9b      	ldr	r2, [pc, #620]	; (8001e38 <HAL_GPIO_Init+0x2d4>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d046      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
 8001bd0:	4a99      	ldr	r2, [pc, #612]	; (8001e38 <HAL_GPIO_Init+0x2d4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d85d      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bd6:	2b12      	cmp	r3, #18
 8001bd8:	d82a      	bhi.n	8001c30 <HAL_GPIO_Init+0xcc>
 8001bda:	2b12      	cmp	r3, #18
 8001bdc:	d859      	bhi.n	8001c92 <HAL_GPIO_Init+0x12e>
 8001bde:	a201      	add	r2, pc, #4	; (adr r2, 8001be4 <HAL_GPIO_Init+0x80>)
 8001be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be4:	08001c5f 	.word	0x08001c5f
 8001be8:	08001c39 	.word	0x08001c39
 8001bec:	08001c4b 	.word	0x08001c4b
 8001bf0:	08001c8d 	.word	0x08001c8d
 8001bf4:	08001c93 	.word	0x08001c93
 8001bf8:	08001c93 	.word	0x08001c93
 8001bfc:	08001c93 	.word	0x08001c93
 8001c00:	08001c93 	.word	0x08001c93
 8001c04:	08001c93 	.word	0x08001c93
 8001c08:	08001c93 	.word	0x08001c93
 8001c0c:	08001c93 	.word	0x08001c93
 8001c10:	08001c93 	.word	0x08001c93
 8001c14:	08001c93 	.word	0x08001c93
 8001c18:	08001c93 	.word	0x08001c93
 8001c1c:	08001c93 	.word	0x08001c93
 8001c20:	08001c93 	.word	0x08001c93
 8001c24:	08001c93 	.word	0x08001c93
 8001c28:	08001c41 	.word	0x08001c41
 8001c2c:	08001c55 	.word	0x08001c55
 8001c30:	4a82      	ldr	r2, [pc, #520]	; (8001e3c <HAL_GPIO_Init+0x2d8>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d013      	beq.n	8001c5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c36:	e02c      	b.n	8001c92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	623b      	str	r3, [r7, #32]
          break;
 8001c3e:	e029      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	3304      	adds	r3, #4
 8001c46:	623b      	str	r3, [r7, #32]
          break;
 8001c48:	e024      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	3308      	adds	r3, #8
 8001c50:	623b      	str	r3, [r7, #32]
          break;
 8001c52:	e01f      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	330c      	adds	r3, #12
 8001c5a:	623b      	str	r3, [r7, #32]
          break;
 8001c5c:	e01a      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d102      	bne.n	8001c6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c66:	2304      	movs	r3, #4
 8001c68:	623b      	str	r3, [r7, #32]
          break;
 8001c6a:	e013      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d105      	bne.n	8001c80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c74:	2308      	movs	r3, #8
 8001c76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69fa      	ldr	r2, [r7, #28]
 8001c7c:	611a      	str	r2, [r3, #16]
          break;
 8001c7e:	e009      	b.n	8001c94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c80:	2308      	movs	r3, #8
 8001c82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69fa      	ldr	r2, [r7, #28]
 8001c88:	615a      	str	r2, [r3, #20]
          break;
 8001c8a:	e003      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
          break;
 8001c90:	e000      	b.n	8001c94 <HAL_GPIO_Init+0x130>
          break;
 8001c92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	2bff      	cmp	r3, #255	; 0xff
 8001c98:	d801      	bhi.n	8001c9e <HAL_GPIO_Init+0x13a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	e001      	b.n	8001ca2 <HAL_GPIO_Init+0x13e>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	2bff      	cmp	r3, #255	; 0xff
 8001ca8:	d802      	bhi.n	8001cb0 <HAL_GPIO_Init+0x14c>
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	e002      	b.n	8001cb6 <HAL_GPIO_Init+0x152>
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb2:	3b08      	subs	r3, #8
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	210f      	movs	r1, #15
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	6a39      	ldr	r1, [r7, #32]
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f000 8090 	beq.w	8001e04 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ce4:	4b56      	ldr	r3, [pc, #344]	; (8001e40 <HAL_GPIO_Init+0x2dc>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	4a55      	ldr	r2, [pc, #340]	; (8001e40 <HAL_GPIO_Init+0x2dc>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6193      	str	r3, [r2, #24]
 8001cf0:	4b53      	ldr	r3, [pc, #332]	; (8001e40 <HAL_GPIO_Init+0x2dc>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cfc:	4a51      	ldr	r2, [pc, #324]	; (8001e44 <HAL_GPIO_Init+0x2e0>)
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	089b      	lsrs	r3, r3, #2
 8001d02:	3302      	adds	r3, #2
 8001d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	f003 0303 	and.w	r3, r3, #3
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	220f      	movs	r2, #15
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a49      	ldr	r2, [pc, #292]	; (8001e48 <HAL_GPIO_Init+0x2e4>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d00d      	beq.n	8001d44 <HAL_GPIO_Init+0x1e0>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a48      	ldr	r2, [pc, #288]	; (8001e4c <HAL_GPIO_Init+0x2e8>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d007      	beq.n	8001d40 <HAL_GPIO_Init+0x1dc>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a47      	ldr	r2, [pc, #284]	; (8001e50 <HAL_GPIO_Init+0x2ec>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d101      	bne.n	8001d3c <HAL_GPIO_Init+0x1d8>
 8001d38:	2302      	movs	r3, #2
 8001d3a:	e004      	b.n	8001d46 <HAL_GPIO_Init+0x1e2>
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e002      	b.n	8001d46 <HAL_GPIO_Init+0x1e2>
 8001d40:	2301      	movs	r3, #1
 8001d42:	e000      	b.n	8001d46 <HAL_GPIO_Init+0x1e2>
 8001d44:	2300      	movs	r3, #0
 8001d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d48:	f002 0203 	and.w	r2, r2, #3
 8001d4c:	0092      	lsls	r2, r2, #2
 8001d4e:	4093      	lsls	r3, r2
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d56:	493b      	ldr	r1, [pc, #236]	; (8001e44 <HAL_GPIO_Init+0x2e0>)
 8001d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5a:	089b      	lsrs	r3, r3, #2
 8001d5c:	3302      	adds	r3, #2
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d006      	beq.n	8001d7e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d70:	4b38      	ldr	r3, [pc, #224]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	4937      	ldr	r1, [pc, #220]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	608b      	str	r3, [r1, #8]
 8001d7c:	e006      	b.n	8001d8c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d7e:	4b35      	ldr	r3, [pc, #212]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	4933      	ldr	r1, [pc, #204]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001d88:	4013      	ands	r3, r2
 8001d8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d006      	beq.n	8001da6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d98:	4b2e      	ldr	r3, [pc, #184]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	492d      	ldr	r1, [pc, #180]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	60cb      	str	r3, [r1, #12]
 8001da4:	e006      	b.n	8001db4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001da6:	4b2b      	ldr	r3, [pc, #172]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001da8:	68da      	ldr	r2, [r3, #12]
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	43db      	mvns	r3, r3
 8001dae:	4929      	ldr	r1, [pc, #164]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d006      	beq.n	8001dce <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dc0:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001dc2:	685a      	ldr	r2, [r3, #4]
 8001dc4:	4923      	ldr	r1, [pc, #140]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	604b      	str	r3, [r1, #4]
 8001dcc:	e006      	b.n	8001ddc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dce:	4b21      	ldr	r3, [pc, #132]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	491f      	ldr	r1, [pc, #124]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001dd8:	4013      	ands	r3, r2
 8001dda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d006      	beq.n	8001df6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001de8:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	4919      	ldr	r1, [pc, #100]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	600b      	str	r3, [r1, #0]
 8001df4:	e006      	b.n	8001e04 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001df6:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	4915      	ldr	r1, [pc, #84]	; (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e06:	3301      	adds	r3, #1
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	fa22 f303 	lsr.w	r3, r2, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f47f aeaf 	bne.w	8001b78 <HAL_GPIO_Init+0x14>
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	bf00      	nop
 8001e1e:	372c      	adds	r7, #44	; 0x2c
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	10320000 	.word	0x10320000
 8001e2c:	10310000 	.word	0x10310000
 8001e30:	10220000 	.word	0x10220000
 8001e34:	10210000 	.word	0x10210000
 8001e38:	10120000 	.word	0x10120000
 8001e3c:	10110000 	.word	0x10110000
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40010000 	.word	0x40010000
 8001e48:	40010800 	.word	0x40010800
 8001e4c:	40010c00 	.word	0x40010c00
 8001e50:	40011000 	.word	0x40011000
 8001e54:	40010400 	.word	0x40010400

08001e58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	887b      	ldrh	r3, [r7, #2]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d002      	beq.n	8001e76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e70:	2301      	movs	r3, #1
 8001e72:	73fb      	strb	r3, [r7, #15]
 8001e74:	e001      	b.n	8001e7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e76:	2300      	movs	r3, #0
 8001e78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr

08001e86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	460b      	mov	r3, r1
 8001e90:	807b      	strh	r3, [r7, #2]
 8001e92:	4613      	mov	r3, r2
 8001e94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e96:	787b      	ldrb	r3, [r7, #1]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e9c:	887a      	ldrh	r2, [r7, #2]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ea2:	e003      	b.n	8001eac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ea4:	887b      	ldrh	r3, [r7, #2]
 8001ea6:	041a      	lsls	r2, r3, #16
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	611a      	str	r2, [r3, #16]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b085      	sub	sp, #20
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ec8:	887a      	ldrh	r2, [r7, #2]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	041a      	lsls	r2, r3, #16
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	43d9      	mvns	r1, r3
 8001ed4:	887b      	ldrh	r3, [r7, #2]
 8001ed6:	400b      	ands	r3, r1
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	611a      	str	r2, [r3, #16]
}
 8001ede:	bf00      	nop
 8001ee0:	3714      	adds	r7, #20
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e26c      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 8087 	beq.w	8002016 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f08:	4b92      	ldr	r3, [pc, #584]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f003 030c 	and.w	r3, r3, #12
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d00c      	beq.n	8001f2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f14:	4b8f      	ldr	r3, [pc, #572]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 030c 	and.w	r3, r3, #12
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d112      	bne.n	8001f46 <HAL_RCC_OscConfig+0x5e>
 8001f20:	4b8c      	ldr	r3, [pc, #560]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f2c:	d10b      	bne.n	8001f46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f2e:	4b89      	ldr	r3, [pc, #548]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d06c      	beq.n	8002014 <HAL_RCC_OscConfig+0x12c>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d168      	bne.n	8002014 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e246      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4e:	d106      	bne.n	8001f5e <HAL_RCC_OscConfig+0x76>
 8001f50:	4b80      	ldr	r3, [pc, #512]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a7f      	ldr	r2, [pc, #508]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	e02e      	b.n	8001fbc <HAL_RCC_OscConfig+0xd4>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d10c      	bne.n	8001f80 <HAL_RCC_OscConfig+0x98>
 8001f66:	4b7b      	ldr	r3, [pc, #492]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a7a      	ldr	r2, [pc, #488]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	4b78      	ldr	r3, [pc, #480]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a77      	ldr	r2, [pc, #476]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	e01d      	b.n	8001fbc <HAL_RCC_OscConfig+0xd4>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f88:	d10c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0xbc>
 8001f8a:	4b72      	ldr	r3, [pc, #456]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a71      	ldr	r2, [pc, #452]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	4b6f      	ldr	r3, [pc, #444]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a6e      	ldr	r2, [pc, #440]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	e00b      	b.n	8001fbc <HAL_RCC_OscConfig+0xd4>
 8001fa4:	4b6b      	ldr	r3, [pc, #428]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a6a      	ldr	r2, [pc, #424]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001faa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fae:	6013      	str	r3, [r2, #0]
 8001fb0:	4b68      	ldr	r3, [pc, #416]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a67      	ldr	r2, [pc, #412]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001fb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d013      	beq.n	8001fec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc4:	f7ff fcb6 	bl	8001934 <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fcc:	f7ff fcb2 	bl	8001934 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b64      	cmp	r3, #100	; 0x64
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e1fa      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fde:	4b5d      	ldr	r3, [pc, #372]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d0f0      	beq.n	8001fcc <HAL_RCC_OscConfig+0xe4>
 8001fea:	e014      	b.n	8002016 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fec:	f7ff fca2 	bl	8001934 <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff4:	f7ff fc9e 	bl	8001934 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b64      	cmp	r3, #100	; 0x64
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e1e6      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002006:	4b53      	ldr	r3, [pc, #332]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f0      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x10c>
 8002012:	e000      	b.n	8002016 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d063      	beq.n	80020ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002022:	4b4c      	ldr	r3, [pc, #304]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f003 030c 	and.w	r3, r3, #12
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00b      	beq.n	8002046 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800202e:	4b49      	ldr	r3, [pc, #292]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 030c 	and.w	r3, r3, #12
 8002036:	2b08      	cmp	r3, #8
 8002038:	d11c      	bne.n	8002074 <HAL_RCC_OscConfig+0x18c>
 800203a:	4b46      	ldr	r3, [pc, #280]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d116      	bne.n	8002074 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002046:	4b43      	ldr	r3, [pc, #268]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d005      	beq.n	800205e <HAL_RCC_OscConfig+0x176>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d001      	beq.n	800205e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e1ba      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205e:	4b3d      	ldr	r3, [pc, #244]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4939      	ldr	r1, [pc, #228]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 800206e:	4313      	orrs	r3, r2
 8002070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002072:	e03a      	b.n	80020ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d020      	beq.n	80020be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800207c:	4b36      	ldr	r3, [pc, #216]	; (8002158 <HAL_RCC_OscConfig+0x270>)
 800207e:	2201      	movs	r2, #1
 8002080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002082:	f7ff fc57 	bl	8001934 <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002088:	e008      	b.n	800209c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800208a:	f7ff fc53 	bl	8001934 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e19b      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800209c:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0f0      	beq.n	800208a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a8:	4b2a      	ldr	r3, [pc, #168]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	4927      	ldr	r1, [pc, #156]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	600b      	str	r3, [r1, #0]
 80020bc:	e015      	b.n	80020ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020be:	4b26      	ldr	r3, [pc, #152]	; (8002158 <HAL_RCC_OscConfig+0x270>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7ff fc36 	bl	8001934 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020cc:	f7ff fc32 	bl	8001934 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e17a      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020de:	4b1d      	ldr	r3, [pc, #116]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d03a      	beq.n	800216c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d019      	beq.n	8002132 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <HAL_RCC_OscConfig+0x274>)
 8002100:	2201      	movs	r2, #1
 8002102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002104:	f7ff fc16 	bl	8001934 <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800210c:	f7ff fc12 	bl	8001934 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e15a      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800211e:	4b0d      	ldr	r3, [pc, #52]	; (8002154 <HAL_RCC_OscConfig+0x26c>)
 8002120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0f0      	beq.n	800210c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800212a:	2001      	movs	r0, #1
 800212c:	f000 fa9a 	bl	8002664 <RCC_Delay>
 8002130:	e01c      	b.n	800216c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002132:	4b0a      	ldr	r3, [pc, #40]	; (800215c <HAL_RCC_OscConfig+0x274>)
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002138:	f7ff fbfc 	bl	8001934 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800213e:	e00f      	b.n	8002160 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002140:	f7ff fbf8 	bl	8001934 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d908      	bls.n	8002160 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e140      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
 8002152:	bf00      	nop
 8002154:	40021000 	.word	0x40021000
 8002158:	42420000 	.word	0x42420000
 800215c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002160:	4b9e      	ldr	r3, [pc, #632]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1e9      	bne.n	8002140 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0304 	and.w	r3, r3, #4
 8002174:	2b00      	cmp	r3, #0
 8002176:	f000 80a6 	beq.w	80022c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217a:	2300      	movs	r3, #0
 800217c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800217e:	4b97      	ldr	r3, [pc, #604]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10d      	bne.n	80021a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218a:	4b94      	ldr	r3, [pc, #592]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	4a93      	ldr	r2, [pc, #588]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002194:	61d3      	str	r3, [r2, #28]
 8002196:	4b91      	ldr	r3, [pc, #580]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219e:	60bb      	str	r3, [r7, #8]
 80021a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021a2:	2301      	movs	r3, #1
 80021a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a6:	4b8e      	ldr	r3, [pc, #568]	; (80023e0 <HAL_RCC_OscConfig+0x4f8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d118      	bne.n	80021e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021b2:	4b8b      	ldr	r3, [pc, #556]	; (80023e0 <HAL_RCC_OscConfig+0x4f8>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a8a      	ldr	r2, [pc, #552]	; (80023e0 <HAL_RCC_OscConfig+0x4f8>)
 80021b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021be:	f7ff fbb9 	bl	8001934 <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c6:	f7ff fbb5 	bl	8001934 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b64      	cmp	r3, #100	; 0x64
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e0fd      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d8:	4b81      	ldr	r3, [pc, #516]	; (80023e0 <HAL_RCC_OscConfig+0x4f8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d106      	bne.n	80021fa <HAL_RCC_OscConfig+0x312>
 80021ec:	4b7b      	ldr	r3, [pc, #492]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	4a7a      	ldr	r2, [pc, #488]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 80021f2:	f043 0301 	orr.w	r3, r3, #1
 80021f6:	6213      	str	r3, [r2, #32]
 80021f8:	e02d      	b.n	8002256 <HAL_RCC_OscConfig+0x36e>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10c      	bne.n	800221c <HAL_RCC_OscConfig+0x334>
 8002202:	4b76      	ldr	r3, [pc, #472]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002204:	6a1b      	ldr	r3, [r3, #32]
 8002206:	4a75      	ldr	r2, [pc, #468]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002208:	f023 0301 	bic.w	r3, r3, #1
 800220c:	6213      	str	r3, [r2, #32]
 800220e:	4b73      	ldr	r3, [pc, #460]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	4a72      	ldr	r2, [pc, #456]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002214:	f023 0304 	bic.w	r3, r3, #4
 8002218:	6213      	str	r3, [r2, #32]
 800221a:	e01c      	b.n	8002256 <HAL_RCC_OscConfig+0x36e>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	2b05      	cmp	r3, #5
 8002222:	d10c      	bne.n	800223e <HAL_RCC_OscConfig+0x356>
 8002224:	4b6d      	ldr	r3, [pc, #436]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	4a6c      	ldr	r2, [pc, #432]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 800222a:	f043 0304 	orr.w	r3, r3, #4
 800222e:	6213      	str	r3, [r2, #32]
 8002230:	4b6a      	ldr	r3, [pc, #424]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	4a69      	ldr	r2, [pc, #420]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	6213      	str	r3, [r2, #32]
 800223c:	e00b      	b.n	8002256 <HAL_RCC_OscConfig+0x36e>
 800223e:	4b67      	ldr	r3, [pc, #412]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002240:	6a1b      	ldr	r3, [r3, #32]
 8002242:	4a66      	ldr	r2, [pc, #408]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002244:	f023 0301 	bic.w	r3, r3, #1
 8002248:	6213      	str	r3, [r2, #32]
 800224a:	4b64      	ldr	r3, [pc, #400]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	4a63      	ldr	r2, [pc, #396]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002250:	f023 0304 	bic.w	r3, r3, #4
 8002254:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d015      	beq.n	800228a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225e:	f7ff fb69 	bl	8001934 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002264:	e00a      	b.n	800227c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002266:	f7ff fb65 	bl	8001934 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	f241 3288 	movw	r2, #5000	; 0x1388
 8002274:	4293      	cmp	r3, r2
 8002276:	d901      	bls.n	800227c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e0ab      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800227c:	4b57      	ldr	r3, [pc, #348]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0ee      	beq.n	8002266 <HAL_RCC_OscConfig+0x37e>
 8002288:	e014      	b.n	80022b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800228a:	f7ff fb53 	bl	8001934 <HAL_GetTick>
 800228e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002290:	e00a      	b.n	80022a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002292:	f7ff fb4f 	bl	8001934 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	f241 3288 	movw	r2, #5000	; 0x1388
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e095      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a8:	4b4c      	ldr	r3, [pc, #304]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1ee      	bne.n	8002292 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022b4:	7dfb      	ldrb	r3, [r7, #23]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d105      	bne.n	80022c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ba:	4b48      	ldr	r3, [pc, #288]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	4a47      	ldr	r2, [pc, #284]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 80022c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f000 8081 	beq.w	80023d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022d0:	4b42      	ldr	r3, [pc, #264]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f003 030c 	and.w	r3, r3, #12
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d061      	beq.n	80023a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69db      	ldr	r3, [r3, #28]
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d146      	bne.n	8002372 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e4:	4b3f      	ldr	r3, [pc, #252]	; (80023e4 <HAL_RCC_OscConfig+0x4fc>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ea:	f7ff fb23 	bl	8001934 <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f2:	f7ff fb1f 	bl	8001934 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e067      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002304:	4b35      	ldr	r3, [pc, #212]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1f0      	bne.n	80022f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002318:	d108      	bne.n	800232c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800231a:	4b30      	ldr	r3, [pc, #192]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	492d      	ldr	r1, [pc, #180]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002328:	4313      	orrs	r3, r2
 800232a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800232c:	4b2b      	ldr	r3, [pc, #172]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a19      	ldr	r1, [r3, #32]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233c:	430b      	orrs	r3, r1
 800233e:	4927      	ldr	r1, [pc, #156]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002340:	4313      	orrs	r3, r2
 8002342:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002344:	4b27      	ldr	r3, [pc, #156]	; (80023e4 <HAL_RCC_OscConfig+0x4fc>)
 8002346:	2201      	movs	r2, #1
 8002348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234a:	f7ff faf3 	bl	8001934 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002350:	e008      	b.n	8002364 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002352:	f7ff faef 	bl	8001934 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e037      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002364:	4b1d      	ldr	r3, [pc, #116]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d0f0      	beq.n	8002352 <HAL_RCC_OscConfig+0x46a>
 8002370:	e02f      	b.n	80023d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002372:	4b1c      	ldr	r3, [pc, #112]	; (80023e4 <HAL_RCC_OscConfig+0x4fc>)
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002378:	f7ff fadc 	bl	8001934 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002380:	f7ff fad8 	bl	8001934 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e020      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002392:	4b12      	ldr	r3, [pc, #72]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x498>
 800239e:	e018      	b.n	80023d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d101      	bne.n	80023ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e013      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023ac:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <HAL_RCC_OscConfig+0x4f4>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d106      	bne.n	80023ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d001      	beq.n	80023d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40021000 	.word	0x40021000
 80023e0:	40007000 	.word	0x40007000
 80023e4:	42420060 	.word	0x42420060

080023e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e0d0      	b.n	800259e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023fc:	4b6a      	ldr	r3, [pc, #424]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	429a      	cmp	r2, r3
 8002408:	d910      	bls.n	800242c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240a:	4b67      	ldr	r3, [pc, #412]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f023 0207 	bic.w	r2, r3, #7
 8002412:	4965      	ldr	r1, [pc, #404]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	4313      	orrs	r3, r2
 8002418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241a:	4b63      	ldr	r3, [pc, #396]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	d001      	beq.n	800242c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e0b8      	b.n	800259e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	2b00      	cmp	r3, #0
 8002436:	d020      	beq.n	800247a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0304 	and.w	r3, r3, #4
 8002440:	2b00      	cmp	r3, #0
 8002442:	d005      	beq.n	8002450 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002444:	4b59      	ldr	r3, [pc, #356]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	4a58      	ldr	r2, [pc, #352]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800244e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0308 	and.w	r3, r3, #8
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800245c:	4b53      	ldr	r3, [pc, #332]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	4a52      	ldr	r2, [pc, #328]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002466:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002468:	4b50      	ldr	r3, [pc, #320]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	494d      	ldr	r1, [pc, #308]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002476:	4313      	orrs	r3, r2
 8002478:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	2b00      	cmp	r3, #0
 8002484:	d040      	beq.n	8002508 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d107      	bne.n	800249e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248e:	4b47      	ldr	r3, [pc, #284]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d115      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e07f      	b.n	800259e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d107      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a6:	4b41      	ldr	r3, [pc, #260]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d109      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e073      	b.n	800259e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b6:	4b3d      	ldr	r3, [pc, #244]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e06b      	b.n	800259e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024c6:	4b39      	ldr	r3, [pc, #228]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f023 0203 	bic.w	r2, r3, #3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	4936      	ldr	r1, [pc, #216]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024d8:	f7ff fa2c 	bl	8001934 <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024de:	e00a      	b.n	80024f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e0:	f7ff fa28 	bl	8001934 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e053      	b.n	800259e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f6:	4b2d      	ldr	r3, [pc, #180]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f003 020c 	and.w	r2, r3, #12
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	429a      	cmp	r2, r3
 8002506:	d1eb      	bne.n	80024e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002508:	4b27      	ldr	r3, [pc, #156]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d210      	bcs.n	8002538 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002516:	4b24      	ldr	r3, [pc, #144]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f023 0207 	bic.w	r2, r3, #7
 800251e:	4922      	ldr	r1, [pc, #136]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	4313      	orrs	r3, r2
 8002524:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002526:	4b20      	ldr	r3, [pc, #128]	; (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	429a      	cmp	r2, r3
 8002532:	d001      	beq.n	8002538 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e032      	b.n	800259e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0304 	and.w	r3, r3, #4
 8002540:	2b00      	cmp	r3, #0
 8002542:	d008      	beq.n	8002556 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002544:	4b19      	ldr	r3, [pc, #100]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	4916      	ldr	r1, [pc, #88]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	4313      	orrs	r3, r2
 8002554:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0308 	and.w	r3, r3, #8
 800255e:	2b00      	cmp	r3, #0
 8002560:	d009      	beq.n	8002576 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002562:	4b12      	ldr	r3, [pc, #72]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	490e      	ldr	r1, [pc, #56]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	4313      	orrs	r3, r2
 8002574:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002576:	f000 f821 	bl	80025bc <HAL_RCC_GetSysClockFreq>
 800257a:	4602      	mov	r2, r0
 800257c:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	091b      	lsrs	r3, r3, #4
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	490a      	ldr	r1, [pc, #40]	; (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002588:	5ccb      	ldrb	r3, [r1, r3]
 800258a:	fa22 f303 	lsr.w	r3, r2, r3
 800258e:	4a09      	ldr	r2, [pc, #36]	; (80025b4 <HAL_RCC_ClockConfig+0x1cc>)
 8002590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002592:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff f98a 	bl	80018b0 <HAL_InitTick>

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40022000 	.word	0x40022000
 80025ac:	40021000 	.word	0x40021000
 80025b0:	08002ec8 	.word	0x08002ec8
 80025b4:	20000094 	.word	0x20000094
 80025b8:	20000098 	.word	0x20000098

080025bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	60fb      	str	r3, [r7, #12]
 80025c6:	2300      	movs	r3, #0
 80025c8:	60bb      	str	r3, [r7, #8]
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	2300      	movs	r3, #0
 80025d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025d6:	4b1e      	ldr	r3, [pc, #120]	; (8002650 <HAL_RCC_GetSysClockFreq+0x94>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 030c 	and.w	r3, r3, #12
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d002      	beq.n	80025ec <HAL_RCC_GetSysClockFreq+0x30>
 80025e6:	2b08      	cmp	r3, #8
 80025e8:	d003      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0x36>
 80025ea:	e027      	b.n	800263c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025ec:	4b19      	ldr	r3, [pc, #100]	; (8002654 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ee:	613b      	str	r3, [r7, #16]
      break;
 80025f0:	e027      	b.n	8002642 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	0c9b      	lsrs	r3, r3, #18
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	4a17      	ldr	r2, [pc, #92]	; (8002658 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025fc:	5cd3      	ldrb	r3, [r2, r3]
 80025fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d010      	beq.n	800262c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800260a:	4b11      	ldr	r3, [pc, #68]	; (8002650 <HAL_RCC_GetSysClockFreq+0x94>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	0c5b      	lsrs	r3, r3, #17
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	4a11      	ldr	r2, [pc, #68]	; (800265c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002616:	5cd3      	ldrb	r3, [r2, r3]
 8002618:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a0d      	ldr	r2, [pc, #52]	; (8002654 <HAL_RCC_GetSysClockFreq+0x98>)
 800261e:	fb02 f203 	mul.w	r2, r2, r3
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	fbb2 f3f3 	udiv	r3, r2, r3
 8002628:	617b      	str	r3, [r7, #20]
 800262a:	e004      	b.n	8002636 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a0c      	ldr	r2, [pc, #48]	; (8002660 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002630:	fb02 f303 	mul.w	r3, r2, r3
 8002634:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	613b      	str	r3, [r7, #16]
      break;
 800263a:	e002      	b.n	8002642 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800263c:	4b05      	ldr	r3, [pc, #20]	; (8002654 <HAL_RCC_GetSysClockFreq+0x98>)
 800263e:	613b      	str	r3, [r7, #16]
      break;
 8002640:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002642:	693b      	ldr	r3, [r7, #16]
}
 8002644:	4618      	mov	r0, r3
 8002646:	371c      	adds	r7, #28
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40021000 	.word	0x40021000
 8002654:	007a1200 	.word	0x007a1200
 8002658:	08002ed8 	.word	0x08002ed8
 800265c:	08002ee8 	.word	0x08002ee8
 8002660:	003d0900 	.word	0x003d0900

08002664 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800266c:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <RCC_Delay+0x34>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a0a      	ldr	r2, [pc, #40]	; (800269c <RCC_Delay+0x38>)
 8002672:	fba2 2303 	umull	r2, r3, r2, r3
 8002676:	0a5b      	lsrs	r3, r3, #9
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	fb02 f303 	mul.w	r3, r2, r3
 800267e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002680:	bf00      	nop
  }
  while (Delay --);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	1e5a      	subs	r2, r3, #1
 8002686:	60fa      	str	r2, [r7, #12]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1f9      	bne.n	8002680 <RCC_Delay+0x1c>
}
 800268c:	bf00      	nop
 800268e:	bf00      	nop
 8002690:	3714      	adds	r7, #20
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr
 8002698:	20000094 	.word	0x20000094
 800269c:	10624dd3 	.word	0x10624dd3

080026a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e041      	b.n	8002736 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff f850 	bl	800176c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3304      	adds	r3, #4
 80026dc:	4619      	mov	r1, r3
 80026de:	4610      	mov	r0, r2
 80026e0:	f000 fa56 	bl	8002b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b01      	cmp	r3, #1
 8002752:	d001      	beq.n	8002758 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e035      	b.n	80027c4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2202      	movs	r2, #2
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 0201 	orr.w	r2, r2, #1
 800276e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a16      	ldr	r2, [pc, #88]	; (80027d0 <HAL_TIM_Base_Start_IT+0x90>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d009      	beq.n	800278e <HAL_TIM_Base_Start_IT+0x4e>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002782:	d004      	beq.n	800278e <HAL_TIM_Base_Start_IT+0x4e>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a12      	ldr	r2, [pc, #72]	; (80027d4 <HAL_TIM_Base_Start_IT+0x94>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d111      	bne.n	80027b2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2b06      	cmp	r3, #6
 800279e:	d010      	beq.n	80027c2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f042 0201 	orr.w	r2, r2, #1
 80027ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027b0:	e007      	b.n	80027c2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f042 0201 	orr.w	r2, r2, #1
 80027c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40012c00 	.word	0x40012c00
 80027d4:	40000400 	.word	0x40000400

080027d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d020      	beq.n	800283c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d01b      	beq.n	800283c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0202 	mvn.w	r2, #2
 800280c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2201      	movs	r2, #1
 8002812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f998 	bl	8002b58 <HAL_TIM_IC_CaptureCallback>
 8002828:	e005      	b.n	8002836 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f98b 	bl	8002b46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f99a 	bl	8002b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	f003 0304 	and.w	r3, r3, #4
 8002842:	2b00      	cmp	r3, #0
 8002844:	d020      	beq.n	8002888 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d01b      	beq.n	8002888 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f06f 0204 	mvn.w	r2, #4
 8002858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2202      	movs	r2, #2
 800285e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f972 	bl	8002b58 <HAL_TIM_IC_CaptureCallback>
 8002874:	e005      	b.n	8002882 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f965 	bl	8002b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 f974 	bl	8002b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f003 0308 	and.w	r3, r3, #8
 800288e:	2b00      	cmp	r3, #0
 8002890:	d020      	beq.n	80028d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01b      	beq.n	80028d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0208 	mvn.w	r2, #8
 80028a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2204      	movs	r2, #4
 80028aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f94c 	bl	8002b58 <HAL_TIM_IC_CaptureCallback>
 80028c0:	e005      	b.n	80028ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f93f 	bl	8002b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 f94e 	bl	8002b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f003 0310 	and.w	r3, r3, #16
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d020      	beq.n	8002920 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f003 0310 	and.w	r3, r3, #16
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d01b      	beq.n	8002920 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0210 	mvn.w	r2, #16
 80028f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2208      	movs	r2, #8
 80028f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f926 	bl	8002b58 <HAL_TIM_IC_CaptureCallback>
 800290c:	e005      	b.n	800291a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f919 	bl	8002b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f000 f928 	bl	8002b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00c      	beq.n	8002944 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	d007      	beq.n	8002944 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0201 	mvn.w	r2, #1
 800293c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7fe fd1c 	bl	800137c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00c      	beq.n	8002968 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002954:	2b00      	cmp	r3, #0
 8002956:	d007      	beq.n	8002968 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 fa6f 	bl	8002e46 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00c      	beq.n	800298c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002978:	2b00      	cmp	r3, #0
 800297a:	d007      	beq.n	800298c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f8f8 	bl	8002b7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00c      	beq.n	80029b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f003 0320 	and.w	r3, r3, #32
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f06f 0220 	mvn.w	r2, #32
 80029a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fa42 	bl	8002e34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029b0:	bf00      	nop
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d101      	bne.n	80029d4 <HAL_TIM_ConfigClockSource+0x1c>
 80029d0:	2302      	movs	r3, #2
 80029d2:	e0b4      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x186>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a0c:	d03e      	beq.n	8002a8c <HAL_TIM_ConfigClockSource+0xd4>
 8002a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a12:	f200 8087 	bhi.w	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a1a:	f000 8086 	beq.w	8002b2a <HAL_TIM_ConfigClockSource+0x172>
 8002a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a22:	d87f      	bhi.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a24:	2b70      	cmp	r3, #112	; 0x70
 8002a26:	d01a      	beq.n	8002a5e <HAL_TIM_ConfigClockSource+0xa6>
 8002a28:	2b70      	cmp	r3, #112	; 0x70
 8002a2a:	d87b      	bhi.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a2c:	2b60      	cmp	r3, #96	; 0x60
 8002a2e:	d050      	beq.n	8002ad2 <HAL_TIM_ConfigClockSource+0x11a>
 8002a30:	2b60      	cmp	r3, #96	; 0x60
 8002a32:	d877      	bhi.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a34:	2b50      	cmp	r3, #80	; 0x50
 8002a36:	d03c      	beq.n	8002ab2 <HAL_TIM_ConfigClockSource+0xfa>
 8002a38:	2b50      	cmp	r3, #80	; 0x50
 8002a3a:	d873      	bhi.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a3c:	2b40      	cmp	r3, #64	; 0x40
 8002a3e:	d058      	beq.n	8002af2 <HAL_TIM_ConfigClockSource+0x13a>
 8002a40:	2b40      	cmp	r3, #64	; 0x40
 8002a42:	d86f      	bhi.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a44:	2b30      	cmp	r3, #48	; 0x30
 8002a46:	d064      	beq.n	8002b12 <HAL_TIM_ConfigClockSource+0x15a>
 8002a48:	2b30      	cmp	r3, #48	; 0x30
 8002a4a:	d86b      	bhi.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a4c:	2b20      	cmp	r3, #32
 8002a4e:	d060      	beq.n	8002b12 <HAL_TIM_ConfigClockSource+0x15a>
 8002a50:	2b20      	cmp	r3, #32
 8002a52:	d867      	bhi.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d05c      	beq.n	8002b12 <HAL_TIM_ConfigClockSource+0x15a>
 8002a58:	2b10      	cmp	r3, #16
 8002a5a:	d05a      	beq.n	8002b12 <HAL_TIM_ConfigClockSource+0x15a>
 8002a5c:	e062      	b.n	8002b24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	6899      	ldr	r1, [r3, #8]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	f000 f96a 	bl	8002d46 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68ba      	ldr	r2, [r7, #8]
 8002a88:	609a      	str	r2, [r3, #8]
      break;
 8002a8a:	e04f      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6818      	ldr	r0, [r3, #0]
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	6899      	ldr	r1, [r3, #8]
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f000 f953 	bl	8002d46 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002aae:	609a      	str	r2, [r3, #8]
      break;
 8002ab0:	e03c      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	6859      	ldr	r1, [r3, #4]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	f000 f8ca 	bl	8002c58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2150      	movs	r1, #80	; 0x50
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 f921 	bl	8002d12 <TIM_ITRx_SetConfig>
      break;
 8002ad0:	e02c      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6818      	ldr	r0, [r3, #0]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	6859      	ldr	r1, [r3, #4]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	f000 f8e8 	bl	8002cb4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2160      	movs	r1, #96	; 0x60
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 f911 	bl	8002d12 <TIM_ITRx_SetConfig>
      break;
 8002af0:	e01c      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	6859      	ldr	r1, [r3, #4]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	461a      	mov	r2, r3
 8002b00:	f000 f8aa 	bl	8002c58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2140      	movs	r1, #64	; 0x40
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 f901 	bl	8002d12 <TIM_ITRx_SetConfig>
      break;
 8002b10:	e00c      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	f000 f8f8 	bl	8002d12 <TIM_ITRx_SetConfig>
      break;
 8002b22:	e003      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
      break;
 8002b28:	e000      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr

08002b6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr

08002b7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc80      	pop	{r7}
 8002b8c:	4770      	bx	lr
	...

08002b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a2b      	ldr	r2, [pc, #172]	; (8002c50 <TIM_Base_SetConfig+0xc0>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d007      	beq.n	8002bb8 <TIM_Base_SetConfig+0x28>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bae:	d003      	beq.n	8002bb8 <TIM_Base_SetConfig+0x28>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a28      	ldr	r2, [pc, #160]	; (8002c54 <TIM_Base_SetConfig+0xc4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d108      	bne.n	8002bca <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a20      	ldr	r2, [pc, #128]	; (8002c50 <TIM_Base_SetConfig+0xc0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d007      	beq.n	8002be2 <TIM_Base_SetConfig+0x52>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bd8:	d003      	beq.n	8002be2 <TIM_Base_SetConfig+0x52>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a1d      	ldr	r2, [pc, #116]	; (8002c54 <TIM_Base_SetConfig+0xc4>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d108      	bne.n	8002bf4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a0d      	ldr	r2, [pc, #52]	; (8002c50 <TIM_Base_SetConfig+0xc0>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d103      	bne.n	8002c28 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	691a      	ldr	r2, [r3, #16]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d005      	beq.n	8002c46 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	f023 0201 	bic.w	r2, r3, #1
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	611a      	str	r2, [r3, #16]
  }
}
 8002c46:	bf00      	nop
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr
 8002c50:	40012c00 	.word	0x40012c00
 8002c54:	40000400 	.word	0x40000400

08002c58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6a1b      	ldr	r3, [r3, #32]
 8002c6e:	f023 0201 	bic.w	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f023 030a 	bic.w	r3, r3, #10
 8002c94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	621a      	str	r2, [r3, #32]
}
 8002caa:	bf00      	nop
 8002cac:	371c      	adds	r7, #28
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr

08002cb4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	f023 0210 	bic.w	r2, r3, #16
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	031b      	lsls	r3, r3, #12
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cf0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	011b      	lsls	r3, r3, #4
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	621a      	str	r2, [r3, #32]
}
 8002d08:	bf00      	nop
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr

08002d12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b085      	sub	sp, #20
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
 8002d1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f043 0307 	orr.w	r3, r3, #7
 8002d34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	609a      	str	r2, [r3, #8]
}
 8002d3c:	bf00      	nop
 8002d3e:	3714      	adds	r7, #20
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr

08002d46 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b087      	sub	sp, #28
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	60f8      	str	r0, [r7, #12]
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	607a      	str	r2, [r7, #4]
 8002d52:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d60:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	021a      	lsls	r2, r3, #8
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	609a      	str	r2, [r3, #8]
}
 8002d7a:	bf00      	nop
 8002d7c:	371c      	adds	r7, #28
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bc80      	pop	{r7}
 8002d82:	4770      	bx	lr

08002d84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d101      	bne.n	8002d9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d98:	2302      	movs	r3, #2
 8002d9a:	e041      	b.n	8002e20 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2202      	movs	r2, #2
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a14      	ldr	r2, [pc, #80]	; (8002e2c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d009      	beq.n	8002df4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002de8:	d004      	beq.n	8002df4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a10      	ldr	r2, [pc, #64]	; (8002e30 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d10c      	bne.n	8002e0e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dfa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bc80      	pop	{r7}
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40012c00 	.word	0x40012c00
 8002e30:	40000400 	.word	0x40000400

08002e34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr

08002e46 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <__libc_init_array>:
 8002e58:	b570      	push	{r4, r5, r6, lr}
 8002e5a:	2600      	movs	r6, #0
 8002e5c:	4d0c      	ldr	r5, [pc, #48]	; (8002e90 <__libc_init_array+0x38>)
 8002e5e:	4c0d      	ldr	r4, [pc, #52]	; (8002e94 <__libc_init_array+0x3c>)
 8002e60:	1b64      	subs	r4, r4, r5
 8002e62:	10a4      	asrs	r4, r4, #2
 8002e64:	42a6      	cmp	r6, r4
 8002e66:	d109      	bne.n	8002e7c <__libc_init_array+0x24>
 8002e68:	f000 f822 	bl	8002eb0 <_init>
 8002e6c:	2600      	movs	r6, #0
 8002e6e:	4d0a      	ldr	r5, [pc, #40]	; (8002e98 <__libc_init_array+0x40>)
 8002e70:	4c0a      	ldr	r4, [pc, #40]	; (8002e9c <__libc_init_array+0x44>)
 8002e72:	1b64      	subs	r4, r4, r5
 8002e74:	10a4      	asrs	r4, r4, #2
 8002e76:	42a6      	cmp	r6, r4
 8002e78:	d105      	bne.n	8002e86 <__libc_init_array+0x2e>
 8002e7a:	bd70      	pop	{r4, r5, r6, pc}
 8002e7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e80:	4798      	blx	r3
 8002e82:	3601      	adds	r6, #1
 8002e84:	e7ee      	b.n	8002e64 <__libc_init_array+0xc>
 8002e86:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e8a:	4798      	blx	r3
 8002e8c:	3601      	adds	r6, #1
 8002e8e:	e7f2      	b.n	8002e76 <__libc_init_array+0x1e>
 8002e90:	08002eec 	.word	0x08002eec
 8002e94:	08002eec 	.word	0x08002eec
 8002e98:	08002eec 	.word	0x08002eec
 8002e9c:	08002ef0 	.word	0x08002ef0

08002ea0 <memset>:
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	4402      	add	r2, r0
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d100      	bne.n	8002eaa <memset+0xa>
 8002ea8:	4770      	bx	lr
 8002eaa:	f803 1b01 	strb.w	r1, [r3], #1
 8002eae:	e7f9      	b.n	8002ea4 <memset+0x4>

08002eb0 <_init>:
 8002eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eb2:	bf00      	nop
 8002eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eb6:	bc08      	pop	{r3}
 8002eb8:	469e      	mov	lr, r3
 8002eba:	4770      	bx	lr

08002ebc <_fini>:
 8002ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ebe:	bf00      	nop
 8002ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ec2:	bc08      	pop	{r3}
 8002ec4:	469e      	mov	lr, r3
 8002ec6:	4770      	bx	lr
