{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591233549446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591233549452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 18:19:09 2020 " "Processing started: Wed Jun 03 18:19:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591233549452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233549452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_6 -c ECE_272_Lab_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_6 -c ECE_272_Lab_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233549452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591233549760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591233549760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591233556000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233556000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timings.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_timings.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/VGA_Timings.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591233556001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233556001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "Clock_Divider.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/Clock_Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591233556002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233556002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_decoder " "Found entity 1: rgb_decoder" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/RGB_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591233556004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233556004 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "RGB_Generator.sv(18) " "Verilog HDL literal error at RGB_Generator.sv(18): a sized number cannot have zero size" {  } { { "output_files/RGB_Generator.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/output_files/RGB_Generator.sv" 18 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1591233556029 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "RGB_Generator.sv(19) " "Verilog HDL literal error at RGB_Generator.sv(19): a sized number cannot have zero size" {  } { { "output_files/RGB_Generator.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/output_files/RGB_Generator.sv" 19 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1591233556029 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "RGB_Generator.sv(20) " "Verilog HDL literal error at RGB_Generator.sv(20): a sized number cannot have zero size" {  } { { "output_files/RGB_Generator.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/output_files/RGB_Generator.sv" 20 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1591233556029 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_generator RGB_Generator.sv(1) " "Ignored design unit \"vga_generator\" at RGB_Generator.sv(1) due to previous errors" {  } { { "output_files/RGB_Generator.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/output_files/RGB_Generator.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1591233556029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rgb_generator.sv 0 0 " "Found 0 design units, including 0 entities, in source file output_files/rgb_generator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233556029 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591233556099 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 03 18:19:16 2020 " "Processing ended: Wed Jun 03 18:19:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591233556099 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591233556099 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591233556099 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233556099 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591233556689 ""}
