{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720678359335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720678359335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 01:12:39 2024 " "Processing started: Thu Jul 11 01:12:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720678359335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678359335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678359335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720678359888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720678359888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Test " "Found entity 1: SDRAM_Test" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720678366842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678366842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_Test " "Elaborating entity \"SDRAM_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720678366868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SDRAM_Test.v(28) " "Verilog HDL assignment warning at SDRAM_Test.v(28): truncated value with size 32 to match size of target (7)" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720678366871 "|SDRAM_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SDRAM_Test.v(47) " "Verilog HDL assignment warning at SDRAM_Test.v(47): truncated value with size 32 to match size of target (4)" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720678366871 "|SDRAM_Test"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678367185 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1720678367185 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[2\] GND pin " "The pin \"DRAM_DQ\[2\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[10\] GND pin " "The pin \"DRAM_DQ\[10\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[11\] GND pin " "The pin \"DRAM_DQ\[11\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[12\] GND pin " "The pin \"DRAM_DQ\[12\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678367185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[14\] GND pin " "The pin \"DRAM_DQ\[14\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678367185 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1720678367185 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[0\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[1\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[3\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[4\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[5\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[6\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[7\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[8\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[9\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[13\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[15\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678367186 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1720678367186 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[2\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[2\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[10\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[10\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[11\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[11\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[12\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[12\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678367186 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[14\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[14\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678367186 ""}  } {  } 0 13036 "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Analysis & Synthesis" 0 -1 1720678367186 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678367196 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720678367196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678367196 "|SDRAM_Test|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720678367196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720678367253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720678367493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720678367493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720678367534 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720678367534 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720678367534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720678367534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720678367534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720678367551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 01:12:47 2024 " "Processing ended: Thu Jul 11 01:12:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720678367551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720678367551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720678367551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678367551 ""}
