# Final Project 2 - Pipelined CPU With Cache

### Task
* Use Verilog to construct a pipelined CPU with cache which supports RISC-V instructions as follow :
  + add
  + sub
  + mul
  + and
  + or
  + addi
  + lw
  + sw
  + beq
* Need to handle data hazard and control hazard. Stall or flush CPU if Needed.

### Data Path
<p><img src="https://github.com/jnfem112/Computer-Architecture/blob/master/Project%202/README/data_path.png"></p>

### Implementation
* See <a href="https://github.com/jnfem112/Computer-Architecture/blob/master/Project%202/README/report.pdf">report.pdf</a>
