Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jun 27 18:05:16 2017
| Host         : LAPTOP-LB22AJFN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab_6_timing_summary_routed.rpt -rpx lab_6_timing_summary_routed.rpx
| Design       : lab_6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_y_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.026        0.000                      0                 2055        0.142        0.000                      0                 2055        3.000        0.000                       0                   876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.026        0.000                      0                 2051        0.142        0.000                      0                 2051        5.598        0.000                       0                   872  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.281        0.000                      0                    4        0.588        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.800ns (18.898%)  route 7.725ns (81.102%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 10.759 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.711     8.694    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X78Y149        FDRE                                         r  m_hw/push_menu_minimat_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.585    10.759    m_hw/clk_out1
    SLICE_X78Y149        FDRE                                         r  m_hw/push_menu_minimat_x_reg[0]/C
                         clock pessimism              0.560    11.319    
                         clock uncertainty           -0.076    11.243    
    SLICE_X78Y149        FDRE (Setup_fdre_C_R)       -0.524    10.719    m_hw/push_menu_minimat_x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.109ns  (logic 3.752ns (37.114%)  route 6.357ns (62.886%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.697    -0.843    m_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  m_driver/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  m_driver/hc_reg[7]/Q
                         net (fo=27, routed)          0.919     0.532    m_driver/hc[7]
    SLICE_X73Y140        LUT6 (Prop_lut6_I1_O)        0.124     0.656 r  m_driver/col[7]_i_18/O
                         net (fo=1, routed)           0.596     1.252    m_driver/col[7]_i_18_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.124     1.376 f  m_driver/col[7]_i_15/O
                         net (fo=66, routed)          0.775     2.151    m_driver/col[7]_i_15_n_0
    SLICE_X74Y138        LUT5 (Prop_lut5_I0_O)        0.150     2.301 f  m_driver/VGA_R_OBUF[3]_inst_i_11/O
                         net (fo=17, routed)          1.211     3.512    m_driver/VGA_R_OBUF[3]_inst_i_11_n_0
    SLICE_X82Y138        LUT2 (Prop_lut2_I1_O)        0.354     3.866 r  m_driver/col[7]_i_17/O
                         net (fo=3, routed)           0.444     4.311    m_driver/col[7]_i_17_n_0
    SLICE_X82Y137        LUT6 (Prop_lut6_I5_O)        0.326     4.637 r  m_driver/col[7]_i_7/O
                         net (fo=1, routed)           0.280     4.916    m_driver/col[7]_i_7_n_0
    SLICE_X82Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.040 f  m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.476     5.517    m_driver/col_reg[7]
    SLICE_X85Y138        LUT6 (Prop_lut6_I4_O)        0.124     5.641 r  m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.520     6.161    m_driver/lin_v_i_6_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.565 r  m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.565    m_driver/lin_v_reg_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.846 r  m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.564     7.410    template_1/col_reg[6]_0[0]
    SLICE_X85Y139        LUT2 (Prop_lut2_I0_O)        0.367     7.777 r  template_1/col[2]_i_2/O
                         net (fo=1, routed)           0.000     7.777    template_1/col[2]_i_2_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.178 r  template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.178    template_1/col_reg[2]_i_1_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.400 r  template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.571     8.971    template_1/col_reg[7]_i_2_n_7
    SLICE_X86Y139        LUT2 (Prop_lut2_I0_O)        0.295     9.266 r  template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     9.266    template_1/col_next[4]
    SLICE_X86Y139        FDRE                                         r  template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.594    10.768    template_1/clk_out1
    SLICE_X86Y139        FDRE                                         r  template_1/col_reg[4]/C
                         clock pessimism              0.560    11.328    
                         clock uncertainty           -0.076    11.252    
    SLICE_X86Y139        FDRE (Setup_fdre_C_D)        0.075    11.327    template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 3.746ns (37.610%)  route 6.214ns (62.390%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.697    -0.843    m_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  m_driver/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  m_driver/hc_reg[7]/Q
                         net (fo=27, routed)          0.919     0.532    m_driver/hc[7]
    SLICE_X73Y140        LUT6 (Prop_lut6_I1_O)        0.124     0.656 r  m_driver/col[7]_i_18/O
                         net (fo=1, routed)           0.596     1.252    m_driver/col[7]_i_18_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.124     1.376 f  m_driver/col[7]_i_15/O
                         net (fo=66, routed)          0.775     2.151    m_driver/col[7]_i_15_n_0
    SLICE_X74Y138        LUT5 (Prop_lut5_I0_O)        0.150     2.301 f  m_driver/VGA_R_OBUF[3]_inst_i_11/O
                         net (fo=17, routed)          1.211     3.512    m_driver/VGA_R_OBUF[3]_inst_i_11_n_0
    SLICE_X82Y138        LUT2 (Prop_lut2_I1_O)        0.354     3.866 r  m_driver/col[7]_i_17/O
                         net (fo=3, routed)           0.444     4.311    m_driver/col[7]_i_17_n_0
    SLICE_X82Y137        LUT6 (Prop_lut6_I5_O)        0.326     4.637 r  m_driver/col[7]_i_7/O
                         net (fo=1, routed)           0.280     4.916    m_driver/col[7]_i_7_n_0
    SLICE_X82Y137        LUT6 (Prop_lut6_I4_O)        0.124     5.040 f  m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.476     5.517    m_driver/col_reg[7]
    SLICE_X85Y138        LUT6 (Prop_lut6_I4_O)        0.124     5.641 r  m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.520     6.161    m_driver/lin_v_i_6_n_0
    SLICE_X84Y139        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.565 r  m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.565    m_driver/lin_v_reg_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.846 r  m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.405     7.250    template_1/col_reg[6]_0[0]
    SLICE_X85Y139        LUT2 (Prop_lut2_I1_O)        0.367     7.617 r  template_1/col[2]_i_5/O
                         net (fo=1, routed)           0.000     7.617    template_1/col[2]_i_5_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.223 r  template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.588     8.811    template_1/col_reg[2]_i_1_n_4
    SLICE_X86Y139        LUT2 (Prop_lut2_I0_O)        0.306     9.117 r  template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     9.117    template_1/col_next[3]
    SLICE_X86Y139        FDRE                                         r  template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.594    10.768    template_1/clk_out1
    SLICE_X86Y139        FDRE                                         r  template_1/col_reg[3]/C
                         clock pessimism              0.560    11.328    
                         clock uncertainty           -0.076    11.252    
    SLICE_X86Y139        FDRE (Setup_fdre_C_D)        0.031    11.283    template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.800ns (19.517%)  route 7.423ns (80.483%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 10.896 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.409     8.392    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X78Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.721    10.896    m_hw/clk_out1
    SLICE_X78Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.488    11.384    
                         clock uncertainty           -0.076    11.308    
    SLICE_X78Y150        FDRE (Setup_fdre_C_R)       -0.524    10.784    m_hw/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.800ns (19.517%)  route 7.423ns (80.483%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 10.896 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.409     8.392    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X78Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.721    10.896    m_hw/clk_out1
    SLICE_X78Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.488    11.384    
                         clock uncertainty           -0.076    11.308    
    SLICE_X78Y150        FDRE (Setup_fdre_C_R)       -0.524    10.784    m_hw/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.800ns (19.517%)  route 7.423ns (80.483%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 10.896 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.409     8.392    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X78Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.721    10.896    m_hw/clk_out1
    SLICE_X78Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.488    11.384    
                         clock uncertainty           -0.076    11.308    
    SLICE_X78Y150        FDRE (Setup_fdre_C_R)       -0.524    10.784    m_hw/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.800ns (19.517%)  route 7.423ns (80.483%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 10.896 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.409     8.392    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.721    10.896    m_hw/clk_out1
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[1]/C
                         clock pessimism              0.488    11.384    
                         clock uncertainty           -0.076    11.308    
    SLICE_X79Y150        FDRE (Setup_fdre_C_R)       -0.429    10.879    m_hw/push_menu_minimat_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.800ns (19.517%)  route 7.423ns (80.483%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 10.896 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.409     8.392    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.721    10.896    m_hw/clk_out1
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.488    11.384    
                         clock uncertainty           -0.076    11.308    
    SLICE_X79Y150        FDRE (Setup_fdre_C_R)       -0.429    10.879    m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.800ns (19.517%)  route 7.423ns (80.483%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 10.896 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.409     8.392    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.721    10.896    m_hw/clk_out1
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[6]/C
                         clock pessimism              0.488    11.384    
                         clock uncertainty           -0.076    11.308    
    SLICE_X79Y150        FDRE (Setup_fdre_C_R)       -0.429    10.879    m_hw/push_menu_minimat_x_reg[6]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.800ns (19.517%)  route 7.423ns (80.483%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 10.896 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.709    -0.831    m_driver/clk_out1
    SLICE_X89Y134        FDRE                                         r  m_driver/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  m_driver/vc_reg[1]/Q
                         net (fo=44, routed)          1.072     0.697    m_driver/vc[1]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.124     0.821 r  m_driver/row[6]_i_9/O
                         net (fo=8, routed)           0.630     1.451    m_driver/row[6]_i_9_n_0
    SLICE_X86Y135        LUT3 (Prop_lut3_I1_O)        0.150     1.601 r  m_driver/row[6]_i_14/O
                         net (fo=17, routed)          0.892     2.493    m_driver/row[6]_i_14_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.326     2.819 f  m_driver/contador_pixels_verticales[2]_i_6__0/O
                         net (fo=18, routed)          0.796     3.614    m_driver/vc_visible[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  m_driver/push_menu_minimat_y[7]_i_20__0/O
                         net (fo=3, routed)           0.584     4.322    m_driver/push_menu_minimat_y[7]_i_20__0_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  m_driver/push_menu_minimat_y[7]_i_12__1/O
                         net (fo=1, routed)           0.777     5.223    m_driver/push_menu_minimat_y[7]_i_12__1_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I1_O)        0.124     5.347 f  m_driver/push_menu_minimat_y[7]_i_5__2/O
                         net (fo=22, routed)          0.599     5.946    m_driver/p_0_in__0[1]
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124     6.070 r  m_driver/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=29, routed)          1.086     7.156    m_hw/in_sq
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  m_hw/push_menu_minimat_x[7]_i_2__6/O
                         net (fo=12, routed)          0.579     7.859    m_hw/push_menu_minimat_x[7]_i_2__6_n_0
    SLICE_X79Y150        LUT2 (Prop_lut2_I1_O)        0.124     7.983 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.409     8.392    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.721    10.896    m_hw/clk_out1
    SLICE_X79Y150        FDRE                                         r  m_hw/push_menu_minimat_x_reg[7]/C
                         clock pessimism              0.488    11.384    
                         clock uncertainty           -0.076    11.308    
    SLICE_X79Y150        FDRE (Setup_fdre_C_R)       -0.429    10.879    m_hw/push_menu_minimat_x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ocho/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            ocho/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.586    -0.578    ocho/clk_out1
    SLICE_X75Y133        FDRE                                         r  ocho/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  ocho/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.348    ocho/push_menu_minimat_y_reg_n_0_[0]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.045    -0.303 r  ocho/push_menu_minimat_y[3]_i_2__7/O
                         net (fo=1, routed)           0.000    -0.303    ocho/push_menu_minimat_y[3]_i_2__7_n_0
    SLICE_X74Y133        FDRE                                         r  ocho/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.857    -0.816    ocho/clk_out1
    SLICE_X74Y133        FDRE                                         r  ocho/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X74Y133        FDRE (Hold_fdre_C_D)         0.120    -0.445    ocho/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 multp/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            multp/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.592    -0.572    multp/clk_out1
    SLICE_X77Y148        FDRE                                         r  multp/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  multp/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.100    -0.332    multp/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X76Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  multp/push_menu_minimat_y[5]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.287    multp/push_menu_minimat_y[5]_i_1__17_n_0
    SLICE_X76Y148        FDRE                                         r  multp/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.865    -0.808    multp/clk_out1
    SLICE_X76Y148        FDRE                                         r  multp/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.249    -0.559    
    SLICE_X76Y148        FDRE (Hold_fdre_C_D)         0.121    -0.438    multp/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m_hexdec/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hexdec/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.018%)  route 0.129ns (40.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.593    -0.571    m_hexdec/clk_out1
    SLICE_X79Y142        FDRE                                         r  m_hexdec/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  m_hexdec/push_menu_minimat_y_reg[1]/Q
                         net (fo=6, routed)           0.129    -0.301    m_hexdec/push_menu_minimat_y[1]
    SLICE_X80Y142        LUT4 (Prop_lut4_I3_O)        0.045    -0.256 r  m_hexdec/push_menu_minimat_y[3]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.256    m_hexdec/push_menu_minimat_y[3]_i_1__8_n_0
    SLICE_X80Y142        FDRE                                         r  m_hexdec/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.866    -0.806    m_hexdec/clk_out1
    SLICE_X80Y142        FDRE                                         r  m_hexdec/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X80Y142        FDRE (Hold_fdre_C_D)         0.120    -0.411    m_hexdec/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cuatro/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            cuatro/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.558    -0.606    cuatro/clk_out1
    SLICE_X67Y136        FDRE                                         r  cuatro/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  cuatro/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.103    -0.362    cuatro/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X66Y136        LUT6 (Prop_lut6_I1_O)        0.045    -0.317 r  cuatro/push_menu_minimat_y[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.317    cuatro/push_menu_minimat_y[5]_i_1__3_n_0
    SLICE_X66Y136        FDRE                                         r  cuatro/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.829    -0.844    cuatro/clk_out1
    SLICE_X66Y136        FDRE                                         r  cuatro/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X66Y136        FDRE (Hold_fdre_C_D)         0.121    -0.472    cuatro/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/new_data_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kbs_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.601    -0.563    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/new_data_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_kd/m_ps2read/new_data_available_reg/Q
                         net (fo=6, routed)           0.091    -0.331    m_kd/kbs
    SLICE_X89Y143        FDRE                                         r  m_kd/kbs_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.872    -0.800    m_kd/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/kbs_0_reg/C
                         clock pessimism              0.237    -0.563    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.075    -0.488    m_kd/kbs_0_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 _or/push_menu_minimat_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            _or/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.227ns (51.240%)  route 0.216ns (48.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.666    -0.498    _or/clk_out1
    SLICE_X75Y151        FDRE                                         r  _or/push_menu_minimat_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  _or/push_menu_minimat_y_reg[2]/Q
                         net (fo=6, routed)           0.216    -0.154    _or/push_menu_minimat_y_reg_n_0_[2]
    SLICE_X75Y149        LUT4 (Prop_lut4_I1_O)        0.099    -0.055 r  _or/push_menu_minimat_y[3]_i_2__13/O
                         net (fo=1, routed)           0.000    -0.055    _or/push_menu_minimat_y[3]_i_2__13_n_0
    SLICE_X75Y149        FDRE                                         r  _or/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.865    -0.808    _or/clk_out1
    SLICE_X75Y149        FDRE                                         r  _or/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.504    -0.304    
    SLICE_X75Y149        FDRE (Hold_fdre_C_D)         0.092    -0.212    _or/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ocho/push_menu_minimat_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            ocho/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.587    -0.577    ocho/clk_out1
    SLICE_X75Y134        FDRE                                         r  ocho/push_menu_minimat_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  ocho/push_menu_minimat_y_reg[6]/Q
                         net (fo=3, routed)           0.109    -0.327    ocho/push_menu_minimat_y_reg_n_0_[6]
    SLICE_X74Y134        LUT6 (Prop_lut6_I5_O)        0.045    -0.282 r  ocho/push_menu_minimat_y[7]_i_3__8/O
                         net (fo=1, routed)           0.000    -0.282    ocho/push_menu_minimat_y[7]_i_3__8_n_0
    SLICE_X74Y134        FDRE                                         r  ocho/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.858    -0.815    ocho/clk_out1
    SLICE_X74Y134        FDRE                                         r  ocho/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.251    -0.564    
    SLICE_X74Y134        FDRE (Hold_fdre_C_D)         0.120    -0.444    ocho/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ocho/push_menu_minimat_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            ocho/push_menu_minimat_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.585    -0.579    ocho/clk_out1
    SLICE_X77Y132        FDRE                                         r  ocho/push_menu_minimat_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ocho/push_menu_minimat_x_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.328    ocho/push_menu_minimat_x_reg_n_0_[0]
    SLICE_X76Y132        LUT3 (Prop_lut3_I2_O)        0.045    -0.283 r  ocho/push_menu_minimat_x[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.283    ocho/push_menu_minimat_x[2]_i_1__7_n_0
    SLICE_X76Y132        FDRE                                         r  ocho/push_menu_minimat_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.856    -0.817    ocho/clk_out1
    SLICE_X76Y132        FDRE                                         r  ocho/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X76Y132        FDRE (Hold_fdre_C_D)         0.120    -0.446    ocho/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 m_hexdec/menu_character_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hexdec/menu_character_position_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.596    -0.568    m_hexdec/clk_out1
    SLICE_X81Y145        FDRE                                         r  m_hexdec/menu_character_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_hexdec/menu_character_position_x_reg[0]/Q
                         net (fo=25, routed)          0.112    -0.315    m_hexdec/menu_character_position_x[0]
    SLICE_X80Y145        LUT6 (Prop_lut6_I2_O)        0.045    -0.270 r  m_hexdec/menu_character_position_x[5]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.270    m_hexdec/menu_character_position_x[5]_i_3__0_n_0
    SLICE_X80Y145        FDRE                                         r  m_hexdec/menu_character_position_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.867    -0.805    m_hexdec/clk_out1
    SLICE_X80Y145        FDRE                                         r  m_hexdec/menu_character_position_x_reg[5]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X80Y145        FDRE (Hold_fdre_C_D)         0.121    -0.434    m_hexdec/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cero/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            cero/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.581    -0.583    cero/clk_out1
    SLICE_X72Y130        FDRE                                         r  cero/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cero/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.085    -0.357    cero/push_menu_minimat_y[0]
    SLICE_X73Y130        LUT4 (Prop_lut4_I2_O)        0.045    -0.312 r  cero/push_menu_minimat_y[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.312    cero/push_menu_minimat_y[3]_i_2_n_0
    SLICE_X73Y130        FDRE                                         r  cero/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.850    -0.822    cero/clk_out1
    SLICE_X73Y130        FDRE                                         r  cero/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X73Y130        FDRE (Hold_fdre_C_D)         0.092    -0.478    cero/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X72Y125    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X72Y125    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X81Y141    _and/contador_pixels_horizontales_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X81Y141    _and/contador_pixels_horizontales_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X81Y141    _and/contador_pixels_horizontales_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X84Y129    _exe/contador_pixels_verticales_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X84Y129    _exe/contador_pixels_verticales_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X84Y129    _exe/contador_pixels_verticales_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X81Y141    _and/contador_pixels_horizontales_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X81Y141    _and/contador_pixels_horizontales_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X81Y141    _and/contador_pixels_horizontales_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X81Y141    _and/contador_pixels_horizontales_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X81Y141    _and/contador_pixels_horizontales_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X81Y141    _and/contador_pixels_horizontales_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X73Y129    cero/pixel_x_to_show_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X73Y129    cero/pixel_x_to_show_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X73Y129    cero/pixel_x_to_show_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X73Y130    cero/pixel_y_to_show_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y125    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y125    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y125    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y125    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X83Y130    _exe/menu_character_position_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X82Y130    _exe/menu_character_position_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X82Y130    _exe/menu_character_position_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X83Y130    _exe/menu_character_position_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X83Y130    _exe/menu_character_position_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X83Y130    _exe/menu_character_position_x_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.456ns (32.373%)  route 0.953ns (67.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 10.770 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.716    -0.824    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.953     0.584    m_kd/m_ps2read_n_1
    SLICE_X89Y144        FDCE                                         f  m_kd/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.596    10.770    m_kd/clk_out1
    SLICE_X89Y144        FDCE                                         r  m_kd/kds_state_machine_reg[1]/C
                         clock pessimism              0.576    11.346    
                         clock uncertainty           -0.076    11.270    
    SLICE_X89Y144        FDCE (Recov_fdce_C_CLR)     -0.405    10.865    m_kd/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.456ns (32.373%)  route 0.953ns (67.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 10.770 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.716    -0.824    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.953     0.584    m_kd/m_ps2read_n_1
    SLICE_X89Y144        FDCE                                         f  m_kd/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.596    10.770    m_kd/clk_out1
    SLICE_X89Y144        FDCE                                         r  m_kd/kds_state_machine_reg[2]/C
                         clock pessimism              0.576    11.346    
                         clock uncertainty           -0.076    11.270    
    SLICE_X89Y144        FDCE (Recov_fdce_C_CLR)     -0.405    10.865    m_kd/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             10.470ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.999%)  route 0.811ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 10.770 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.716    -0.824    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.811     0.443    m_kd/m_ps2read_n_1
    SLICE_X88Y143        FDPE                                         f  m_kd/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.596    10.770    m_kd/clk_out1
    SLICE_X88Y143        FDPE                                         r  m_kd/kds_state_machine_reg[0]/C
                         clock pessimism              0.579    11.349    
                         clock uncertainty           -0.076    11.273    
    SLICE_X88Y143        FDPE (Recov_fdpe_C_PRE)     -0.361    10.912    m_kd/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 10.470    

Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.999%)  route 0.811ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 10.770 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.716    -0.824    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.811     0.443    m_kd/m_ps2read_n_1
    SLICE_X88Y143        FDCE                                         f  m_kd/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         1.596    10.770    m_kd/clk_out1
    SLICE_X88Y143        FDCE                                         r  m_kd/kds_state_machine_reg[3]/C
                         clock pessimism              0.579    11.349    
                         clock uncertainty           -0.076    11.273    
    SLICE_X88Y143        FDCE (Recov_fdce_C_CLR)     -0.319    10.954    m_kd/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 10.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.419%)  route 0.393ns (73.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.601    -0.563    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.393    -0.029    m_kd/m_ps2read_n_1
    SLICE_X88Y143        FDCE                                         f  m_kd/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.872    -0.800    m_kd/clk_out1
    SLICE_X88Y143        FDCE                                         r  m_kd/kds_state_machine_reg[3]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X88Y143        FDCE (Remov_fdce_C_CLR)     -0.067    -0.617    m_kd/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.419%)  route 0.393ns (73.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.601    -0.563    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.393    -0.029    m_kd/m_ps2read_n_1
    SLICE_X88Y143        FDPE                                         f  m_kd/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.872    -0.800    m_kd/clk_out1
    SLICE_X88Y143        FDPE                                         r  m_kd/kds_state_machine_reg[0]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X88Y143        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.621    m_kd/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.915%)  route 0.449ns (76.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.601    -0.563    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.449     0.026    m_kd/m_ps2read_n_1
    SLICE_X89Y144        FDCE                                         f  m_kd/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.872    -0.800    m_kd/clk_out1
    SLICE_X89Y144        FDCE                                         r  m_kd/kds_state_machine_reg[1]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X89Y144        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    m_kd/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.915%)  route 0.449ns (76.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.601    -0.563    m_kd/m_ps2read/clk_out1
    SLICE_X89Y143        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.449     0.026    m_kd/m_ps2read_n_1
    SLICE_X89Y144        FDCE                                         f  m_kd/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=870, routed)         0.872    -0.800    m_kd/clk_out1
    SLICE_X89Y144        FDCE                                         r  m_kd/kds_state_machine_reg[2]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X89Y144        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    m_kd/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.666    





