<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p320" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_320{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_320{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_320{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_320{left:147px;bottom:1086px;}
#t5_320{left:173px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_320{left:147px;bottom:1061px;}
#t7_320{left:173px;bottom:1063px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t8_320{left:147px;bottom:1037px;}
#t9_320{left:173px;bottom:1039px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ta_320{left:121px;bottom:1012px;}
#tb_320{left:147px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_320{left:147px;bottom:998px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#td_320{left:121px;bottom:971px;}
#te_320{left:147px;bottom:973px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tf_320{left:147px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_320{left:147px;bottom:940px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#th_320{left:147px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#ti_320{left:147px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_320{left:121px;bottom:879px;}
#tk_320{left:147px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_320{left:121px;bottom:855px;}
#tm_320{left:147px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tn_320{left:121px;bottom:831px;}
#to_320{left:147px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_320{left:147px;bottom:806px;}
#tq_320{left:173px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_320{left:173px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_320{left:173px;bottom:774px;letter-spacing:-0.2px;}
#tt_320{left:147px;bottom:748px;}
#tu_320{left:173px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#tv_320{left:173px;bottom:733px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tw_320{left:173px;bottom:716px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tx_320{left:147px;bottom:690px;}
#ty_320{left:173px;bottom:692px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_320{left:121px;bottom:666px;}
#t10_320{left:147px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_320{left:147px;bottom:651px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t12_320{left:440px;bottom:611px;letter-spacing:-0.13px;}
#t13_320{left:122px;bottom:590px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t14_320{left:553px;bottom:590px;}
#t15_320{left:560px;bottom:590px;letter-spacing:-0.15px;}
#t16_320{left:580px;bottom:590px;}
#t17_320{left:596px;bottom:590px;}
#t18_320{left:604px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t19_320{left:122px;bottom:573px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1a_320{left:202px;bottom:573px;}
#t1b_320{left:211px;bottom:573px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1c_320{left:501px;bottom:573px;}
#t1d_320{left:504px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.3px;}
#t1e_320{left:576px;bottom:573px;}
#t1f_320{left:585px;bottom:573px;}
#t1g_320{left:601px;bottom:573px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1h_320{left:122px;bottom:556px;letter-spacing:-0.18px;}
#t1i_320{left:345px;bottom:556px;}
#t1j_320{left:349px;bottom:556px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#t1k_320{left:447px;bottom:556px;}
#t1l_320{left:455px;bottom:556px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1m_320{left:745px;bottom:556px;}
#t1n_320{left:749px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.14px;}
#t1o_320{left:122px;bottom:539px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1p_320{left:167px;bottom:539px;}
#t1q_320{left:176px;bottom:539px;}
#t1r_320{left:191px;bottom:539px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1s_320{left:466px;bottom:539px;}
#t1t_320{left:470px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1u_320{left:122px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1v_320{left:242px;bottom:522px;}
#t1w_320{left:250px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1x_320{left:629px;bottom:522px;}
#t1y_320{left:637px;bottom:522px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1z_320{left:122px;bottom:506px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t20_320{left:95px;bottom:481px;}
#t21_320{left:121px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t22_320{left:359px;bottom:481px;}
#t23_320{left:367px;bottom:481px;}
#t24_320{left:373px;bottom:481px;}
#t25_320{left:381px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t26_320{left:823px;bottom:481px;}
#t27_320{left:827px;bottom:481px;letter-spacing:-0.01px;word-spacing:-0.59px;}
#t28_320{left:121px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t29_320{left:460px;bottom:464px;}
#t2a_320{left:468px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2b_320{left:121px;bottom:448px;letter-spacing:-0.14px;}
#t2c_320{left:121px;bottom:421px;}
#t2d_320{left:147px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2e_320{left:598px;bottom:423px;}
#t2f_320{left:602px;bottom:423px;}
#t2g_320{left:121px;bottom:397px;}
#t2h_320{left:147px;bottom:399px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t2i_320{left:282px;bottom:399px;}
#t2j_320{left:290px;bottom:399px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t2k_320{left:147px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t2l_320{left:540px;bottom:382px;}
#t2m_320{left:544px;bottom:382px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#t2n_320{left:147px;bottom:365px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2o_320{left:121px;bottom:339px;}
#t2p_320{left:147px;bottom:341px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t2q_320{left:282px;bottom:341px;}
#t2r_320{left:290px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2s_320{left:121px;bottom:314px;}
#t2t_320{left:147px;bottom:316px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t2u_320{left:282px;bottom:316px;}
#t2v_320{left:290px;bottom:316px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t2w_320{left:729px;bottom:316px;}
#t2x_320{left:737px;bottom:316px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t2y_320{left:147px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t2z_320{left:121px;bottom:273px;}
#t30_320{left:147px;bottom:275px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t31_320{left:650px;bottom:275px;}
#t32_320{left:658px;bottom:275px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t33_320{left:147px;bottom:258px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t34_320{left:147px;bottom:241px;letter-spacing:-0.16px;}
#t35_320{left:228px;bottom:241px;}
#t36_320{left:236px;bottom:241px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t37_320{left:147px;bottom:224px;letter-spacing:-0.16px;}
#t38_320{left:228px;bottom:224px;}
#t39_320{left:237px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t3a_320{left:121px;bottom:198px;}
#t3b_320{left:147px;bottom:200px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t3c_320{left:499px;bottom:200px;}
#t3d_320{left:503px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t3e_320{left:121px;bottom:174px;}
#t3f_320{left:147px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t3g_320{left:121px;bottom:151px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t3h_320{left:524px;bottom:151px;}
#t3i_320{left:527px;bottom:151px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t3j_320{left:626px;bottom:151px;}
#t3k_320{left:633px;bottom:151px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t3l_320{left:121px;bottom:134px;letter-spacing:-0.19px;}

.s1_320{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_320{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_320{font-size:18px;font-family:TimesNewRoman_143;color:#000;}
.s4_320{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_320{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_320{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s7_320{font-size:14px;font-family:Verdana_14b;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts320" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

@font-face {
	font-family: Verdana_14b;
	src: url("fonts/Verdana_14b.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg320Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg320" style="-webkit-user-select: none;"><object width="935" height="1210" data="320/320.svg" type="image/svg+xml" id="pdf320" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_320" class="t s1_320">13-4 </span><span id="t2_320" class="t s1_320">Vol. 1 </span>
<span id="t3_320" class="t s2_320">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_320" class="t s3_320">— </span><span id="t5_320" class="t s4_320">The compacted format of the extended region of XSAVE areas (see Section 13.4.3). </span>
<span id="t6_320" class="t s3_320">— </span><span id="t7_320" class="t s4_320">The XSAVEC instruction. If EAX[1] = 0, execution of XSAVEC causes a #UD. </span>
<span id="t8_320" class="t s3_320">— </span><span id="t9_320" class="t s4_320">Execution of the compacted form of XRSTOR (see Section 13.8). </span>
<span id="ta_320" class="t s3_320">• </span><span id="tb_320" class="t s4_320">EAX[2] enumerates support for execution of XGETBV with ECX = 1. This allows software to determine </span>
<span id="tc_320" class="t s4_320">the state of the init optimization. See Section 13.6. </span>
<span id="td_320" class="t s3_320">• </span><span id="te_320" class="t s4_320">EAX[3] enumerates support for XSAVES, XRSTORS, and the IA32_XSS MSR. If EAX[3] = 0, execution </span>
<span id="tf_320" class="t s4_320">of XSAVES or XRSTORS causes a #UD; an attempt to access the IA32_XSS MSR using RDMSR or </span>
<span id="tg_320" class="t s4_320">WRMSR causes a general-protection exception (#GP). Every processor that supports a supervisor state </span>
<span id="th_320" class="t s4_320">component sets EAX[3]. Every processor that sets EAX[3] (XSAVES, XRSTORS, IA32_XSS) will also set </span>
<span id="ti_320" class="t s4_320">EAX[1] (the compaction extensions). </span>
<span id="tj_320" class="t s3_320">• </span><span id="tk_320" class="t s4_320">EAX[4] enumerates general support for extended feature disable (XFD). See Section 13.14 for details. </span>
<span id="tl_320" class="t s3_320">• </span><span id="tm_320" class="t s4_320">EAX[31:5] are reserved. </span>
<span id="tn_320" class="t s3_320">• </span><span id="to_320" class="t s4_320">EBX enumerates the size (in bytes) defined as follows: </span>
<span id="tp_320" class="t s3_320">— </span><span id="tq_320" class="t s4_320">If EAX[3] is enumerated as 1, EBX enumerates the size required by the XSAVES instruction for an </span>
<span id="tr_320" class="t s4_320">XSAVE area containing all the state components corresponding to bits currently set in XCR0 | </span>
<span id="ts_320" class="t s4_320">IA32_XSS. </span>
<span id="tt_320" class="t s3_320">— </span><span id="tu_320" class="t s4_320">If EAX[3] is enumerated as 0 and EAX[1] is enumerated as 1, EBX enumerates the size required by </span>
<span id="tv_320" class="t s4_320">the XSAVEC instruction for an XSAVE area containing all the state components corresponding to bits </span>
<span id="tw_320" class="t s4_320">currently set in XCR0. </span>
<span id="tx_320" class="t s3_320">— </span><span id="ty_320" class="t s4_320">If EAX[1] and EAX[3] are both enumerated as 0, EBX enumerates zero. </span>
<span id="tz_320" class="t s3_320">• </span><span id="t10_320" class="t s4_320">EDX:ECX is a bitmap of all the supervisor state components that can be managed by XSAVES and </span>
<span id="t11_320" class="t s4_320">XRSTORS. A bit can be set in the IA32_XSS MSR if and only if the corresponding bit is set in this bitmap. </span>
<span id="t12_320" class="t s5_320">NOTE </span>
<span id="t13_320" class="t s4_320">In summary, the XSAVE feature set supports state component </span><span id="t14_320" class="t s6_320">i </span><span id="t15_320" class="t s4_320">(0 </span><span id="t16_320" class="t s7_320">≤ </span><span id="t17_320" class="t s6_320">i </span><span id="t18_320" class="t s4_320">&lt; 63) if one of the following </span>
<span id="t19_320" class="t s4_320">is true: (1) </span><span id="t1a_320" class="t s6_320">i </span><span id="t1b_320" class="t s4_320">&lt; 32 and CPUID.(EAX=0DH,ECX=0):EAX[</span><span id="t1c_320" class="t s6_320">i</span><span id="t1d_320" class="t s4_320">] = 1; (2) </span><span id="t1e_320" class="t s6_320">i </span><span id="t1f_320" class="t s7_320">≥ </span><span id="t1g_320" class="t s4_320">32 and </span>
<span id="t1h_320" class="t s4_320">CPUID.(EAX=0DH,ECX=0):EAX[</span><span id="t1i_320" class="t s6_320">i</span><span id="t1j_320" class="t s4_320">–32] = 1; (3) </span><span id="t1k_320" class="t s6_320">i </span><span id="t1l_320" class="t s4_320">&lt; 32 and CPUID.(EAX=0DH,ECX=1):ECX[</span><span id="t1m_320" class="t s6_320">i</span><span id="t1n_320" class="t s4_320">] = 1; </span>
<span id="t1o_320" class="t s4_320">or (4) </span><span id="t1p_320" class="t s6_320">i </span><span id="t1q_320" class="t s7_320">≥ </span><span id="t1r_320" class="t s4_320">32 and CPUID.(EAX=0DH,ECX=1):EDX[</span><span id="t1s_320" class="t s6_320">i</span><span id="t1t_320" class="t s4_320">–32] = 1. The XSAVE feature set supports user </span>
<span id="t1u_320" class="t s4_320">state component </span><span id="t1v_320" class="t s6_320">i </span><span id="t1w_320" class="t s4_320">if (1) or (2) holds; if (3) or (4) holds, state component </span><span id="t1x_320" class="t s6_320">i </span><span id="t1y_320" class="t s4_320">is a supervisor state </span>
<span id="t1z_320" class="t s4_320">component and support is limited to XSAVES and XRSTORS. </span>
<span id="t20_320" class="t s4_320">— </span><span id="t21_320" class="t s4_320">CPUID function 0DH, sub-function </span><span id="t22_320" class="t s6_320">i </span><span id="t23_320" class="t s4_320">(</span><span id="t24_320" class="t s6_320">i </span><span id="t25_320" class="t s4_320">&gt; 1). This sub-function enumerates details for state component </span><span id="t26_320" class="t s6_320">i</span><span id="t27_320" class="t s4_320">. If </span>
<span id="t28_320" class="t s4_320">the XSAVE feature set supports state component </span><span id="t29_320" class="t s6_320">i </span><span id="t2a_320" class="t s4_320">(see note above), the following items provide specific </span>
<span id="t2b_320" class="t s4_320">details: </span>
<span id="t2c_320" class="t s3_320">• </span><span id="t2d_320" class="t s4_320">EAX enumerates the size (in bytes) required for state component </span><span id="t2e_320" class="t s6_320">i</span><span id="t2f_320" class="t s4_320">. </span>
<span id="t2g_320" class="t s3_320">• </span><span id="t2h_320" class="t s4_320">If state component </span><span id="t2i_320" class="t s6_320">i </span><span id="t2j_320" class="t s4_320">is a user state component, EBX enumerates the offset (in bytes, from the base of </span>
<span id="t2k_320" class="t s4_320">the XSAVE area) of the section used for state component </span><span id="t2l_320" class="t s6_320">i</span><span id="t2m_320" class="t s4_320">. (This offset applies only when the standard </span>
<span id="t2n_320" class="t s4_320">format for the extended region of the XSAVE area is being used; see Section 13.4.3.) </span>
<span id="t2o_320" class="t s3_320">• </span><span id="t2p_320" class="t s4_320">If state component </span><span id="t2q_320" class="t s6_320">i </span><span id="t2r_320" class="t s4_320">is a supervisor state component, EBX returns 0. </span>
<span id="t2s_320" class="t s3_320">• </span><span id="t2t_320" class="t s4_320">If state component </span><span id="t2u_320" class="t s6_320">i </span><span id="t2v_320" class="t s4_320">is a user state component, ECX[0] return 0; if state component </span><span id="t2w_320" class="t s6_320">i </span><span id="t2x_320" class="t s4_320">is a supervisor </span>
<span id="t2y_320" class="t s4_320">state component, ECX[0] returns 1. </span>
<span id="t2z_320" class="t s3_320">• </span><span id="t30_320" class="t s4_320">The value returned by ECX[1] indicates the alignment of state component </span><span id="t31_320" class="t s6_320">i </span><span id="t32_320" class="t s4_320">when the compacted format </span>
<span id="t33_320" class="t s4_320">of the extended region of an XSAVE area is used (see Section 13.4.3). If ECX[1] returns 0, state </span>
<span id="t34_320" class="t s4_320">component </span><span id="t35_320" class="t s6_320">i </span><span id="t36_320" class="t s4_320">is located immediately following the preceding state component; if ECX[1] returns 1, state </span>
<span id="t37_320" class="t s4_320">component </span><span id="t38_320" class="t s6_320">i </span><span id="t39_320" class="t s4_320">is located on the next 64-byte boundary following the preceding state component. </span>
<span id="t3a_320" class="t s3_320">• </span><span id="t3b_320" class="t s4_320">If the processor supports XFD for state component </span><span id="t3c_320" class="t s6_320">i</span><span id="t3d_320" class="t s4_320">, ECX[2] returns 1; otherwise, ECX[2] returns 0. </span>
<span id="t3e_320" class="t s3_320">• </span><span id="t3f_320" class="t s4_320">ECX[31:3] and EDX return 0. </span>
<span id="t3g_320" class="t s4_320">If the XSAVE feature set does not support state component </span><span id="t3h_320" class="t s6_320">i</span><span id="t3i_320" class="t s4_320">, sub-function </span><span id="t3j_320" class="t s6_320">i </span><span id="t3k_320" class="t s4_320">returns 0 in EAX, EBX, ECX, and </span>
<span id="t3l_320" class="t s4_320">EDX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
