 
****************************************
Report : qor
Design : des3
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:43:11 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          9.72
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        415
  Leaf Cell Count:               1773
  Buf/Inv Cell Count:             327
  Buf Cell Count:                  39
  Inv Cell Count:                 288
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1645
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3814.193162
  Noncombinational Area:   845.791260
  Buf/Inv Area:            458.221638
  Total Buffer Area:            88.44
  Total Inverter Area:         369.78
  Macro/Black Box Area:      0.000000
  Net Area:               1054.306752
  -----------------------------------
  Cell Area:              4659.984422
  Design Area:            5714.291174


  Design Rules
  -----------------------------------
  Total Number of Nets:          2013
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.55
  Logic Optimization:                  6.71
  Mapping Optimization:               10.37
  -----------------------------------------
  Overall Compile Time:               23.17
  Overall Compile Wall Clock Time:    23.42

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
