============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 17:32:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.404280s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (60.1%)

RUN-1004 : used memory is 295 MB, reserved memory is 272 MB, peak memory is 300 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 110 trigger nets, 110 data nets.
KIT-1004 : Chipwatcher code = 1011000010101011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=110,BUS_CTRL_NUM=256,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb0101110,32'sb01001110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb01111000,32'sb010111100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=278) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=278) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=110,BUS_CTRL_NUM=256,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb0101110,32'sb01001110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb01111000,32'sb010111100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=110,BUS_CTRL_NUM=256,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb0101110,32'sb01001110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb01111000,32'sb010111100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=110,BUS_CTRL_NUM=256,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb0101110,32'sb01001110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb01111000,32'sb010111100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=278)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=278)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=110,BUS_CTRL_NUM=256,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb0101110,32'sb01001110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb01111000,32'sb010111100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=110,BUS_CTRL_NUM=256,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb0101110,32'sb01001110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb01111000,32'sb010111100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 27167/39 useful/useless nets, 15578/22 useful/useless insts
SYN-1016 : Merged 44 instances.
SYN-1032 : 26532/8 useful/useless nets, 16373/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26516/16 useful/useless nets, 16361/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 806 better
SYN-1014 : Optimize round 2
SYN-1032 : 25860/75 useful/useless nets, 15705/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.815615s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (74.9%)

RUN-1004 : used memory is 313 MB, reserved memory is 289 MB, peak memory is 315 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 106 instances.
SYN-2501 : Optimize round 1, 214 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 26716/2 useful/useless nets, 16573/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 86835, tnet num: 18268, tinst num: 16572, tnode num: 101834, tedge num: 140334.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18268 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 448 (3.14), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 448 (3.14), #lev = 7 (1.47)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 948 instances into 448 LUTs, name keeping = 70%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 767 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 268 adder to BLE ...
SYN-4008 : Packed 268 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.935790s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (72.4%)

RUN-1004 : used memory is 320 MB, reserved memory is 298 MB, peak memory is 451 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.981239s wall, 3.515625s user + 0.140625s system = 3.656250s CPU (73.4%)

RUN-1004 : used memory is 320 MB, reserved memory is 298 MB, peak memory is 451 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25530/16 useful/useless nets, 15358/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (573 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15358 instances
RUN-0007 : 8999 luts, 3289 seqs, 1970 mslices, 962 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 25530 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 14682 nets have 2 pins
RUN-1001 : 9480 nets have [3 - 5] pins
RUN-1001 : 697 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     217     
RUN-1001 :   No   |  No   |  Yes  |    1345     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     924     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  51   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15356 instances, 8999 luts, 3289 seqs, 2932 slices, 873 macros(2932 instances: 1970 mslices 962 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 84153, tnet num: 17080, tinst num: 15356, tnode num: 98959, tedge num: 137513.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.325005s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (75.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.57838e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15356.
PHY-3001 : Level 1 #clusters 2062.
PHY-3001 : End clustering;  0.139893s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (55.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18931e+06, overlap = 908.781
PHY-3002 : Step(2): len = 1.038e+06, overlap = 997.688
PHY-3002 : Step(3): len = 701255, overlap = 1264.81
PHY-3002 : Step(4): len = 615092, overlap = 1369.56
PHY-3002 : Step(5): len = 474625, overlap = 1524.97
PHY-3002 : Step(6): len = 411768, overlap = 1606.31
PHY-3002 : Step(7): len = 336124, overlap = 1728.34
PHY-3002 : Step(8): len = 288256, overlap = 1797.91
PHY-3002 : Step(9): len = 242915, overlap = 1867.59
PHY-3002 : Step(10): len = 213416, overlap = 1895.81
PHY-3002 : Step(11): len = 191964, overlap = 1927.19
PHY-3002 : Step(12): len = 169723, overlap = 1968.31
PHY-3002 : Step(13): len = 159285, overlap = 1972.09
PHY-3002 : Step(14): len = 149465, overlap = 1982.94
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92244e-07
PHY-3002 : Step(15): len = 152718, overlap = 1978.62
PHY-3002 : Step(16): len = 176858, overlap = 1960.34
PHY-3002 : Step(17): len = 157736, overlap = 1918.62
PHY-3002 : Step(18): len = 158085, overlap = 1892.66
PHY-3002 : Step(19): len = 146230, overlap = 1914.59
PHY-3002 : Step(20): len = 146921, overlap = 1924.31
PHY-3002 : Step(21): len = 136441, overlap = 1956.12
PHY-3002 : Step(22): len = 135739, overlap = 1958.12
PHY-3002 : Step(23): len = 129051, overlap = 1947.03
PHY-3002 : Step(24): len = 129728, overlap = 1951.62
PHY-3002 : Step(25): len = 126308, overlap = 1941.66
PHY-3002 : Step(26): len = 126654, overlap = 1925.53
PHY-3002 : Step(27): len = 124682, overlap = 1930.62
PHY-3002 : Step(28): len = 126278, overlap = 1938.22
PHY-3002 : Step(29): len = 125043, overlap = 1945.69
PHY-3002 : Step(30): len = 124300, overlap = 1949.97
PHY-3002 : Step(31): len = 122883, overlap = 1944.19
PHY-3002 : Step(32): len = 123872, overlap = 1938.78
PHY-3002 : Step(33): len = 119543, overlap = 1939.78
PHY-3002 : Step(34): len = 119939, overlap = 1937.03
PHY-3002 : Step(35): len = 118448, overlap = 1941.72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.84487e-07
PHY-3002 : Step(36): len = 130204, overlap = 1919.78
PHY-3002 : Step(37): len = 147936, overlap = 1807.59
PHY-3002 : Step(38): len = 151193, overlap = 1796
PHY-3002 : Step(39): len = 155216, overlap = 1714.53
PHY-3002 : Step(40): len = 154952, overlap = 1708.91
PHY-3002 : Step(41): len = 156457, overlap = 1672.34
PHY-3002 : Step(42): len = 153602, overlap = 1684.59
PHY-3002 : Step(43): len = 153013, overlap = 1708.09
PHY-3002 : Step(44): len = 150109, overlap = 1698.19
PHY-3002 : Step(45): len = 148762, overlap = 1688.75
PHY-3002 : Step(46): len = 146956, overlap = 1686.62
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.16897e-06
PHY-3002 : Step(47): len = 164119, overlap = 1622.34
PHY-3002 : Step(48): len = 176140, overlap = 1556.16
PHY-3002 : Step(49): len = 178199, overlap = 1550.59
PHY-3002 : Step(50): len = 180908, overlap = 1545.84
PHY-3002 : Step(51): len = 178993, overlap = 1522.31
PHY-3002 : Step(52): len = 179734, overlap = 1531.81
PHY-3002 : Step(53): len = 176830, overlap = 1512.59
PHY-3002 : Step(54): len = 175044, overlap = 1502.06
PHY-3002 : Step(55): len = 173784, overlap = 1515.22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.33795e-06
PHY-3002 : Step(56): len = 194287, overlap = 1426.19
PHY-3002 : Step(57): len = 204774, overlap = 1413
PHY-3002 : Step(58): len = 209447, overlap = 1445.5
PHY-3002 : Step(59): len = 212448, overlap = 1446.75
PHY-3002 : Step(60): len = 209841, overlap = 1423.19
PHY-3002 : Step(61): len = 210206, overlap = 1396.5
PHY-3002 : Step(62): len = 207900, overlap = 1400.84
PHY-3002 : Step(63): len = 207488, overlap = 1442.12
PHY-3002 : Step(64): len = 206215, overlap = 1432.66
PHY-3002 : Step(65): len = 206512, overlap = 1430.59
PHY-3002 : Step(66): len = 204943, overlap = 1442.06
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.6759e-06
PHY-3002 : Step(67): len = 219225, overlap = 1439.91
PHY-3002 : Step(68): len = 229947, overlap = 1371.5
PHY-3002 : Step(69): len = 233778, overlap = 1308.25
PHY-3002 : Step(70): len = 237171, overlap = 1331.81
PHY-3002 : Step(71): len = 238215, overlap = 1281.5
PHY-3002 : Step(72): len = 238722, overlap = 1261.38
PHY-3002 : Step(73): len = 235613, overlap = 1265.25
PHY-3002 : Step(74): len = 235270, overlap = 1245.09
PHY-3002 : Step(75): len = 234433, overlap = 1259.22
PHY-3002 : Step(76): len = 235989, overlap = 1256.22
PHY-3002 : Step(77): len = 233900, overlap = 1279.97
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.35179e-06
PHY-3002 : Step(78): len = 247481, overlap = 1252.78
PHY-3002 : Step(79): len = 259596, overlap = 1188.16
PHY-3002 : Step(80): len = 264225, overlap = 1195.53
PHY-3002 : Step(81): len = 268195, overlap = 1157.59
PHY-3002 : Step(82): len = 271084, overlap = 1115.78
PHY-3002 : Step(83): len = 273343, overlap = 1104.34
PHY-3002 : Step(84): len = 271814, overlap = 1088.94
PHY-3002 : Step(85): len = 272044, overlap = 1097.03
PHY-3002 : Step(86): len = 271047, overlap = 1128.44
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.87036e-05
PHY-3002 : Step(87): len = 287762, overlap = 1048.03
PHY-3002 : Step(88): len = 305442, overlap = 1040.84
PHY-3002 : Step(89): len = 310617, overlap = 995.562
PHY-3002 : Step(90): len = 311845, overlap = 967.438
PHY-3002 : Step(91): len = 313162, overlap = 976
PHY-3002 : Step(92): len = 315458, overlap = 945.344
PHY-3002 : Step(93): len = 316004, overlap = 924.562
PHY-3002 : Step(94): len = 317350, overlap = 879.344
PHY-3002 : Step(95): len = 318633, overlap = 847.656
PHY-3002 : Step(96): len = 319269, overlap = 840.5
PHY-3002 : Step(97): len = 318440, overlap = 846.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.74072e-05
PHY-3002 : Step(98): len = 331940, overlap = 834.375
PHY-3002 : Step(99): len = 340406, overlap = 792.219
PHY-3002 : Step(100): len = 343030, overlap = 747.844
PHY-3002 : Step(101): len = 345751, overlap = 743.281
PHY-3002 : Step(102): len = 347161, overlap = 722.875
PHY-3002 : Step(103): len = 348852, overlap = 679.5
PHY-3002 : Step(104): len = 347810, overlap = 671.375
PHY-3002 : Step(105): len = 347668, overlap = 689.406
PHY-3002 : Step(106): len = 348388, overlap = 687.438
PHY-3002 : Step(107): len = 348962, overlap = 680.219
PHY-3002 : Step(108): len = 347652, overlap = 700.844
PHY-3002 : Step(109): len = 347948, overlap = 696.812
PHY-3002 : Step(110): len = 348098, overlap = 700.406
PHY-3002 : Step(111): len = 348757, overlap = 705.906
PHY-3002 : Step(112): len = 347043, overlap = 697.906
PHY-3002 : Step(113): len = 346592, overlap = 691.875
PHY-3002 : Step(114): len = 346496, overlap = 675.031
PHY-3002 : Step(115): len = 346970, overlap = 695.062
PHY-3002 : Step(116): len = 345618, overlap = 703.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.37203e-05
PHY-3002 : Step(117): len = 353682, overlap = 677.844
PHY-3002 : Step(118): len = 360685, overlap = 645.438
PHY-3002 : Step(119): len = 363469, overlap = 630.594
PHY-3002 : Step(120): len = 364109, overlap = 621.031
PHY-3002 : Step(121): len = 364464, overlap = 619.781
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000140456
PHY-3002 : Step(122): len = 369954, overlap = 616.094
PHY-3002 : Step(123): len = 374906, overlap = 593.031
PHY-3002 : Step(124): len = 377560, overlap = 579.875
PHY-3002 : Step(125): len = 381378, overlap = 569.156
PHY-3002 : Step(126): len = 386181, overlap = 565.5
PHY-3002 : Step(127): len = 390445, overlap = 571.312
PHY-3002 : Step(128): len = 390304, overlap = 562.031
PHY-3002 : Step(129): len = 389344, overlap = 560.719
PHY-3002 : Step(130): len = 389975, overlap = 544.75
PHY-3002 : Step(131): len = 390518, overlap = 556.094
PHY-3002 : Step(132): len = 390150, overlap = 567.656
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000280913
PHY-3002 : Step(133): len = 394044, overlap = 563.469
PHY-3002 : Step(134): len = 397746, overlap = 570.156
PHY-3002 : Step(135): len = 399168, overlap = 552.156
PHY-3002 : Step(136): len = 400063, overlap = 543.188
PHY-3002 : Step(137): len = 401690, overlap = 538.781
PHY-3002 : Step(138): len = 402834, overlap = 521.719
PHY-3002 : Step(139): len = 402929, overlap = 508.031
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00048975
PHY-3002 : Step(140): len = 404825, overlap = 503.594
PHY-3002 : Step(141): len = 406928, overlap = 501
PHY-3002 : Step(142): len = 408372, overlap = 503.875
PHY-3002 : Step(143): len = 409529, overlap = 504.781
PHY-3002 : Step(144): len = 410975, overlap = 497.031
PHY-3002 : Step(145): len = 411793, overlap = 458.375
PHY-3002 : Step(146): len = 411790, overlap = 458.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000792415
PHY-3002 : Step(147): len = 413139, overlap = 462.375
PHY-3002 : Step(148): len = 414572, overlap = 455.344
PHY-3002 : Step(149): len = 415635, overlap = 452.594
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019310s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 0/25530.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597040, over cnt = 1776(5%), over = 15743, worst = 182
PHY-1001 : End global iterations;  0.492422s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (85.7%)

PHY-1001 : Congestion index: top1 = 137.50, top5 = 95.68, top10 = 76.92, top15 = 65.86.
PHY-3001 : End congestion estimation;  0.708092s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (77.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425848s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.68803e-05
PHY-3002 : Step(150): len = 458044, overlap = 356.844
PHY-3002 : Step(151): len = 458384, overlap = 327.094
PHY-3002 : Step(152): len = 449906, overlap = 334.5
PHY-3002 : Step(153): len = 431974, overlap = 301.562
PHY-3002 : Step(154): len = 431060, overlap = 292.719
PHY-3002 : Step(155): len = 428109, overlap = 298.344
PHY-3002 : Step(156): len = 423870, overlap = 322.625
PHY-3002 : Step(157): len = 424499, overlap = 327.656
PHY-3002 : Step(158): len = 418216, overlap = 346
PHY-3002 : Step(159): len = 418248, overlap = 343.25
PHY-3002 : Step(160): len = 414769, overlap = 352
PHY-3002 : Step(161): len = 413729, overlap = 358.281
PHY-3002 : Step(162): len = 413452, overlap = 358.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000113761
PHY-3002 : Step(163): len = 415547, overlap = 367.469
PHY-3002 : Step(164): len = 416688, overlap = 360.031
PHY-3002 : Step(165): len = 423137, overlap = 348.375
PHY-3002 : Step(166): len = 426485, overlap = 333.188
PHY-3002 : Step(167): len = 427266, overlap = 329.688
PHY-3002 : Step(168): len = 428488, overlap = 322.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000227521
PHY-3002 : Step(169): len = 429739, overlap = 328.938
PHY-3002 : Step(170): len = 430756, overlap = 330.469
PHY-3002 : Step(171): len = 439186, overlap = 313.375
PHY-3002 : Step(172): len = 446166, overlap = 314.469
PHY-3002 : Step(173): len = 447173, overlap = 311.188
PHY-3002 : Step(174): len = 447343, overlap = 320.25
PHY-3002 : Step(175): len = 446654, overlap = 319.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000454832
PHY-3002 : Step(176): len = 447401, overlap = 317.125
PHY-3002 : Step(177): len = 448911, overlap = 311.938
PHY-3002 : Step(178): len = 450872, overlap = 306.812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 214/25530.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597904, over cnt = 2358(6%), over = 16904, worst = 230
PHY-1001 : End global iterations;  0.581562s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (88.7%)

PHY-1001 : Congestion index: top1 = 124.31, top5 = 86.08, top10 = 71.70, top15 = 63.49.
PHY-3001 : End congestion estimation;  0.843103s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (77.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.545450s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (57.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.95166e-05
PHY-3002 : Step(179): len = 456584, overlap = 660.125
PHY-3002 : Step(180): len = 463260, overlap = 610.188
PHY-3002 : Step(181): len = 445190, overlap = 576.875
PHY-3002 : Step(182): len = 442868, overlap = 573.969
PHY-3002 : Step(183): len = 431354, overlap = 535.562
PHY-3002 : Step(184): len = 430109, overlap = 526.344
PHY-3002 : Step(185): len = 427952, overlap = 513.594
PHY-3002 : Step(186): len = 424452, overlap = 496.594
PHY-3002 : Step(187): len = 422102, overlap = 494.156
PHY-3002 : Step(188): len = 418605, overlap = 469.562
PHY-3002 : Step(189): len = 412976, overlap = 462.562
PHY-3002 : Step(190): len = 411218, overlap = 467.594
PHY-3002 : Step(191): len = 409495, overlap = 470.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.90331e-05
PHY-3002 : Step(192): len = 410706, overlap = 461.906
PHY-3002 : Step(193): len = 411155, overlap = 461.594
PHY-3002 : Step(194): len = 415710, overlap = 450.25
PHY-3002 : Step(195): len = 419057, overlap = 431.969
PHY-3002 : Step(196): len = 412663, overlap = 446.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118066
PHY-3002 : Step(197): len = 423213, overlap = 413.938
PHY-3002 : Step(198): len = 426726, overlap = 404.531
PHY-3002 : Step(199): len = 431547, overlap = 387.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000236133
PHY-3002 : Step(200): len = 430931, overlap = 378.062
PHY-3002 : Step(201): len = 431471, overlap = 378.375
PHY-3002 : Step(202): len = 437813, overlap = 358.688
PHY-3002 : Step(203): len = 442609, overlap = 347.344
PHY-3002 : Step(204): len = 443421, overlap = 350.188
PHY-3002 : Step(205): len = 443671, overlap = 347.812
PHY-3002 : Step(206): len = 443647, overlap = 343.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000472265
PHY-3002 : Step(207): len = 445389, overlap = 337.719
PHY-3002 : Step(208): len = 446058, overlap = 342.031
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 84153, tnet num: 17080, tinst num: 15356, tnode num: 98959, tedge num: 137513.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.153428s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (92.1%)

RUN-1004 : used memory is 550 MB, reserved memory is 532 MB, peak memory is 590 MB
OPT-1001 : Total overflow 917.84 peak overflow 8.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 503/25530.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640192, over cnt = 3051(8%), over = 16373, worst = 85
PHY-1001 : End global iterations;  0.853936s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (97.0%)

PHY-1001 : Congestion index: top1 = 79.57, top5 = 66.25, top10 = 59.28, top15 = 54.74.
PHY-1001 : End incremental global routing;  1.096061s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (95.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470723s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.892215s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (97.4%)

OPT-1001 : Current memory(MB): used = 570, reserve = 552, peak = 590.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 17018/25530.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640192, over cnt = 3051(8%), over = 16373, worst = 85
PHY-1002 : len = 759880, over cnt = 2895(8%), over = 9468, worst = 62
PHY-1002 : len = 875880, over cnt = 1537(4%), over = 3372, worst = 39
PHY-1002 : len = 929176, over cnt = 673(1%), over = 1109, worst = 37
PHY-1002 : len = 970176, over cnt = 25(0%), over = 27, worst = 2
PHY-1001 : End global iterations;  1.946551s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (111.6%)

PHY-1001 : Congestion index: top1 = 67.07, top5 = 59.12, top10 = 55.05, top15 = 52.60.
OPT-1001 : End congestion update;  2.197196s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (110.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.362843s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (94.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.560182s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (108.6%)

OPT-1001 : Current memory(MB): used = 576, reserve = 559, peak = 590.
OPT-1001 : End physical optimization;  5.780690s wall, 5.828125s user + 0.031250s system = 5.859375s CPU (101.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8999 LUT to BLE ...
SYN-4008 : Packed 8999 LUT and 1226 SEQ to BLE.
SYN-4003 : Packing 2063 remaining SEQ's ...
SYN-4005 : Packed 1749 SEQ with LUT/SLICE
SYN-4006 : 6122 single LUT's are left
SYN-4006 : 314 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9313/12751 primitive instances ...
SYN-4036 : The kept net VGA_PSEL is useless
SYN-4036 : The kept net VGA_PSEL is useless
PHY-3001 : End packing;  0.681012s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (101.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7990 instances
RUN-1001 : 3926 mslices, 3926 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 24505 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13456 nets have 2 pins
RUN-1001 : 9596 nets have [3 - 5] pins
RUN-1001 : 761 nets have [6 - 10] pins
RUN-1001 : 365 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 70 nets have 100+ pins
PHY-3001 : design contains 7988 instances, 7852 slices, 873 macros(2932 instances: 1970 mslices 962 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 457821, Over = 487.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 12377/24505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 903216, over cnt = 2344(6%), over = 3925, worst = 10
PHY-1002 : len = 906024, over cnt = 1700(4%), over = 2364, worst = 9
PHY-1002 : len = 921536, over cnt = 947(2%), over = 1231, worst = 5
PHY-1002 : len = 937128, over cnt = 347(0%), over = 459, worst = 5
PHY-1002 : len = 950072, over cnt = 54(0%), over = 68, worst = 3
PHY-1001 : End global iterations;  1.715847s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (103.8%)

PHY-1001 : Congestion index: top1 = 67.39, top5 = 58.40, top10 = 54.15, top15 = 51.48.
PHY-3001 : End congestion estimation;  2.059253s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (102.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80580, tnet num: 16055, tinst num: 7988, tnode num: 92620, tedge num: 134193.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.366336s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (96.1%)

RUN-1004 : used memory is 607 MB, reserved memory is 592 MB, peak memory is 607 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.875575s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (95.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.43577e-05
PHY-3002 : Step(209): len = 444111, overlap = 505.25
PHY-3002 : Step(210): len = 442162, overlap = 510.75
PHY-3002 : Step(211): len = 435893, overlap = 518
PHY-3002 : Step(212): len = 434702, overlap = 520.25
PHY-3002 : Step(213): len = 427794, overlap = 535.5
PHY-3002 : Step(214): len = 423351, overlap = 556.5
PHY-3002 : Step(215): len = 420469, overlap = 570.75
PHY-3002 : Step(216): len = 419845, overlap = 572.75
PHY-3002 : Step(217): len = 417856, overlap = 591.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.87155e-05
PHY-3002 : Step(218): len = 427536, overlap = 567.75
PHY-3002 : Step(219): len = 429604, overlap = 563
PHY-3002 : Step(220): len = 433072, overlap = 548.25
PHY-3002 : Step(221): len = 434594, overlap = 547
PHY-3002 : Step(222): len = 436072, overlap = 543.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.7431e-05
PHY-3002 : Step(223): len = 450007, overlap = 515
PHY-3002 : Step(224): len = 454988, overlap = 505.75
PHY-3002 : Step(225): len = 462304, overlap = 487
PHY-3002 : Step(226): len = 464843, overlap = 477
PHY-3002 : Step(227): len = 469084, overlap = 473
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.613819s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (15.3%)

PHY-3001 : Trial Legalized: Len = 780319
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 678/24505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.02166e+06, over cnt = 3720(10%), over = 6794, worst = 8
PHY-1002 : len = 1.05025e+06, over cnt = 2460(6%), over = 3752, worst = 7
PHY-1002 : len = 1.08162e+06, over cnt = 973(2%), over = 1415, worst = 6
PHY-1002 : len = 1.09689e+06, over cnt = 316(0%), over = 427, worst = 5
PHY-1002 : len = 1.10819e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.985430s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (79.6%)

PHY-1001 : Congestion index: top1 = 63.21, top5 = 58.43, top10 = 55.38, top15 = 53.20.
PHY-3001 : End congestion estimation;  3.406892s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (78.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.623372s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (82.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.61427e-05
PHY-3002 : Step(228): len = 658955, overlap = 191.25
PHY-3002 : Step(229): len = 618932, overlap = 223.5
PHY-3002 : Step(230): len = 592008, overlap = 228.5
PHY-3002 : Step(231): len = 572411, overlap = 238.25
PHY-3002 : Step(232): len = 559553, overlap = 230.5
PHY-3002 : Step(233): len = 548844, overlap = 239.5
PHY-3002 : Step(234): len = 541534, overlap = 238.75
PHY-3002 : Step(235): len = 534935, overlap = 233.25
PHY-3002 : Step(236): len = 529501, overlap = 230.75
PHY-3002 : Step(237): len = 527130, overlap = 229.5
PHY-3002 : Step(238): len = 523825, overlap = 226
PHY-3002 : Step(239): len = 522650, overlap = 226.5
PHY-3002 : Step(240): len = 521537, overlap = 229.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000189002
PHY-3002 : Step(241): len = 530467, overlap = 221.25
PHY-3002 : Step(242): len = 539261, overlap = 217
PHY-3002 : Step(243): len = 546019, overlap = 213.5
PHY-3002 : Step(244): len = 548405, overlap = 210.25
PHY-3002 : Step(245): len = 548080, overlap = 209.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000378005
PHY-3002 : Step(246): len = 558236, overlap = 215.75
PHY-3002 : Step(247): len = 570050, overlap = 211
PHY-3002 : Step(248): len = 575046, overlap = 206.5
PHY-3002 : Step(249): len = 576585, overlap = 205.75
PHY-3002 : Step(250): len = 578304, overlap = 205
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038797s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.5%)

PHY-3001 : Legalized: Len = 632310, Over = 0
PHY-3001 : Spreading special nets. 71 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.062159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.1%)

PHY-3001 : 115 instances has been re-located, deltaX = 38, deltaY = 71, maxDist = 2.
PHY-3001 : Final: Len = 634584, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80580, tnet num: 16055, tinst num: 7988, tnode num: 92620, tedge num: 134193.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.645962s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (81.6%)

RUN-1004 : used memory is 603 MB, reserved memory is 593 MB, peak memory is 638 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 1768/24505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 880104, over cnt = 3503(9%), over = 6276, worst = 8
PHY-1002 : len = 908760, over cnt = 2079(5%), over = 3058, worst = 8
PHY-1002 : len = 934576, over cnt = 777(2%), over = 1112, worst = 6
PHY-1002 : len = 945912, over cnt = 218(0%), over = 306, worst = 6
PHY-1002 : len = 951360, over cnt = 16(0%), over = 21, worst = 4
PHY-1001 : End global iterations;  3.001674s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (84.8%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 53.54, top10 = 50.78, top15 = 48.75.
PHY-1001 : End incremental global routing;  3.370269s wall, 2.796875s user + 0.000000s system = 2.796875s CPU (83.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.551482s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (42.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.270048s wall, 3.406250s user + 0.000000s system = 3.406250s CPU (79.8%)

OPT-1001 : Current memory(MB): used = 620, reserve = 608, peak = 638.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 15007/24505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 951360, over cnt = 16(0%), over = 21, worst = 4
PHY-1002 : len = 951448, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 951640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.444014s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (56.3%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 53.54, top10 = 50.78, top15 = 48.75.
OPT-1001 : End congestion update;  0.795626s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (60.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412360s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (72.0%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.208143s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (64.7%)

OPT-1001 : Current memory(MB): used = 626, reserve = 615, peak = 638.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.398126s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (86.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 15007/24505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 951640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.155404s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (60.3%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 53.54, top10 = 50.78, top15 = 48.75.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419865s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (29.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  8.667153s wall, 6.421875s user + 0.015625s system = 6.437500s CPU (74.3%)

RUN-1003 : finish command "place" in  39.538850s wall, 29.640625s user + 2.078125s system = 31.718750s CPU (80.2%)

RUN-1004 : used memory is 585 MB, reserved memory is 573 MB, peak memory is 638 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.565194s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (76.9%)

RUN-1004 : used memory is 585 MB, reserved memory is 574 MB, peak memory is 641 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7990 instances
RUN-1001 : 3926 mslices, 3926 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 24505 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13456 nets have 2 pins
RUN-1001 : 9596 nets have [3 - 5] pins
RUN-1001 : 761 nets have [6 - 10] pins
RUN-1001 : 365 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 70 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80580, tnet num: 16055, tinst num: 7988, tnode num: 92620, tedge num: 134193.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.298257s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (61.4%)

RUN-1004 : used memory is 584 MB, reserved memory is 576 MB, peak memory is 641 MB
PHY-1001 : 3926 mslices, 3926 lslices, 101 pads, 28 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 865696, over cnt = 3533(10%), over = 6492, worst = 8
PHY-1002 : len = 894160, over cnt = 2192(6%), over = 3338, worst = 7
PHY-1002 : len = 926216, over cnt = 848(2%), over = 1176, worst = 6
PHY-1002 : len = 944560, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 945160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.759386s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (55.5%)

PHY-1001 : Congestion index: top1 = 58.71, top5 = 53.57, top10 = 50.46, top15 = 48.40.
PHY-1001 : End global routing;  3.130616s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (51.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 634, reserve = 622, peak = 641.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 905, reserve = 895, peak = 905.
PHY-1001 : End build detailed router design. 3.160540s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (65.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 169896, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.762624s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (64.7%)

PHY-1001 : Current memory(MB): used = 940, reserve = 932, peak = 940.
PHY-1001 : End phase 1; 1.769149s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (64.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 3.02053e+06, over cnt = 3181(0%), over = 3214, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 960, reserve = 952, peak = 960.
PHY-1001 : End initial routed; 37.277877s wall, 22.796875s user + 0.203125s system = 23.000000s CPU (61.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15459(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.500843s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (80.0%)

PHY-1001 : Current memory(MB): used = 980, reserve = 973, peak = 980.
PHY-1001 : End phase 2; 39.778829s wall, 24.796875s user + 0.203125s system = 25.000000s CPU (62.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 3.02053e+06, over cnt = 3181(0%), over = 3214, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.135267s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.90499e+06, over cnt = 1577(0%), over = 1583, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.496568s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (118.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.89058e+06, over cnt = 557(0%), over = 557, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.659491s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (49.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.89219e+06, over cnt = 156(0%), over = 156, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.864018s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (34.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.89553e+06, over cnt = 41(0%), over = 41, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.684209s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (6.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.89698e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.505395s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (6.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.89752e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.383756s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (16.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.89752e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.459154s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.89758e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.206264s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.89754e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.206983s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (15.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.89762e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.169192s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15459(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.296222s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (66.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 792 feed throughs used by 489 nets
PHY-1001 : End commit to database; 1.964585s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (63.6%)

PHY-1001 : Current memory(MB): used = 1082, reserve = 1078, peak = 1082.
PHY-1001 : End phase 3; 13.288189s wall, 8.765625s user + 0.046875s system = 8.812500s CPU (66.3%)

PHY-1003 : Routed, final wirelength = 2.89762e+06
PHY-1001 : Current memory(MB): used = 1087, reserve = 1084, peak = 1087.
PHY-1001 : End export database. 0.128696s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (85.0%)

PHY-1001 : End detail routing;  58.461042s wall, 37.015625s user + 0.296875s system = 37.312500s CPU (63.8%)

RUN-1003 : finish command "route" in  63.618046s wall, 39.859375s user + 0.296875s system = 40.156250s CPU (63.1%)

RUN-1004 : used memory is 1017 MB, reserved memory is 1016 MB, peak memory is 1087 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15224   out of  19600   77.67%
#reg                     3357   out of  19600   17.13%
#le                     15535
  #lut only             12178   out of  15535   78.39%
  #reg only               311   out of  15535    2.00%
  #lut&reg               3046   out of  15535   19.61%
#dsp                        3   out of     29   10.34%
#bram                      20   out of     64   31.25%
  #bram9k                  20
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2135
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               310
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    252
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    206
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    38
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15535  |14596   |628     |3373    |28      |3       |
|  ISP                               |AHBISP                                      |8065   |7791    |202     |531     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7599   |7480    |76      |257     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1788   |1782    |6       |24      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1773   |1767    |6       |27      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1771   |1765    |6       |28      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |40     |34      |6       |23      |2       |0       |
|    u_demosaic                      |demosaic                                    |377    |234     |114     |211     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |133    |74      |34      |85      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |78     |47      |27      |50      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |142    |97      |45      |64      |0       |0       |
|    u_gamma                         |gamma                                       |5      |5       |0       |5       |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |2      |2       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |23     |23      |0       |13      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |0       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |28     |24      |0       |28      |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |23     |23      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |638    |538     |99      |314     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |291    |257     |34      |143     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |683    |532     |103     |341     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |337    |232     |57      |213     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |142    |98      |21      |109     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |13     |8       |0       |13      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |29     |26      |0       |29      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |29      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |89     |52      |12      |76      |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |16     |10      |0       |16      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |18     |8       |0       |18      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |29     |22      |0       |29      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |346    |300     |46      |128     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |60     |48      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |68     |68      |0       |18      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |49     |45      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |98     |80      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |71     |59      |12      |26      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |4975   |4923    |51      |1377    |0       |3       |
|  cw_top                            |CW_TOP_WRAPPER                              |1070   |714     |173     |729     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |1070   |714     |173     |729     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |556    |373     |0       |541     |0       |0       |
|        reg_inst                    |register                                    |556    |373     |0       |541     |0       |0       |
|      trigger_inst                  |trigger                                     |514    |341     |173     |188     |0       |0       |
|        bus_inst                    |bus_top                                     |314    |198     |116     |97      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |96     |62      |34      |32      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                     |18     |10      |8       |5       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                     |16     |10      |6       |7       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                     |90     |56      |34      |25      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                     |89     |55      |34      |23      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |116    |87      |29      |61      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13409  
    #2          2       8044   
    #3          3        979   
    #4          4        573   
    #5        5-10       805   
    #6        11-50      527   
    #7       51-100      23    
    #8       101-500     47    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  2.112788s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (102.8%)

RUN-1004 : used memory is 1018 MB, reserved memory is 1017 MB, peak memory is 1087 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80580, tnet num: 16055, tinst num: 7988, tnode num: 92620, tedge num: 134193.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.278443s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (70.9%)

RUN-1004 : used memory is 1023 MB, reserved memory is 1021 MB, peak memory is 1087 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 16055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: cc4a9906bd070fee2f62e06d0abdf9e2dc63b27c5c4de10122fb0e7eb440f1d7 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7988
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24505, pip num: 190891
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 792
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3168 valid insts, and 501785 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000011011000010101011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  41.865039s wall, 181.453125s user + 1.281250s system = 182.734375s CPU (436.5%)

RUN-1004 : used memory is 1112 MB, reserved memory is 1110 MB, peak memory is 1289 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_173226.log"
