[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20075       tick        340831         15475          3057        340831 
      2  20075       tick        182906           488           120        182906 
      3  20075       tick        182607           413            79        182607 
      4  20075       tick        183699           353            74        183699 
      5  20075       tick        182994           410            88        182994 
      6  20075       tick        183606           405            88        183606 
      7  20075       tick        183621           446            87        183621 
      8  20075       tick        184356           519            75        184356 
      9  20075       tick        183406           388            61        183406 
     10  20075       tick        184403           399            66        184403 
     11  20075       tick        184397           364            67        184397 
     12  20075       tick        184784           411            71        184784 
     13  20075       tick        184261           385            61        184261 
     14  20075       tick        185566           382            78        185566 
     15  20075       tick        184833           387            71        184833 
     16  20075       tick        185232           389            61        185232 
     17  20075       tick        184740           429            68        184740 
     18  20075       tick        185070           518            79        185070 
     19  20075       tick        184925           387            61        184925 
     20  20075       tick        185284           457            82        185284 
     21  20075       tick        185077           449            91        185077 
     22  20075       exit        131025          2678           366        131025 
