
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 463.297 ; gain = 265.176
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 467.445 ; gain = 3.379
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f5f4be10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 923.504 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 2 Constant Propagation | Checksum: 1b1c82fbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 923.504 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 301 unconnected nets.
INFO: [Opt 31-11] Eliminated 396 unconnected cells.
Phase 3 Sweep | Checksum: 168815573

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.504 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.504 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 168815573

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.504 ; gain = 0.000
Implement Debug Cores | Checksum: 144133822
Logic Optimization | Checksum: 144133822

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 168815573

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 923.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 923.504 ; gain = 460.207
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 923.504 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 91abc67f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 923.504 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 923.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 923.504 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 923.504 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: a4069ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb2a17c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 17617617d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 2.2.1 Place Init Design | Checksum: 10fdb2bcd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 2.2 Build Placer Netlist Model | Checksum: 10fdb2bcd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 10fdb2bcd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 2.3 Constrain Clocks/Macros | Checksum: 10fdb2bcd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 2 Placer Initialization | Checksum: 10fdb2bcd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1161dc986

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1161dc986

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1ab47078c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 18f628ddb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 18f628ddb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1d71219ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 19b340c97

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 20578ba70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 20578ba70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 20578ba70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 20578ba70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 4.6 Small Shape Detail Placement | Checksum: 20578ba70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 20578ba70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 4 Detail Placement | Checksum: 20578ba70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 10c965b56

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 10c965b56

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.527. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 5.2.2 Post Placement Optimization | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 5.2 Post Commit Optimization | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 5.5 Placer Reporting | Checksum: 1198f97a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1a8b89763

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1a8b89763

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551
Ending Placer Task | Checksum: 144beabbe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 935.055 ; gain = 11.551
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 935.055 ; gain = 11.551
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 935.055 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 935.055 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 935.055 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 935.055 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b3fb13d3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 984.156 ; gain = 49.102

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b3fb13d3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 987.836 ; gain = 52.781

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b3fb13d3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 994.082 ; gain = 59.027
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a67c24c9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.398 ; gain = 65.344
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.251 | TNS=-0.637 | WHS=-0.144 | THS=-17.453|

Phase 2 Router Initialization | Checksum: 1881f0a29

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e7ea8cd3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 148c39e9f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1000.398 ; gain = 65.344
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.698 | TNS=-2.142 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 3fe3ac37

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 9b2b90bf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1000.398 ; gain = 65.344
Phase 4.1.2 GlobIterForTiming | Checksum: 112fa9d99

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1000.398 ; gain = 65.344
Phase 4.1 Global Iteration 0 | Checksum: 112fa9d99

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1363c6332

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.398 ; gain = 65.344
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.597 | TNS=-1.419 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 71a76faa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: e8c9f290

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.398 ; gain = 65.344
Phase 4.2.2 GlobIterForTiming | Checksum: 143cd76f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 1000.398 ; gain = 65.344
Phase 4.2 Global Iteration 1 | Checksum: 143cd76f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X12Y29/IMUX_L42
Overlapping nets: 2
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_17_n_0
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[13]_4
2. INT_L_X12Y28/IMUX_L21
Overlapping nets: 2
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_9__0_n_0
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[11]_3
3. INT_L_X12Y29/IMUX_L23
Overlapping nets: 2
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/y1_out
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[1]_0
4. INT_L_X14Y29/IMUX_L40
Overlapping nets: 2
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_rdata_reg[15][1]
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_rdata_reg[15][2]
5. INT_R_X13Y30/SW2BEG1
Overlapping nets: 2
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_17_n_0
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[13]_4
6. INT_R_X13Y31/SR1BEG1
Overlapping nets: 2
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[15]_i_3_n_0
	design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[13]_4

 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 19b475435

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.398 ; gain = 65.344
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.502 | TNS=-1.345 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 19d9b831b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1921dca41

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.398 ; gain = 65.344
Phase 4.3.2 GlobIterForTiming | Checksum: 25ffe25f0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.398 ; gain = 65.344
Phase 4.3 Global Iteration 2 | Checksum: 25ffe25f0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 22e6d102d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1000.398 ; gain = 65.344
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.607 | TNS=-1.768 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 19b489a11

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1000.398 ; gain = 65.344
Phase 4 Rip-up And Reroute | Checksum: 19b489a11

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1000.398 ; gain = 65.344

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 113560fc5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1000.398 ; gain = 65.344
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.387 | TNS=-1.000 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15b64b6e8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.078 ; gain = 67.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15b64b6e8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.078 ; gain = 67.023
Phase 5 Delay and Skew Optimization | Checksum: 15b64b6e8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.078 ; gain = 67.023

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1bba402d8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.078 ; gain = 67.023
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.387 | TNS=-0.994 | WHS=0.061  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1bba402d8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.078 ; gain = 67.023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.721143 %
  Global Horizontal Routing Utilization  = 0.962546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1bfed80fb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.078 ; gain = 67.023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bfed80fb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.871 ; gain = 67.816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15ed41f53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1002.871 ; gain = 67.816

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.387 | TNS=-0.994 | WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15ed41f53

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1002.871 ; gain = 67.816
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1002.871 ; gain = 67.816

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1002.871 ; gain = 67.816
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1002.871 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.770 ; gain = 315.266
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 17:03:13 2015...
